-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Tue Apr  9 09:43:52 2024
-- Host        : weslie running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes_aud_pat_gen_0_sim_netlist.vhdl
-- Design      : exdes_aud_pat_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_regs is
  port (
    axi_awready : out STD_LOGIC;
    axi_aresetn_0 : out STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    src_in : out STD_LOGIC;
    aud_drop_reg_0 : out STD_LOGIC;
    aud_reset : out STD_LOGIC;
    axi_config_update : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_channel_count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period3_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern4_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period4_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern5_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period5_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern6_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period6_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern7_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period7_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_pattern8_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \aud_period8_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aud_channel_status_reg[191]_0\ : out STD_LOGIC_VECTOR ( 191 downto 0 );
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \offset_addr_cntr_reg[15]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aresetn : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_rready : in STD_LOGIC;
    axi_arvalid : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_bready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_regs : entity is "aud_pat_gen_v1_0_0_regs";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_regs;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_regs is
  signal \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_sequential_stmAxi4LiteWrite[1]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \__55/i__n_0\ : STD_LOGIC;
  signal \aud_channel_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_channel_count_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aud_channel_status : STD_LOGIC_VECTOR ( 191 downto 7 );
  signal \aud_channel_status[127]_i_2_n_0\ : STD_LOGIC;
  signal \aud_channel_status[127]_i_3_n_0\ : STD_LOGIC;
  signal \aud_channel_status[95]_i_2_n_0\ : STD_LOGIC;
  signal \^aud_channel_status_reg[191]_0\ : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal aud_config_update_i_1_n_0 : STD_LOGIC;
  signal aud_config_update_i_2_n_0 : STD_LOGIC;
  signal \^aud_drop_reg_0\ : STD_LOGIC;
  signal \aud_pattern1[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern2[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern3[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern3_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern4[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern4_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern5[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern5_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern6[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern6_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern7[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern7_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_pattern8[1]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_pattern8_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aud_period1[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period2[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period2_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period3[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period3_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period4[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period4_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period5[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period5_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period6[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period6_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period7[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period7_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aud_period8[3]_i_1_n_0\ : STD_LOGIC;
  signal \^aud_period8_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^aud_reset\ : STD_LOGIC;
  signal aud_reset_i_1_n_0 : STD_LOGIC;
  signal aud_reset_i_2_n_0 : STD_LOGIC;
  signal aud_reset_i_3_n_0 : STD_LOGIC;
  signal \aud_sample_rate[3]_i_1_n_0\ : STD_LOGIC;
  signal \aud_sample_rate[3]_i_2_n_0\ : STD_LOGIC;
  signal aud_start_i_1_n_0 : STD_LOGIC;
  signal aud_start_i_2_n_0 : STD_LOGIC;
  signal \^axi_aresetn_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_config_update\ : STD_LOGIC;
  signal \axi_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal cOFFSET_CNTR : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal raraddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^src_in\ : STD_LOGIC;
  signal stmAxi4LiteRead : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stmAxi4LiteWrite : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stmAxi4LiteWrite__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_stmAxi4LiteRead_reg[0]\ : label is "sRdIdle:001,sRdAddrValid:010,sRdDataValid:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_stmAxi4LiteRead_reg[1]\ : label is "sRdIdle:001,sRdAddrValid:010,sRdDataValid:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_stmAxi4LiteRead_reg[2]\ : label is "sRdIdle:001,sRdAddrValid:010,sRdDataValid:100,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stmAxi4LiteWrite[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FSM_sequential_stmAxi4LiteWrite[1]_i_2\ : label is "soft_lutpair167";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stmAxi4LiteWrite_reg[0]\ : label is "sWrIdle:00,sWrAddrValid:01,sWrResp:10,sWrRespValid:11,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stmAxi4LiteWrite_reg[1]\ : label is "sWrIdle:00,sWrAddrValid:01,sWrResp:10,sWrRespValid:11,";
  attribute SOFT_HLUTNM of \aud_channel_status[127]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of aud_reset_i_2 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \aud_sample_rate[3]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of aud_start_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of axi_bvalid_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \axi_rdata[2]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \axi_rdata[3]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \offset_addr_cntr[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \offset_addr_cntr[11]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \offset_addr_cntr[12]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \offset_addr_cntr[13]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \offset_addr_cntr[14]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \offset_addr_cntr[15]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \offset_addr_cntr[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \offset_addr_cntr[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \offset_addr_cntr[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \offset_addr_cntr[5]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \offset_addr_cntr[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \offset_addr_cntr[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \offset_addr_cntr[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \offset_addr_cntr[9]_i_1\ : label is "soft_lutpair165";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \aud_channel_count_reg[3]_0\(3 downto 0) <= \^aud_channel_count_reg[3]_0\(3 downto 0);
  \aud_channel_status_reg[191]_0\(191 downto 0) <= \^aud_channel_status_reg[191]_0\(191 downto 0);
  aud_drop_reg_0 <= \^aud_drop_reg_0\;
  \aud_pattern1_reg[1]_0\(1 downto 0) <= \^aud_pattern1_reg[1]_0\(1 downto 0);
  \aud_pattern2_reg[1]_0\(1 downto 0) <= \^aud_pattern2_reg[1]_0\(1 downto 0);
  \aud_pattern3_reg[1]_0\(1 downto 0) <= \^aud_pattern3_reg[1]_0\(1 downto 0);
  \aud_pattern4_reg[1]_0\(1 downto 0) <= \^aud_pattern4_reg[1]_0\(1 downto 0);
  \aud_pattern5_reg[1]_0\(1 downto 0) <= \^aud_pattern5_reg[1]_0\(1 downto 0);
  \aud_pattern6_reg[1]_0\(1 downto 0) <= \^aud_pattern6_reg[1]_0\(1 downto 0);
  \aud_pattern7_reg[1]_0\(1 downto 0) <= \^aud_pattern7_reg[1]_0\(1 downto 0);
  \aud_pattern8_reg[1]_0\(1 downto 0) <= \^aud_pattern8_reg[1]_0\(1 downto 0);
  \aud_period1_reg[3]_0\(3 downto 0) <= \^aud_period1_reg[3]_0\(3 downto 0);
  \aud_period2_reg[3]_0\(3 downto 0) <= \^aud_period2_reg[3]_0\(3 downto 0);
  \aud_period3_reg[3]_0\(3 downto 0) <= \^aud_period3_reg[3]_0\(3 downto 0);
  \aud_period4_reg[3]_0\(3 downto 0) <= \^aud_period4_reg[3]_0\(3 downto 0);
  \aud_period5_reg[3]_0\(3 downto 0) <= \^aud_period5_reg[3]_0\(3 downto 0);
  \aud_period6_reg[3]_0\(3 downto 0) <= \^aud_period6_reg[3]_0\(3 downto 0);
  \aud_period7_reg[3]_0\(3 downto 0) <= \^aud_period7_reg[3]_0\(3 downto 0);
  \aud_period8_reg[3]_0\(3 downto 0) <= \^aud_period8_reg[3]_0\(3 downto 0);
  aud_reset <= \^aud_reset\;
  axi_aresetn_0 <= \^axi_aresetn_0\;
  axi_config_update <= \^axi_config_update\;
  src_in <= \^src_in\;
\FSM_onehot_stmAxi4LiteRead_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_aclk,
      CE => \__55/i__n_0\,
      D => stmAxi4LiteRead(2),
      Q => stmAxi4LiteRead(0),
      S => \^axi_aresetn_0\
    );
\FSM_onehot_stmAxi4LiteRead_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_aclk,
      CE => \__55/i__n_0\,
      D => stmAxi4LiteRead(0),
      Q => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      R => \^axi_aresetn_0\
    );
\FSM_onehot_stmAxi4LiteRead_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_aclk,
      CE => \__55/i__n_0\,
      D => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      Q => stmAxi4LiteRead(2),
      R => \^axi_aresetn_0\
    );
\FSM_sequential_stmAxi4LiteWrite[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stmAxi4LiteWrite(0),
      O => \stmAxi4LiteWrite__0\(0)
    );
\FSM_sequential_stmAxi4LiteWrite[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0FCFC"
    )
        port map (
      I0 => axi_bready,
      I1 => axi_awvalid,
      I2 => stmAxi4LiteWrite(1),
      I3 => axi_wvalid,
      I4 => stmAxi4LiteWrite(0),
      O => \FSM_sequential_stmAxi4LiteWrite[1]_i_1_n_0\
    );
\FSM_sequential_stmAxi4LiteWrite[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => stmAxi4LiteWrite(0),
      I1 => stmAxi4LiteWrite(1),
      O => \stmAxi4LiteWrite__0\(1)
    );
\FSM_sequential_stmAxi4LiteWrite_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_sequential_stmAxi4LiteWrite[1]_i_1_n_0\,
      D => \stmAxi4LiteWrite__0\(0),
      Q => stmAxi4LiteWrite(0),
      R => \^axi_aresetn_0\
    );
\FSM_sequential_stmAxi4LiteWrite_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_sequential_stmAxi4LiteWrite[1]_i_1_n_0\,
      D => \stmAxi4LiteWrite__0\(1),
      Q => stmAxi4LiteWrite(1),
      R => \^axi_aresetn_0\
    );
\__55/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      I1 => stmAxi4LiteRead(2),
      I2 => axi_rready,
      I3 => stmAxi4LiteRead(0),
      I4 => axi_arvalid,
      O => \__55/i__n_0\
    );
\aud_channel_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(5),
      I5 => \aud_sample_rate[3]_i_2_n_0\,
      O => \aud_channel_count[3]_i_1_n_0\
    );
\aud_channel_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_channel_count[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_channel_count_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_channel_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_channel_count[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_channel_count_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_channel_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_channel_count[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_channel_count_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_channel_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_channel_count[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_channel_count_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_channel_status[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[127]_i_2_n_0\,
      I1 => axi_wstrb(0),
      O => aud_channel_status(103)
    );
\aud_channel_status[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[127]_i_2_n_0\,
      I1 => axi_wstrb(1),
      O => aud_channel_status(111)
    );
\aud_channel_status[119]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[127]_i_2_n_0\,
      I1 => axi_wstrb(2),
      O => aud_channel_status(119)
    );
\aud_channel_status[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[127]_i_2_n_0\,
      I1 => axi_wstrb(3),
      O => aud_channel_status(127)
    );
\aud_channel_status[127]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \aud_channel_status[127]_i_3_n_0\,
      I1 => stmAxi4LiteWrite(0),
      I2 => axi_wvalid,
      I3 => stmAxi4LiteWrite(1),
      I4 => sel0(1),
      I5 => sel0(0),
      O => \aud_channel_status[127]_i_2_n_0\
    );
\aud_channel_status[127]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      O => \aud_channel_status[127]_i_3_n_0\
    );
\aud_channel_status[135]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => \aud_sample_rate[3]_i_2_n_0\,
      I5 => axi_wstrb(0),
      O => aud_channel_status(135)
    );
\aud_channel_status[143]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => \aud_sample_rate[3]_i_2_n_0\,
      I5 => axi_wstrb(1),
      O => aud_channel_status(143)
    );
\aud_channel_status[151]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => \aud_sample_rate[3]_i_2_n_0\,
      I5 => axi_wstrb(2),
      O => aud_channel_status(151)
    );
\aud_channel_status[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => \aud_sample_rate[3]_i_2_n_0\,
      I5 => axi_wstrb(3),
      O => aud_channel_status(159)
    );
\aud_channel_status[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \aud_sample_rate[3]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(1),
      O => aud_channel_status(15)
    );
\aud_channel_status[167]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(0),
      O => aud_channel_status(167)
    );
\aud_channel_status[175]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(1),
      O => aud_channel_status(175)
    );
\aud_channel_status[183]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(2),
      O => aud_channel_status(183)
    );
\aud_channel_status[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(3),
      O => aud_channel_status(191)
    );
\aud_channel_status[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \aud_sample_rate[3]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(2),
      O => aud_channel_status(23)
    );
\aud_channel_status[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \aud_sample_rate[3]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(3),
      O => aud_channel_status(31)
    );
\aud_channel_status[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(0),
      O => aud_channel_status(39)
    );
\aud_channel_status[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(1),
      O => aud_channel_status(47)
    );
\aud_channel_status[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(2),
      O => aud_channel_status(55)
    );
\aud_channel_status[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => aud_start_i_2_n_0,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(3),
      O => aud_channel_status(63)
    );
\aud_channel_status[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[95]_i_2_n_0\,
      I1 => axi_wstrb(0),
      O => aud_channel_status(71)
    );
\aud_channel_status[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[95]_i_2_n_0\,
      I1 => axi_wstrb(1),
      O => aud_channel_status(79)
    );
\aud_channel_status[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \aud_sample_rate[3]_i_2_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => axi_wstrb(0),
      O => aud_channel_status(7)
    );
\aud_channel_status[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[95]_i_2_n_0\,
      I1 => axi_wstrb(2),
      O => aud_channel_status(87)
    );
\aud_channel_status[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aud_channel_status[95]_i_2_n_0\,
      I1 => axi_wstrb(3),
      O => aud_channel_status(95)
    );
\aud_channel_status[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \aud_channel_status[127]_i_3_n_0\,
      I1 => stmAxi4LiteWrite(0),
      I2 => axi_wvalid,
      I3 => stmAxi4LiteWrite(1),
      I4 => sel0(1),
      I5 => sel0(0),
      O => \aud_channel_status[95]_i_2_n_0\
    );
\aud_channel_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(0),
      Q => \^aud_channel_status_reg[191]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(4),
      Q => \^aud_channel_status_reg[191]_0\(100),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(5),
      Q => \^aud_channel_status_reg[191]_0\(101),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(6),
      Q => \^aud_channel_status_reg[191]_0\(102),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(7),
      Q => \^aud_channel_status_reg[191]_0\(103),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(8),
      Q => \^aud_channel_status_reg[191]_0\(104),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(9),
      Q => \^aud_channel_status_reg[191]_0\(105),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(10),
      Q => \^aud_channel_status_reg[191]_0\(106),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(11),
      Q => \^aud_channel_status_reg[191]_0\(107),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(12),
      Q => \^aud_channel_status_reg[191]_0\(108),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(13),
      Q => \^aud_channel_status_reg[191]_0\(109),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(10),
      Q => \^aud_channel_status_reg[191]_0\(10),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(14),
      Q => \^aud_channel_status_reg[191]_0\(110),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(111),
      D => axi_wdata(15),
      Q => \^aud_channel_status_reg[191]_0\(111),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(16),
      Q => \^aud_channel_status_reg[191]_0\(112),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(17),
      Q => \^aud_channel_status_reg[191]_0\(113),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(18),
      Q => \^aud_channel_status_reg[191]_0\(114),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(19),
      Q => \^aud_channel_status_reg[191]_0\(115),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(20),
      Q => \^aud_channel_status_reg[191]_0\(116),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(21),
      Q => \^aud_channel_status_reg[191]_0\(117),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(22),
      Q => \^aud_channel_status_reg[191]_0\(118),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(119),
      D => axi_wdata(23),
      Q => \^aud_channel_status_reg[191]_0\(119),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(11),
      Q => \^aud_channel_status_reg[191]_0\(11),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(24),
      Q => \^aud_channel_status_reg[191]_0\(120),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(25),
      Q => \^aud_channel_status_reg[191]_0\(121),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(26),
      Q => \^aud_channel_status_reg[191]_0\(122),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(27),
      Q => \^aud_channel_status_reg[191]_0\(123),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(28),
      Q => \^aud_channel_status_reg[191]_0\(124),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(29),
      Q => \^aud_channel_status_reg[191]_0\(125),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(30),
      Q => \^aud_channel_status_reg[191]_0\(126),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(127),
      D => axi_wdata(31),
      Q => \^aud_channel_status_reg[191]_0\(127),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(0),
      Q => \^aud_channel_status_reg[191]_0\(128),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(1),
      Q => \^aud_channel_status_reg[191]_0\(129),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(12),
      Q => \^aud_channel_status_reg[191]_0\(12),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(2),
      Q => \^aud_channel_status_reg[191]_0\(130),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(3),
      Q => \^aud_channel_status_reg[191]_0\(131),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(4),
      Q => \^aud_channel_status_reg[191]_0\(132),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(5),
      Q => \^aud_channel_status_reg[191]_0\(133),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(6),
      Q => \^aud_channel_status_reg[191]_0\(134),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(135),
      D => axi_wdata(7),
      Q => \^aud_channel_status_reg[191]_0\(135),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(8),
      Q => \^aud_channel_status_reg[191]_0\(136),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(9),
      Q => \^aud_channel_status_reg[191]_0\(137),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(10),
      Q => \^aud_channel_status_reg[191]_0\(138),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(11),
      Q => \^aud_channel_status_reg[191]_0\(139),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(13),
      Q => \^aud_channel_status_reg[191]_0\(13),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(12),
      Q => \^aud_channel_status_reg[191]_0\(140),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(13),
      Q => \^aud_channel_status_reg[191]_0\(141),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(14),
      Q => \^aud_channel_status_reg[191]_0\(142),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(143),
      D => axi_wdata(15),
      Q => \^aud_channel_status_reg[191]_0\(143),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(16),
      Q => \^aud_channel_status_reg[191]_0\(144),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(17),
      Q => \^aud_channel_status_reg[191]_0\(145),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(18),
      Q => \^aud_channel_status_reg[191]_0\(146),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(19),
      Q => \^aud_channel_status_reg[191]_0\(147),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(20),
      Q => \^aud_channel_status_reg[191]_0\(148),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(21),
      Q => \^aud_channel_status_reg[191]_0\(149),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(14),
      Q => \^aud_channel_status_reg[191]_0\(14),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(22),
      Q => \^aud_channel_status_reg[191]_0\(150),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(151),
      D => axi_wdata(23),
      Q => \^aud_channel_status_reg[191]_0\(151),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(24),
      Q => \^aud_channel_status_reg[191]_0\(152),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(25),
      Q => \^aud_channel_status_reg[191]_0\(153),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(26),
      Q => \^aud_channel_status_reg[191]_0\(154),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(27),
      Q => \^aud_channel_status_reg[191]_0\(155),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(28),
      Q => \^aud_channel_status_reg[191]_0\(156),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(29),
      Q => \^aud_channel_status_reg[191]_0\(157),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(30),
      Q => \^aud_channel_status_reg[191]_0\(158),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(159),
      D => axi_wdata(31),
      Q => \^aud_channel_status_reg[191]_0\(159),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(15),
      Q => \^aud_channel_status_reg[191]_0\(15),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(0),
      Q => \^aud_channel_status_reg[191]_0\(160),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(1),
      Q => \^aud_channel_status_reg[191]_0\(161),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(2),
      Q => \^aud_channel_status_reg[191]_0\(162),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(3),
      Q => \^aud_channel_status_reg[191]_0\(163),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(4),
      Q => \^aud_channel_status_reg[191]_0\(164),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(5),
      Q => \^aud_channel_status_reg[191]_0\(165),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(6),
      Q => \^aud_channel_status_reg[191]_0\(166),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(167),
      D => axi_wdata(7),
      Q => \^aud_channel_status_reg[191]_0\(167),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(8),
      Q => \^aud_channel_status_reg[191]_0\(168),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(9),
      Q => \^aud_channel_status_reg[191]_0\(169),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(16),
      Q => \^aud_channel_status_reg[191]_0\(16),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(10),
      Q => \^aud_channel_status_reg[191]_0\(170),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(11),
      Q => \^aud_channel_status_reg[191]_0\(171),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(12),
      Q => \^aud_channel_status_reg[191]_0\(172),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(13),
      Q => \^aud_channel_status_reg[191]_0\(173),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(14),
      Q => \^aud_channel_status_reg[191]_0\(174),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(175),
      D => axi_wdata(15),
      Q => \^aud_channel_status_reg[191]_0\(175),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(16),
      Q => \^aud_channel_status_reg[191]_0\(176),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(17),
      Q => \^aud_channel_status_reg[191]_0\(177),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(18),
      Q => \^aud_channel_status_reg[191]_0\(178),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(19),
      Q => \^aud_channel_status_reg[191]_0\(179),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(17),
      Q => \^aud_channel_status_reg[191]_0\(17),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(20),
      Q => \^aud_channel_status_reg[191]_0\(180),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(21),
      Q => \^aud_channel_status_reg[191]_0\(181),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(22),
      Q => \^aud_channel_status_reg[191]_0\(182),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(183),
      D => axi_wdata(23),
      Q => \^aud_channel_status_reg[191]_0\(183),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(24),
      Q => \^aud_channel_status_reg[191]_0\(184),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(25),
      Q => \^aud_channel_status_reg[191]_0\(185),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(26),
      Q => \^aud_channel_status_reg[191]_0\(186),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(27),
      Q => \^aud_channel_status_reg[191]_0\(187),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(28),
      Q => \^aud_channel_status_reg[191]_0\(188),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(29),
      Q => \^aud_channel_status_reg[191]_0\(189),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(18),
      Q => \^aud_channel_status_reg[191]_0\(18),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(30),
      Q => \^aud_channel_status_reg[191]_0\(190),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(191),
      D => axi_wdata(31),
      Q => \^aud_channel_status_reg[191]_0\(191),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(19),
      Q => \^aud_channel_status_reg[191]_0\(19),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(1),
      Q => \^aud_channel_status_reg[191]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(20),
      Q => \^aud_channel_status_reg[191]_0\(20),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(21),
      Q => \^aud_channel_status_reg[191]_0\(21),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(22),
      Q => \^aud_channel_status_reg[191]_0\(22),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(23),
      D => axi_wdata(23),
      Q => \^aud_channel_status_reg[191]_0\(23),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(24),
      Q => \^aud_channel_status_reg[191]_0\(24),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(25),
      Q => \^aud_channel_status_reg[191]_0\(25),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(26),
      Q => \^aud_channel_status_reg[191]_0\(26),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(27),
      Q => \^aud_channel_status_reg[191]_0\(27),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(28),
      Q => \^aud_channel_status_reg[191]_0\(28),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(29),
      Q => \^aud_channel_status_reg[191]_0\(29),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(2),
      Q => \^aud_channel_status_reg[191]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(30),
      Q => \^aud_channel_status_reg[191]_0\(30),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(31),
      D => axi_wdata(31),
      Q => \^aud_channel_status_reg[191]_0\(31),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(0),
      Q => \^aud_channel_status_reg[191]_0\(32),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(1),
      Q => \^aud_channel_status_reg[191]_0\(33),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(2),
      Q => \^aud_channel_status_reg[191]_0\(34),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(3),
      Q => \^aud_channel_status_reg[191]_0\(35),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(4),
      Q => \^aud_channel_status_reg[191]_0\(36),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(5),
      Q => \^aud_channel_status_reg[191]_0\(37),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(6),
      Q => \^aud_channel_status_reg[191]_0\(38),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(39),
      D => axi_wdata(7),
      Q => \^aud_channel_status_reg[191]_0\(39),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(3),
      Q => \^aud_channel_status_reg[191]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(8),
      Q => \^aud_channel_status_reg[191]_0\(40),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(9),
      Q => \^aud_channel_status_reg[191]_0\(41),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(10),
      Q => \^aud_channel_status_reg[191]_0\(42),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(11),
      Q => \^aud_channel_status_reg[191]_0\(43),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(12),
      Q => \^aud_channel_status_reg[191]_0\(44),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(13),
      Q => \^aud_channel_status_reg[191]_0\(45),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(14),
      Q => \^aud_channel_status_reg[191]_0\(46),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(47),
      D => axi_wdata(15),
      Q => \^aud_channel_status_reg[191]_0\(47),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(16),
      Q => \^aud_channel_status_reg[191]_0\(48),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(17),
      Q => \^aud_channel_status_reg[191]_0\(49),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(4),
      Q => \^aud_channel_status_reg[191]_0\(4),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(18),
      Q => \^aud_channel_status_reg[191]_0\(50),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(19),
      Q => \^aud_channel_status_reg[191]_0\(51),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(20),
      Q => \^aud_channel_status_reg[191]_0\(52),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(21),
      Q => \^aud_channel_status_reg[191]_0\(53),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(22),
      Q => \^aud_channel_status_reg[191]_0\(54),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(55),
      D => axi_wdata(23),
      Q => \^aud_channel_status_reg[191]_0\(55),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(24),
      Q => \^aud_channel_status_reg[191]_0\(56),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(25),
      Q => \^aud_channel_status_reg[191]_0\(57),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(26),
      Q => \^aud_channel_status_reg[191]_0\(58),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(27),
      Q => \^aud_channel_status_reg[191]_0\(59),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(5),
      Q => \^aud_channel_status_reg[191]_0\(5),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(28),
      Q => \^aud_channel_status_reg[191]_0\(60),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(29),
      Q => \^aud_channel_status_reg[191]_0\(61),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(30),
      Q => \^aud_channel_status_reg[191]_0\(62),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(63),
      D => axi_wdata(31),
      Q => \^aud_channel_status_reg[191]_0\(63),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(0),
      Q => \^aud_channel_status_reg[191]_0\(64),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(1),
      Q => \^aud_channel_status_reg[191]_0\(65),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(2),
      Q => \^aud_channel_status_reg[191]_0\(66),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(3),
      Q => \^aud_channel_status_reg[191]_0\(67),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(4),
      Q => \^aud_channel_status_reg[191]_0\(68),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(5),
      Q => \^aud_channel_status_reg[191]_0\(69),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(6),
      Q => \^aud_channel_status_reg[191]_0\(6),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(6),
      Q => \^aud_channel_status_reg[191]_0\(70),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(71),
      D => axi_wdata(7),
      Q => \^aud_channel_status_reg[191]_0\(71),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(8),
      Q => \^aud_channel_status_reg[191]_0\(72),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(9),
      Q => \^aud_channel_status_reg[191]_0\(73),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(10),
      Q => \^aud_channel_status_reg[191]_0\(74),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(11),
      Q => \^aud_channel_status_reg[191]_0\(75),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(12),
      Q => \^aud_channel_status_reg[191]_0\(76),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(13),
      Q => \^aud_channel_status_reg[191]_0\(77),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(14),
      Q => \^aud_channel_status_reg[191]_0\(78),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(79),
      D => axi_wdata(15),
      Q => \^aud_channel_status_reg[191]_0\(79),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(7),
      D => axi_wdata(7),
      Q => \^aud_channel_status_reg[191]_0\(7),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(16),
      Q => \^aud_channel_status_reg[191]_0\(80),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(17),
      Q => \^aud_channel_status_reg[191]_0\(81),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(18),
      Q => \^aud_channel_status_reg[191]_0\(82),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(19),
      Q => \^aud_channel_status_reg[191]_0\(83),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(20),
      Q => \^aud_channel_status_reg[191]_0\(84),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(21),
      Q => \^aud_channel_status_reg[191]_0\(85),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(22),
      Q => \^aud_channel_status_reg[191]_0\(86),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(87),
      D => axi_wdata(23),
      Q => \^aud_channel_status_reg[191]_0\(87),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(24),
      Q => \^aud_channel_status_reg[191]_0\(88),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(25),
      Q => \^aud_channel_status_reg[191]_0\(89),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(8),
      Q => \^aud_channel_status_reg[191]_0\(8),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(26),
      Q => \^aud_channel_status_reg[191]_0\(90),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(27),
      Q => \^aud_channel_status_reg[191]_0\(91),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(28),
      Q => \^aud_channel_status_reg[191]_0\(92),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(29),
      Q => \^aud_channel_status_reg[191]_0\(93),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(30),
      Q => \^aud_channel_status_reg[191]_0\(94),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(95),
      D => axi_wdata(31),
      Q => \^aud_channel_status_reg[191]_0\(95),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(0),
      Q => \^aud_channel_status_reg[191]_0\(96),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(1),
      Q => \^aud_channel_status_reg[191]_0\(97),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(2),
      Q => \^aud_channel_status_reg[191]_0\(98),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(103),
      D => axi_wdata(3),
      Q => \^aud_channel_status_reg[191]_0\(99),
      R => \^axi_aresetn_0\
    );
\aud_channel_status_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_channel_status(15),
      D => axi_wdata(9),
      Q => \^aud_channel_status_reg[191]_0\(9),
      R => \^axi_aresetn_0\
    );
aud_config_update_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00FFF0EE000000"
    )
        port map (
      I0 => sel0(0),
      I1 => axi_wdata(2),
      I2 => stmAxi4LiteWrite(1),
      I3 => stmAxi4LiteWrite(0),
      I4 => aud_config_update_i_2_n_0,
      I5 => \^axi_config_update\,
      O => aud_config_update_i_1_n_0
    );
aud_config_update_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => sel0(0),
      I2 => stmAxi4LiteWrite(1),
      I3 => axi_wvalid,
      I4 => sel0(1),
      I5 => aud_reset_i_2_n_0,
      O => aud_config_update_i_2_n_0
    );
aud_config_update_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aud_config_update_i_1_n_0,
      Q => \^axi_config_update\,
      R => \^axi_aresetn_0\
    );
aud_drop_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_start_i_1_n_0,
      D => axi_wdata(3),
      Q => \^aud_drop_reg_0\,
      R => \^axi_aresetn_0\
    );
\aud_pattern1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \aud_pattern1[1]_i_1_n_0\
    );
\aud_pattern1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern1[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern1_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern1[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern1_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_pattern2[1]_i_1_n_0\
    );
\aud_pattern2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern2[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern2_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern2[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern2_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_pattern3[1]_i_1_n_0\
    );
\aud_pattern3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern3[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern3_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern3[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern3_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \aud_pattern4[1]_i_1_n_0\
    );
\aud_pattern4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern4[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern4_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern4[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern4_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern5[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \aud_pattern5[1]_i_1_n_0\
    );
\aud_pattern5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern5[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern5_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern5[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern5_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern6[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_pattern6[1]_i_1_n_0\
    );
\aud_pattern6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern6[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern6_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern6[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern6_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern7[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_pattern7[1]_i_1_n_0\
    );
\aud_pattern7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern7[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern7_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern7[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern7_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_pattern8[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => axi_wstrb(0),
      I4 => sel0(5),
      I5 => aud_start_i_2_n_0,
      O => \aud_pattern8[1]_i_1_n_0\
    );
\aud_pattern8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern8[1]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^aud_pattern8_reg[1]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_pattern8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_pattern8[1]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^aud_pattern8_reg[1]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \aud_period1[3]_i_1_n_0\
    );
\aud_period1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period1[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period1_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period1[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period1_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period1[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period1_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period1[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period1_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_period2[3]_i_1_n_0\
    );
\aud_period2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period2[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period2_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period2[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period2_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period2[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period2_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period2[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period2_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_period3[3]_i_1_n_0\
    );
\aud_period3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period3[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period3_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period3[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period3_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period3[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period3_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period3[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period3_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \aud_period4[3]_i_1_n_0\
    );
\aud_period4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period4[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period4_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period4[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period4_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period4[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period4_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period4[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period4_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period5[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \aud_period5[3]_i_1_n_0\
    );
\aud_period5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period5[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period5_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period5[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period5_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period5[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period5_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period5[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period5_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_period6[3]_i_1_n_0\
    );
\aud_period6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period6[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period6_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period6[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period6_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period6[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period6_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period6[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period6_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \aud_period7[3]_i_1_n_0\
    );
\aud_period7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period7[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period7_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period7[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period7_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period7[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period7_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period7[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period7_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
\aud_period8[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => axi_wstrb(1),
      I4 => sel0(5),
      I5 => aud_start_i_2_n_0,
      O => \aud_period8[3]_i_1_n_0\
    );
\aud_period8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period8[3]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \^aud_period8_reg[3]_0\(0),
      R => \^axi_aresetn_0\
    );
\aud_period8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period8[3]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \^aud_period8_reg[3]_0\(1),
      R => \^axi_aresetn_0\
    );
\aud_period8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period8[3]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \^aud_period8_reg[3]_0\(2),
      R => \^axi_aresetn_0\
    );
\aud_period8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_period8[3]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \^aud_period8_reg[3]_0\(3),
      R => \^axi_aresetn_0\
    );
aud_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FCFCFCA0000000"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => stmAxi4LiteWrite(1),
      I2 => stmAxi4LiteWrite(0),
      I3 => aud_reset_i_2_n_0,
      I4 => aud_reset_i_3_n_0,
      I5 => \^aud_reset\,
      O => aud_reset_i_1_n_0
    );
aud_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(5),
      O => aud_reset_i_2_n_0
    );
aud_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => stmAxi4LiteWrite(1),
      I4 => axi_wvalid,
      O => aud_reset_i_3_n_0
    );
aud_reset_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aud_reset_i_1_n_0,
      Q => \^aud_reset\,
      S => \^axi_aresetn_0\
    );
\aud_sample_rate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(5),
      I5 => \aud_sample_rate[3]_i_2_n_0\,
      O => \aud_sample_rate[3]_i_1_n_0\
    );
\aud_sample_rate[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sel0(1),
      I1 => stmAxi4LiteWrite(1),
      I2 => axi_wvalid,
      I3 => stmAxi4LiteWrite(0),
      I4 => sel0(0),
      O => \aud_sample_rate[3]_i_2_n_0\
    );
\aud_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \^q\(0),
      R => \^axi_aresetn_0\
    );
\aud_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \^q\(1),
      R => \^axi_aresetn_0\
    );
\aud_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \^q\(2),
      R => \^axi_aresetn_0\
    );
\aud_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \^q\(3),
      R => \^axi_aresetn_0\
    );
aud_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => sel0(5),
      I1 => aud_start_i_2_n_0,
      I2 => axi_wstrb(0),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => aud_start_i_1_n_0
    );
aud_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => sel0(1),
      I1 => stmAxi4LiteWrite(1),
      I2 => axi_wvalid,
      I3 => stmAxi4LiteWrite(0),
      I4 => sel0(0),
      O => aud_start_i_2_n_0
    );
aud_start_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => aud_start_i_1_n_0,
      D => axi_wdata(1),
      Q => \^src_in\,
      R => \^axi_aresetn_0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stmAxi4LiteRead(0),
      I1 => axi_arvalid,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => axi_arready,
      R => \^axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      O => \^axi_aresetn_0\
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => stmAxi4LiteWrite(1),
      I1 => stmAxi4LiteWrite(0),
      I2 => axi_awvalid,
      O => axi_awready_i_2_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_awready_i_2_n_0,
      Q => axi_awready,
      R => \^axi_aresetn_0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => axi_bready,
      I1 => stmAxi4LiteWrite(0),
      I2 => stmAxi4LiteWrite(1),
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => axi_bvalid,
      R => \^axi_aresetn_0\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata[0]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[0]_i_1_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(128),
      I1 => \^aud_channel_status_reg[191]_0\(160),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_pattern8_reg[1]_0\(0),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_pattern7_reg[1]_0\(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(0),
      I1 => \^aud_channel_status_reg[191]_0\(32),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(64),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(96),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_pattern2_reg[1]_0\(0),
      I1 => \^aud_pattern1_reg[1]_0\(0),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^q\(0),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_reset\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_pattern6_reg[1]_0\(0),
      I1 => \^aud_pattern5_reg[1]_0\(0),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_pattern4_reg[1]_0\(0),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_pattern3_reg[1]_0\(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata[10]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[10]_i_1_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(138),
      I1 => \^aud_channel_status_reg[191]_0\(170),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period8_reg[3]_0\(2),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period7_reg[3]_0\(2),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(10),
      I1 => \^aud_channel_status_reg[191]_0\(42),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(74),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(106),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^aud_period2_reg[3]_0\(2),
      I1 => \^aud_period1_reg[3]_0\(2),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \axi_rdata[31]_i_8_n_0\,
      I4 => \^aud_channel_count_reg[3]_0\(2),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_period6_reg[3]_0\(2),
      I1 => \^aud_period5_reg[3]_0\(2),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period4_reg[3]_0\(2),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period3_reg[3]_0\(2),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata[11]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[11]_i_1_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(139),
      I1 => \^aud_channel_status_reg[191]_0\(171),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period8_reg[3]_0\(3),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period7_reg[3]_0\(3),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(11),
      I1 => \^aud_channel_status_reg[191]_0\(43),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(75),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(107),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^aud_period2_reg[3]_0\(3),
      I1 => \^aud_period1_reg[3]_0\(3),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \axi_rdata[31]_i_8_n_0\,
      I4 => \^aud_channel_count_reg[3]_0\(3),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_period6_reg[3]_0\(3),
      I1 => \^aud_period5_reg[3]_0\(3),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period4_reg[3]_0\(3),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period3_reg[3]_0\(3),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(12),
      I1 => \^aud_channel_status_reg[191]_0\(44),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(76),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(108),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(172),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(140),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(13),
      I1 => \^aud_channel_status_reg[191]_0\(45),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(77),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(109),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(173),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(141),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(14),
      I1 => \^aud_channel_status_reg[191]_0\(46),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(78),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(110),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(174),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(142),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(15),
      I1 => \^aud_channel_status_reg[191]_0\(47),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(79),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(111),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(175),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(143),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(16),
      I1 => \^aud_channel_status_reg[191]_0\(48),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(80),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(112),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(176),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(144),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(17),
      I1 => \^aud_channel_status_reg[191]_0\(49),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(81),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(113),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(177),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(145),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(18),
      I1 => \^aud_channel_status_reg[191]_0\(50),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(82),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(114),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(178),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(146),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(19),
      I1 => \^aud_channel_status_reg[191]_0\(51),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(83),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(115),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(179),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(147),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata[1]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[1]_i_1_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(129),
      I1 => \^aud_channel_status_reg[191]_0\(161),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_pattern8_reg[1]_0\(1),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_pattern7_reg[1]_0\(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(1),
      I1 => \^aud_channel_status_reg[191]_0\(33),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(65),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(97),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_pattern2_reg[1]_0\(1),
      I1 => \^aud_pattern1_reg[1]_0\(1),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^q\(1),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^src_in\,
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_pattern6_reg[1]_0\(1),
      I1 => \^aud_pattern5_reg[1]_0\(1),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_pattern4_reg[1]_0\(1),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_pattern3_reg[1]_0\(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(20),
      I1 => \^aud_channel_status_reg[191]_0\(52),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(84),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(116),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(180),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(148),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(21),
      I1 => \^aud_channel_status_reg[191]_0\(53),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(85),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(117),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(181),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(149),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(22),
      I1 => \^aud_channel_status_reg[191]_0\(54),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(86),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(118),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(182),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(150),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(23),
      I1 => \^aud_channel_status_reg[191]_0\(55),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(87),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(119),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(183),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(151),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(24),
      I1 => \^aud_channel_status_reg[191]_0\(56),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(88),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(120),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(184),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(152),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[25]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(25),
      I1 => \^aud_channel_status_reg[191]_0\(57),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(89),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(121),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(185),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(153),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(26),
      I1 => \^aud_channel_status_reg[191]_0\(58),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(90),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(122),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(186),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(154),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(27),
      I1 => \^aud_channel_status_reg[191]_0\(59),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(91),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(123),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(187),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(155),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[28]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(28),
      I1 => \^aud_channel_status_reg[191]_0\(60),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(92),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(124),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(188),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(156),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(29),
      I1 => \^aud_channel_status_reg[191]_0\(61),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(93),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(125),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(189),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(157),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[2]_i_2_n_0\,
      I2 => \axi_rdata[31]_i_5_n_0\,
      I3 => \axi_rdata[2]_i_3_n_0\,
      I4 => \axi_rdata[2]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[2]_i_1_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \axi_rdata[31]_i_8_n_0\,
      I2 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(162),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(130),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(2),
      I1 => \^aud_channel_status_reg[191]_0\(34),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(66),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(98),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[30]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(30),
      I1 => \^aud_channel_status_reg[191]_0\(62),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(94),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(126),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(190),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(158),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[31]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(31),
      I1 => \^aud_channel_status_reg[191]_0\(63),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(95),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(127),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000601540"
    )
        port map (
      I0 => raraddr(3),
      I1 => raraddr(4),
      I2 => raraddr(5),
      I3 => raraddr(6),
      I4 => raraddr(7),
      I5 => raraddr(2),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(191),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(159),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0406444400000004"
    )
        port map (
      I0 => raraddr(6),
      I1 => raraddr(7),
      I2 => raraddr(3),
      I3 => raraddr(2),
      I4 => raraddr(4),
      I5 => raraddr(5),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAF332FFA8"
    )
        port map (
      I0 => raraddr(2),
      I1 => raraddr(5),
      I2 => raraddr(4),
      I3 => raraddr(3),
      I4 => raraddr(7),
      I5 => raraddr(6),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001450500014"
    )
        port map (
      I0 => raraddr(3),
      I1 => raraddr(4),
      I2 => raraddr(5),
      I3 => raraddr(2),
      I4 => raraddr(7),
      I5 => raraddr(6),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00012A0100010102"
    )
        port map (
      I0 => raraddr(2),
      I1 => raraddr(3),
      I2 => raraddr(4),
      I3 => raraddr(7),
      I4 => raraddr(6),
      I5 => raraddr(5),
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[3]_i_2_n_0\,
      I2 => \axi_rdata[31]_i_5_n_0\,
      I3 => \axi_rdata[3]_i_3_n_0\,
      I4 => \axi_rdata[3]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[3]_i_1_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^aud_drop_reg_0\,
      I1 => \axi_rdata[31]_i_8_n_0\,
      I2 => \^q\(3),
      I3 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(163),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(131),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(3),
      I1 => \^aud_channel_status_reg[191]_0\(35),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(67),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(99),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[4]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[4]_i_1_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(4),
      I1 => \^aud_channel_status_reg[191]_0\(36),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(68),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(100),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(164),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(132),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[5]_i_1_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(5),
      I1 => \^aud_channel_status_reg[191]_0\(37),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(69),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(101),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(165),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(133),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[6]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[6]_i_1_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(6),
      I1 => \^aud_channel_status_reg[191]_0\(38),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(70),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(102),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(166),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(134),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      I2 => \axi_rdata[7]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_5_n_0\,
      I4 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[7]_i_1_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(7),
      I1 => \^aud_channel_status_reg[191]_0\(39),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(71),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(103),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \^aud_channel_status_reg[191]_0\(167),
      I2 => \axi_rdata[31]_i_8_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(135),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      I2 => \axi_rdata[8]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata[8]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[8]_i_1_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(136),
      I1 => \^aud_channel_status_reg[191]_0\(168),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period8_reg[3]_0\(0),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period7_reg[3]_0\(0),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(8),
      I1 => \^aud_channel_status_reg[191]_0\(40),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(72),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(104),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^aud_period2_reg[3]_0\(0),
      I1 => \^aud_period1_reg[3]_0\(0),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \axi_rdata[31]_i_8_n_0\,
      I4 => \^aud_channel_count_reg[3]_0\(0),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_period6_reg[3]_0\(0),
      I1 => \^aud_period5_reg[3]_0\(0),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period4_reg[3]_0\(0),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period3_reg[3]_0\(0),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_5_n_0\,
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata[9]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[9]_i_1_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(137),
      I1 => \^aud_channel_status_reg[191]_0\(169),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period8_reg[3]_0\(1),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period7_reg[3]_0\(1),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_channel_status_reg[191]_0\(9),
      I1 => \^aud_channel_status_reg[191]_0\(41),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_channel_status_reg[191]_0\(73),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_channel_status_reg[191]_0\(105),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^aud_period2_reg[3]_0\(1),
      I1 => \^aud_period1_reg[3]_0\(1),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \axi_rdata[31]_i_8_n_0\,
      I4 => \^aud_channel_count_reg[3]_0\(1),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^aud_period6_reg[3]_0\(1),
      I1 => \^aud_period5_reg[3]_0\(1),
      I2 => \axi_rdata[31]_i_7_n_0\,
      I3 => \^aud_period4_reg[3]_0\(1),
      I4 => \axi_rdata[31]_i_8_n_0\,
      I5 => \^aud_period3_reg[3]_0\(1),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[0]_i_1_n_0\,
      Q => axi_rdata(0),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata[0]_i_6_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[10]_i_1_n_0\,
      Q => axi_rdata(10),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_5_n_0\,
      I1 => \axi_rdata[10]_i_6_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[11]_i_1_n_0\,
      Q => axi_rdata(11),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_5_n_0\,
      I1 => \axi_rdata[11]_i_6_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => axi_rdata(12),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => axi_rdata(13),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => axi_rdata(14),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => axi_rdata(15),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => axi_rdata(16),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => axi_rdata(17),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => axi_rdata(18),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => axi_rdata(19),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[1]_i_1_n_0\,
      Q => axi_rdata(1),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_5_n_0\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => axi_rdata(20),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => axi_rdata(21),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => axi_rdata(22),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => axi_rdata(23),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => axi_rdata(24),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => axi_rdata(25),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => axi_rdata(26),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => axi_rdata(27),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => axi_rdata(28),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => axi_rdata(29),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[2]_i_1_n_0\,
      Q => axi_rdata(2),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => axi_rdata(30),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[31]_i_1_n_0\,
      Q => axi_rdata(31),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[3]_i_1_n_0\,
      Q => axi_rdata(3),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[4]_i_1_n_0\,
      Q => axi_rdata(4),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[5]_i_1_n_0\,
      Q => axi_rdata(5),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[6]_i_1_n_0\,
      Q => axi_rdata(6),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[7]_i_1_n_0\,
      Q => axi_rdata(7),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[8]_i_1_n_0\,
      Q => axi_rdata(8),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_5_n_0\,
      I1 => \axi_rdata[8]_i_6_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      D => \axi_rdata[9]_i_1_n_0\,
      Q => axi_rdata(9),
      R => \^axi_aresetn_0\
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_5_n_0\,
      I1 => \axi_rdata[9]_i_6_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => \axi_rdata[31]_i_3_n_0\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_stmAxi4LiteRead_reg_n_0_[1]\,
      I1 => axi_rready,
      I2 => stmAxi4LiteRead(2),
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => axi_rvalid,
      R => \^axi_aresetn_0\
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => stmAxi4LiteWrite(1),
      I1 => axi_wvalid,
      I2 => stmAxi4LiteWrite(0),
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => axi_wready,
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => axi_wdata(2),
      I1 => axi_wdata(1),
      I2 => axi_wdata(0),
      O => cOFFSET_CNTR(10)
    );
\offset_addr_cntr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => axi_wdata(1),
      I1 => axi_wdata(2),
      I2 => axi_wdata(0),
      O => cOFFSET_CNTR(11)
    );
\offset_addr_cntr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CB"
    )
        port map (
      I0 => axi_wdata(2),
      I1 => axi_wdata(1),
      I2 => axi_wdata(0),
      O => cOFFSET_CNTR(12)
    );
\offset_addr_cntr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => axi_wdata(1),
      O => cOFFSET_CNTR(13)
    );
\offset_addr_cntr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => axi_wdata(2),
      I2 => axi_wdata(1),
      O => cOFFSET_CNTR(14)
    );
\offset_addr_cntr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => axi_wdata(1),
      I1 => axi_wdata(0),
      I2 => axi_wdata(2),
      O => cOFFSET_CNTR(15)
    );
\offset_addr_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => axi_wdata(2),
      I2 => axi_wdata(1),
      O => cOFFSET_CNTR(1)
    );
\offset_addr_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => axi_wdata(2),
      I2 => axi_wdata(1),
      O => cOFFSET_CNTR(2)
    );
\offset_addr_cntr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => axi_wdata(2),
      I2 => axi_wdata(1),
      O => cOFFSET_CNTR(4)
    );
\offset_addr_cntr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_wdata(1),
      I1 => axi_wdata(2),
      O => cOFFSET_CNTR(5)
    );
\offset_addr_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9D"
    )
        port map (
      I0 => axi_wdata(0),
      I1 => axi_wdata(2),
      I2 => axi_wdata(1),
      O => cOFFSET_CNTR(6)
    );
\offset_addr_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => axi_wdata(2),
      I1 => axi_wdata(1),
      I2 => axi_wdata(0),
      O => cOFFSET_CNTR(7)
    );
\offset_addr_cntr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9B"
    )
        port map (
      I0 => axi_wdata(2),
      I1 => axi_wdata(1),
      I2 => axi_wdata(0),
      O => cOFFSET_CNTR(8)
    );
\offset_addr_cntr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => axi_wdata(1),
      I1 => axi_wdata(2),
      O => cOFFSET_CNTR(9)
    );
\offset_addr_cntr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(10),
      Q => \offset_addr_cntr_reg[15]_0\(8),
      S => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(11),
      Q => \offset_addr_cntr_reg[15]_0\(9),
      S => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(12),
      Q => \offset_addr_cntr_reg[15]_0\(10),
      S => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(13),
      Q => \offset_addr_cntr_reg[15]_0\(11),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(14),
      Q => \offset_addr_cntr_reg[15]_0\(12),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(15),
      Q => \offset_addr_cntr_reg[15]_0\(13),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(1),
      Q => \offset_addr_cntr_reg[15]_0\(0),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(2),
      Q => \offset_addr_cntr_reg[15]_0\(1),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(4),
      Q => \offset_addr_cntr_reg[15]_0\(2),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(5),
      Q => \offset_addr_cntr_reg[15]_0\(3),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(6),
      Q => \offset_addr_cntr_reg[15]_0\(4),
      S => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(7),
      Q => \offset_addr_cntr_reg[15]_0\(5),
      R => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(8),
      Q => \offset_addr_cntr_reg[15]_0\(6),
      S => \^axi_aresetn_0\
    );
\offset_addr_cntr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => \aud_sample_rate[3]_i_1_n_0\,
      D => cOFFSET_CNTR(9),
      Q => \offset_addr_cntr_reg[15]_0\(7),
      S => \^axi_aresetn_0\
    );
\raraddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => axi_araddr(0),
      Q => raraddr(2),
      R => \^axi_aresetn_0\
    );
\raraddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => axi_araddr(1),
      Q => raraddr(3),
      R => \^axi_aresetn_0\
    );
\raraddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => axi_araddr(2),
      Q => raraddr(4),
      R => \^axi_aresetn_0\
    );
\raraddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => axi_araddr(3),
      Q => raraddr(5),
      R => \^axi_aresetn_0\
    );
\raraddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => axi_araddr(4),
      Q => raraddr(6),
      R => \^axi_aresetn_0\
    );
\raraddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => axi_araddr(5),
      Q => raraddr(7),
      R => \^axi_aresetn_0\
    );
\rawaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready_i_2_n_0,
      D => axi_awaddr(0),
      Q => sel0(0),
      R => \^axi_aresetn_0\
    );
\rawaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready_i_2_n_0,
      D => axi_awaddr(1),
      Q => sel0(1),
      R => \^axi_aresetn_0\
    );
\rawaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready_i_2_n_0,
      D => axi_awaddr(2),
      Q => sel0(2),
      R => \^axi_aresetn_0\
    );
\rawaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready_i_2_n_0,
      D => axi_awaddr(3),
      Q => sel0(3),
      R => \^axi_aresetn_0\
    );
\rawaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready_i_2_n_0,
      D => axi_awaddr(4),
      Q => sel0(4),
      R => \^axi_aresetn_0\
    );
\rawaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready_i_2_n_0,
      D => axi_awaddr(5),
      Q => sel0(5),
      R => \^axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of exdes_aud_pat_gen_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of exdes_aud_pat_gen_0_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of exdes_aud_pat_gen_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of exdes_aud_pat_gen_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of exdes_aud_pat_gen_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of exdes_aud_pat_gen_0_xpm_cdc_single : entity is "SINGLE";
end exdes_aud_pat_gen_0_xpm_cdc_single;

architecture STRUCTURE of exdes_aud_pat_gen_0_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__10\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__10\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__6\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__6\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__7\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__7\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__8\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__8\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__9\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__9\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ : entity is "SINGLE";
end \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of exdes_aud_pat_gen_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end exdes_aud_pat_gen_0_xpm_cdc_sync_rst;

architecture STRUCTURE of exdes_aud_pat_gen_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc is
  port (
    axis_aud_pattern_tready_out : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    axis_aud_pattern_tready_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc is
  signal axis_drop_sync : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gen_single.genblk1[0].XPM_INST\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_single.genblk1[0].XPM_INST\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_single.genblk1[0].XPM_INST\ : label is "TRUE";
begin
axis_aud_pattern_tready_out_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => axis_drop_sync,
      I1 => dest_out,
      I2 => axis_aud_pattern_tready_in,
      O => axis_aud_pattern_tready_out
    );
\gen_single.genblk1[0].XPM_INST\: entity work.exdes_aud_pat_gen_0_xpm_cdc_single
     port map (
      dest_clk => axis_clk,
      dest_out => axis_drop_sync,
      src_clk => axi_aclk,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]\ : out STD_LOGIC;
    \syncstages_ff_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aud_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    \audio_sample_ch1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_synced_d1 : in STD_LOGIC;
    \cntr_250ms_ch1_reg[23]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__1\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__1\ is
  signal \^dest_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch8[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cntr_250ms_ch1[0]_i_1\ : label is "soft_lutpair23";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gen_single.genblk1[0].XPM_INST\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_single.genblk1[0].XPM_INST\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_single.genblk1[0].XPM_INST\ : label is "TRUE";
  attribute SOFT_HLUTNM of \ping_pattern_ch1[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ping_sine_sample_ch[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ping_sine_sample_ch[23]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[4]_i_2\ : label is "soft_lutpair25";
begin
  dest_out <= \^dest_out\;
\audio_sample_ch8[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \audio_sample_ch1_reg[0]\(0),
      I1 => \^dest_out\,
      I2 => req_synced_d1,
      O => E(0)
    );
\cntr_250ms_ch1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBEAA"
    )
        port map (
      I0 => \cntr_250ms_ch1_reg[23]\,
      I1 => \^dest_out\,
      I2 => req_synced_d1,
      I3 => CO(0),
      I4 => \audio_sample_ch1_reg[0]\(0),
      O => \syncstages_ff_reg[1]\
    );
\gen_single.genblk1[0].XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__6\
     port map (
      dest_clk => axis_clk,
      dest_out => \^dest_out\,
      src_clk => aud_clk,
      src_in => src_in
    );
\ping_pattern_ch1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^dest_out\,
      I1 => req_synced_d1,
      I2 => CO(0),
      O => \syncstages_ff_reg[1]_0\(0)
    );
\ping_sine_sample_ch[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABBA"
    )
        port map (
      I0 => \cntr_250ms_ch1_reg[23]\,
      I1 => \audio_sample_ch1_reg[0]\(0),
      I2 => \^dest_out\,
      I3 => req_synced_d1,
      I4 => Q(0),
      O => SR(0)
    );
\ping_sine_sample_ch[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^dest_out\,
      I1 => req_synced_d1,
      I2 => \audio_sample_ch1_reg[0]\(0),
      O => \syncstages_ff_reg[1]_1\(0)
    );
\sine_addr_cntr_48[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_synced_d1,
      I1 => \^dest_out\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__2\ is
  port (
    dest_out : out STD_LOGIC;
    axis_resetn_0 : out STD_LOGIC;
    req_synced_d1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_5\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aud_clk : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    load_value_toggle : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \audio_sample_ch1_reg[22]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch8_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch1_reg[22]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    audio_sample_ch80 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch7_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch70 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch7_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch6_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch60 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch6_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch5_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch50 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch5_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch4_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch40 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch3_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch30 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch3_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch2_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch20 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch1_reg[22]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_synced_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__2\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__2\ is
  signal \^dest_out\ : STD_LOGIC;
  signal \^req_synced_d1_reg\ : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gen_single.genblk1[0].XPM_INST\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_single.genblk1[0].XPM_INST\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_single.genblk1[0].XPM_INST\ : label is "TRUE";
begin
  dest_out <= \^dest_out\;
  req_synced_d1_reg <= \^req_synced_d1_reg\;
\aud_spdif_channel_status_latched[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_synced_d1,
      I1 => \^dest_out\,
      O => \^req_synced_d1_reg\
    );
\audio_sample_ch1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch1_reg[0]\(0),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_1\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(0)
    );
\audio_sample_ch1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_1\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch10(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(1)
    );
\audio_sample_ch1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_1\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch10(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(2)
    );
\audio_sample_ch1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_1\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch10(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(3)
    );
\audio_sample_ch1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_1\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch10(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(4)
    );
\audio_sample_ch1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_1\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch10(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(5)
    );
\audio_sample_ch1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch1_reg[22]_1\(1),
      I2 => \audio_sample_ch1_reg[22]_1\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch10(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_5\(6)
    );
\audio_sample_ch2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch2_reg[0]\(0),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(0)
    );
\audio_sample_ch2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch2_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch20(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(1)
    );
\audio_sample_ch2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch2_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch20(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(2)
    );
\audio_sample_ch2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch2_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch20(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(3)
    );
\audio_sample_ch2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch2_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch20(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(4)
    );
\audio_sample_ch2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch2_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch20(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(5)
    );
\audio_sample_ch2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch2_reg[22]\(1),
      I2 => \audio_sample_ch2_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch20(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_4\(6)
    );
\audio_sample_ch3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch3_reg[0]\(0),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(0)
    );
\audio_sample_ch3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch3_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch30(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(1)
    );
\audio_sample_ch3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch3_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch30(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(2)
    );
\audio_sample_ch3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch3_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch30(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(3)
    );
\audio_sample_ch3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch3_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch30(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(4)
    );
\audio_sample_ch3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch3_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch30(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(5)
    );
\audio_sample_ch3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch3_reg[22]\(1),
      I2 => \audio_sample_ch3_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch30(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_3\(6)
    );
\audio_sample_ch4[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch4_reg[0]\(0),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(0)
    );
\audio_sample_ch4[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch4_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch40(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(1)
    );
\audio_sample_ch4[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch4_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch40(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(2)
    );
\audio_sample_ch4[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch4_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch40(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(3)
    );
\audio_sample_ch4[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch4_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch40(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(4)
    );
\audio_sample_ch4[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch4_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch40(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(5)
    );
\audio_sample_ch4[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch4_reg[22]\(1),
      I2 => \audio_sample_ch4_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch40(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_2\(6)
    );
\audio_sample_ch5[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch5_reg[0]\(0),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(0)
    );
\audio_sample_ch5[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch5_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch50(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(1)
    );
\audio_sample_ch5[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch5_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch50(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(2)
    );
\audio_sample_ch5[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch5_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch50(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(3)
    );
\audio_sample_ch5[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch5_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch50(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(4)
    );
\audio_sample_ch5[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch5_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch50(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(5)
    );
\audio_sample_ch5[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch5_reg[22]\(1),
      I2 => \audio_sample_ch5_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch50(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_1\(6)
    );
\audio_sample_ch6[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch6_reg[0]\(0),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(0)
    );
\audio_sample_ch6[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch6_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch60(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(1)
    );
\audio_sample_ch6[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch6_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch60(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(2)
    );
\audio_sample_ch6[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch6_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch60(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(3)
    );
\audio_sample_ch6[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch6_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch60(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(4)
    );
\audio_sample_ch6[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch6_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch60(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(5)
    );
\audio_sample_ch6[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch6_reg[22]\(1),
      I2 => \audio_sample_ch6_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch60(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]_0\(6)
    );
\audio_sample_ch7[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch7_reg[0]\(0),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(0)
    );
\audio_sample_ch7[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch7_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch70(0),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(1)
    );
\audio_sample_ch7[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch7_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch70(1),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(2)
    );
\audio_sample_ch7[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch7_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch70(2),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(3)
    );
\audio_sample_ch7[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch7_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch70(3),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(4)
    );
\audio_sample_ch7[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch7_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch70(4),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(5)
    );
\audio_sample_ch7[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch7_reg[22]\(1),
      I2 => \audio_sample_ch7_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch70(5),
      I5 => \^req_synced_d1_reg\,
      O => \ping_sine_sample_ch_reg[22]\(6)
    );
\audio_sample_ch8[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007400"
    )
        port map (
      I0 => \audio_sample_ch8_reg[0]\(0),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch8_reg[22]\(0),
      I4 => \^req_synced_d1_reg\,
      O => D(0)
    );
\audio_sample_ch8[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(0),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch8_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => audio_sample_ch80(0),
      I5 => \^req_synced_d1_reg\,
      O => D(1)
    );
\audio_sample_ch8[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(1),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch8_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(2),
      I4 => audio_sample_ch80(1),
      I5 => \^req_synced_d1_reg\,
      O => D(2)
    );
\audio_sample_ch8[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(2),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch8_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(3),
      I4 => audio_sample_ch80(2),
      I5 => \^req_synced_d1_reg\,
      O => D(3)
    );
\audio_sample_ch8[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(3),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch8_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(4),
      I4 => audio_sample_ch80(3),
      I5 => \^req_synced_d1_reg\,
      O => D(4)
    );
\audio_sample_ch8[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(4),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch8_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(5),
      I4 => audio_sample_ch80(4),
      I5 => \^req_synced_d1_reg\,
      O => D(5)
    );
\audio_sample_ch8[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \audio_sample_ch1_reg[22]\(5),
      I1 => \audio_sample_ch8_reg[22]\(1),
      I2 => \audio_sample_ch8_reg[22]\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(6),
      I4 => audio_sample_ch80(5),
      I5 => \^req_synced_d1_reg\,
      O => D(6)
    );
\gen_single.genblk1[0].XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__7\
     port map (
      dest_clk => axis_clk,
      dest_out => \^dest_out\,
      src_clk => aud_clk,
      src_in => src_ff_reg
    );
load_value_toggle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => axis_resetn,
      I1 => load_value_toggle,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \^req_synced_d1_reg\,
      O => axis_resetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__3\ is
  port (
    dest_out : out STD_LOGIC;
    aud_config_update : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    aud_clk : in STD_LOGIC;
    req_synced_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__3\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__3\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__3\ is
  signal \^dest_out\ : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gen_single.genblk1[0].XPM_INST\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_single.genblk1[0].XPM_INST\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_single.genblk1[0].XPM_INST\ : label is "TRUE";
begin
  dest_out <= \^dest_out\;
\aud_config_update_sync[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => req_synced_d1,
      I1 => \^dest_out\,
      O => aud_config_update
    );
\gen_single.genblk1[0].XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__8\
     port map (
      dest_clk => aud_clk,
      dest_out => \^dest_out\,
      src_clk => axi_aclk,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__4\ is
  port (
    dest_out : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    aud_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__4\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__4\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__4\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gen_single.genblk1[0].XPM_INST\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_single.genblk1[0].XPM_INST\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_single.genblk1[0].XPM_INST\ : label is "TRUE";
begin
\gen_single.genblk1[0].XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__9\
     port map (
      dest_clk => aud_clk,
      dest_out => dest_out,
      src_clk => axi_aclk,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__5\ is
  port (
    dest_out : out STD_LOGIC;
    axis_resetn_0 : out STD_LOGIC;
    axis_aud_pattern_tdata_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pulse_sync_axis_q_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    axis_aud_pattern_tdata_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sine_pattern_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aud_pattern_tready_in : in STD_LOGIC;
    \i_axis_id_egress_q_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__5\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__5\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__5\ is
  signal \^axis_resetn_0\ : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[29]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[2]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[3]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axis_ch_handshake[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axis_ch_handshake[8]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ch1_wr_index[2]_i_1\ : label is "soft_lutpair20";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gen_single.genblk1[0].XPM_INST\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gen_single.genblk1[0].XPM_INST\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_single.genblk1[0].XPM_INST\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_single.genblk1[0].XPM_INST\ : label is "TRUE";
  attribute SOFT_HLUTNM of \i_axis_id_egress_q[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[4]_i_1\ : label is "soft_lutpair21";
begin
  axis_resetn_0 <= \^axis_resetn_0\;
  dest_out <= \^dest_out\;
\axis_aud_pattern_tdata_out[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_aud_pattern_tdata_in(2),
      I1 => \^dest_out\,
      O => axis_aud_pattern_tdata_out(2)
    );
\axis_aud_pattern_tdata_out[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_aud_pattern_tdata_in(3),
      I1 => \^dest_out\,
      O => axis_aud_pattern_tdata_out(3)
    );
\axis_aud_pattern_tdata_out[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_aud_pattern_tdata_in(0),
      I1 => \^dest_out\,
      O => axis_aud_pattern_tdata_out(0)
    );
\axis_aud_pattern_tdata_out[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_aud_pattern_tdata_in(1),
      I1 => \^dest_out\,
      O => axis_aud_pattern_tdata_out(1)
    );
\axis_ch_handshake[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axis_resetn_0\,
      I1 => Q(0),
      O => \pulse_sync_axis_q_reg[1]\(0)
    );
\axis_ch_handshake[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dest_out\,
      I1 => axis_aud_pattern_tready_in,
      O => \syncstages_ff_reg[1]\(0)
    );
\ch1_wr_index[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => axis_resetn,
      I1 => \^dest_out\,
      O => \^axis_resetn_0\
    );
\gen_single.genblk1[0].XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__10\
     port map (
      dest_clk => axis_clk,
      dest_out => \^dest_out\,
      src_clk => axi_aclk,
      src_in => src_in
    );
\i_axis_id_egress_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => axis_aud_pattern_tready_in,
      I1 => \^dest_out\,
      I2 => \i_axis_id_egress_q_reg[2]\(0),
      O => E(0)
    );
\sine_addr_cntr_48[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axis_resetn_0\,
      I1 => \sine_pattern_reg[0]\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_rst is
  port (
    dest_rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    aud_clk : in STD_LOGIC;
    aud_reset : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    dest_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_rst : entity is "aud_pat_gen_v1_0_0_lib_rst";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_rst;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_rst is
  signal aclk_rst : STD_LOGIC;
  signal \^dest_rst\ : STD_LOGIC;
  attribute DEF_VAL : string;
  attribute DEF_VAL of XPM_RST_INST : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of XPM_RST_INST : label is 4;
  attribute INIT : string;
  attribute INIT of XPM_RST_INST : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of XPM_RST_INST : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of XPM_RST_INST : label is 0;
  attribute VERSION : integer;
  attribute VERSION of XPM_RST_INST : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of XPM_RST_INST : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of XPM_RST_INST : label is "TRUE";
begin
  dest_rst <= \^dest_rst\;
XPM_RST_INST: entity work.exdes_aud_pat_gen_0_xpm_cdc_sync_rst
     port map (
      dest_clk => aud_clk,
      dest_rst => \^dest_rst\,
      src_rst => aclk_rst
    );
aclk_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aud_reset,
      Q => aclk_rst,
      R => '0'
    );
pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dest_rst\,
      I1 => dest_out,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of exdes_aud_pat_gen_0_xpm_cdc_handshake : entity is "HANDSHAKE";
end exdes_aud_pat_gen_0_xpm_cdc_handshake;

architecture STRUCTURE of exdes_aud_pat_gen_0_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__77\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__76\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 191 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 191 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is 192;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 191 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[100]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[100]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[101]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[101]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[102]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[102]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[103]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[103]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[104]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[104]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[105]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[105]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[106]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[106]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[107]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[107]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[108]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[108]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[109]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[109]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[110]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[110]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[111]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[111]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[112]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[112]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[113]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[113]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[114]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[114]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[115]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[115]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[116]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[116]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[117]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[117]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[118]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[118]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[119]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[119]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[120]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[120]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[121]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[121]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[122]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[122]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[123]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[123]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[124]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[124]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[125]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[125]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[126]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[126]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[127]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[127]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[128]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[128]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[129]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[129]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[130]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[130]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[131]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[131]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[132]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[132]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[133]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[133]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[134]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[134]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[135]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[135]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[136]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[136]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[137]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[137]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[138]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[138]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[139]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[139]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[140]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[140]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[141]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[141]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[142]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[142]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[143]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[143]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[144]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[144]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[145]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[145]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[146]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[146]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[147]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[147]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[148]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[148]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[149]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[149]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[150]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[150]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[151]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[151]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[152]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[152]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[153]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[153]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[154]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[154]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[155]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[155]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[156]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[156]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[157]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[157]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[158]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[158]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[159]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[159]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[160]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[160]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[161]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[161]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[162]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[162]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[163]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[163]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[164]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[164]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[165]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[165]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[166]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[166]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[167]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[167]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[168]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[168]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[169]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[169]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[170]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[170]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[171]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[171]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[172]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[172]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[173]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[173]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[174]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[174]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[175]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[175]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[176]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[176]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[177]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[177]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[178]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[178]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[179]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[179]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[180]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[180]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[181]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[181]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[182]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[182]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[183]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[183]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[184]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[184]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[185]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[185]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[186]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[186]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[187]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[187]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[188]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[188]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[189]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[189]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[190]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[190]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[191]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[191]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[24]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[24]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[25]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[25]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[26]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[26]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[27]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[27]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[28]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[28]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[29]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[29]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[30]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[30]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[31]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[31]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[32]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[32]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[33]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[33]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[34]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[34]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[35]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[35]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[36]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[36]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[37]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[37]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[38]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[38]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[39]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[39]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[40]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[40]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[41]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[41]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[42]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[42]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[43]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[43]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[44]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[44]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[45]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[45]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[46]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[46]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[47]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[47]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[48]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[48]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[49]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[49]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[50]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[50]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[51]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[51]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[52]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[52]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[53]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[53]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[54]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[54]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[55]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[55]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[56]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[56]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[57]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[57]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[58]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[58]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[59]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[59]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[60]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[60]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[61]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[61]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[62]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[62]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[63]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[63]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[64]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[64]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[65]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[65]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[66]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[66]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[67]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[67]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[68]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[68]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[69]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[69]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[70]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[70]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[71]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[71]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[72]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[72]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[73]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[73]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[74]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[74]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[75]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[75]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[76]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[76]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[77]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[77]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[78]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[78]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[79]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[79]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[80]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[80]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[81]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[81]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[82]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[82]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[83]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[83]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[84]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[84]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[85]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[85]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[86]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[86]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[87]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[87]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[88]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[88]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[89]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[89]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[90]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[90]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[91]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[91]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[92]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[92]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[93]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[93]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[94]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[94]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[95]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[95]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[96]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[96]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[97]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[97]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[98]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[98]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[99]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[99]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(191 downto 0) <= dest_hsdata_ff(191 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(100),
      Q => dest_hsdata_ff(100),
      R => '0'
    );
\dest_hsdata_ff_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(101),
      Q => dest_hsdata_ff(101),
      R => '0'
    );
\dest_hsdata_ff_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(102),
      Q => dest_hsdata_ff(102),
      R => '0'
    );
\dest_hsdata_ff_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(103),
      Q => dest_hsdata_ff(103),
      R => '0'
    );
\dest_hsdata_ff_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(104),
      Q => dest_hsdata_ff(104),
      R => '0'
    );
\dest_hsdata_ff_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(105),
      Q => dest_hsdata_ff(105),
      R => '0'
    );
\dest_hsdata_ff_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(106),
      Q => dest_hsdata_ff(106),
      R => '0'
    );
\dest_hsdata_ff_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(107),
      Q => dest_hsdata_ff(107),
      R => '0'
    );
\dest_hsdata_ff_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(108),
      Q => dest_hsdata_ff(108),
      R => '0'
    );
\dest_hsdata_ff_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(109),
      Q => dest_hsdata_ff(109),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(110),
      Q => dest_hsdata_ff(110),
      R => '0'
    );
\dest_hsdata_ff_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(111),
      Q => dest_hsdata_ff(111),
      R => '0'
    );
\dest_hsdata_ff_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(112),
      Q => dest_hsdata_ff(112),
      R => '0'
    );
\dest_hsdata_ff_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(113),
      Q => dest_hsdata_ff(113),
      R => '0'
    );
\dest_hsdata_ff_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(114),
      Q => dest_hsdata_ff(114),
      R => '0'
    );
\dest_hsdata_ff_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(115),
      Q => dest_hsdata_ff(115),
      R => '0'
    );
\dest_hsdata_ff_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(116),
      Q => dest_hsdata_ff(116),
      R => '0'
    );
\dest_hsdata_ff_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(117),
      Q => dest_hsdata_ff(117),
      R => '0'
    );
\dest_hsdata_ff_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(118),
      Q => dest_hsdata_ff(118),
      R => '0'
    );
\dest_hsdata_ff_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(119),
      Q => dest_hsdata_ff(119),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(120),
      Q => dest_hsdata_ff(120),
      R => '0'
    );
\dest_hsdata_ff_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(121),
      Q => dest_hsdata_ff(121),
      R => '0'
    );
\dest_hsdata_ff_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(122),
      Q => dest_hsdata_ff(122),
      R => '0'
    );
\dest_hsdata_ff_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(123),
      Q => dest_hsdata_ff(123),
      R => '0'
    );
\dest_hsdata_ff_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(124),
      Q => dest_hsdata_ff(124),
      R => '0'
    );
\dest_hsdata_ff_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(125),
      Q => dest_hsdata_ff(125),
      R => '0'
    );
\dest_hsdata_ff_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(126),
      Q => dest_hsdata_ff(126),
      R => '0'
    );
\dest_hsdata_ff_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(127),
      Q => dest_hsdata_ff(127),
      R => '0'
    );
\dest_hsdata_ff_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(128),
      Q => dest_hsdata_ff(128),
      R => '0'
    );
\dest_hsdata_ff_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(129),
      Q => dest_hsdata_ff(129),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(130),
      Q => dest_hsdata_ff(130),
      R => '0'
    );
\dest_hsdata_ff_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(131),
      Q => dest_hsdata_ff(131),
      R => '0'
    );
\dest_hsdata_ff_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(132),
      Q => dest_hsdata_ff(132),
      R => '0'
    );
\dest_hsdata_ff_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(133),
      Q => dest_hsdata_ff(133),
      R => '0'
    );
\dest_hsdata_ff_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(134),
      Q => dest_hsdata_ff(134),
      R => '0'
    );
\dest_hsdata_ff_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(135),
      Q => dest_hsdata_ff(135),
      R => '0'
    );
\dest_hsdata_ff_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(136),
      Q => dest_hsdata_ff(136),
      R => '0'
    );
\dest_hsdata_ff_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(137),
      Q => dest_hsdata_ff(137),
      R => '0'
    );
\dest_hsdata_ff_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(138),
      Q => dest_hsdata_ff(138),
      R => '0'
    );
\dest_hsdata_ff_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(139),
      Q => dest_hsdata_ff(139),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(140),
      Q => dest_hsdata_ff(140),
      R => '0'
    );
\dest_hsdata_ff_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(141),
      Q => dest_hsdata_ff(141),
      R => '0'
    );
\dest_hsdata_ff_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(142),
      Q => dest_hsdata_ff(142),
      R => '0'
    );
\dest_hsdata_ff_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(143),
      Q => dest_hsdata_ff(143),
      R => '0'
    );
\dest_hsdata_ff_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(144),
      Q => dest_hsdata_ff(144),
      R => '0'
    );
\dest_hsdata_ff_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(145),
      Q => dest_hsdata_ff(145),
      R => '0'
    );
\dest_hsdata_ff_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(146),
      Q => dest_hsdata_ff(146),
      R => '0'
    );
\dest_hsdata_ff_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(147),
      Q => dest_hsdata_ff(147),
      R => '0'
    );
\dest_hsdata_ff_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(148),
      Q => dest_hsdata_ff(148),
      R => '0'
    );
\dest_hsdata_ff_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(149),
      Q => dest_hsdata_ff(149),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(150),
      Q => dest_hsdata_ff(150),
      R => '0'
    );
\dest_hsdata_ff_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(151),
      Q => dest_hsdata_ff(151),
      R => '0'
    );
\dest_hsdata_ff_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(152),
      Q => dest_hsdata_ff(152),
      R => '0'
    );
\dest_hsdata_ff_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(153),
      Q => dest_hsdata_ff(153),
      R => '0'
    );
\dest_hsdata_ff_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(154),
      Q => dest_hsdata_ff(154),
      R => '0'
    );
\dest_hsdata_ff_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(155),
      Q => dest_hsdata_ff(155),
      R => '0'
    );
\dest_hsdata_ff_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(156),
      Q => dest_hsdata_ff(156),
      R => '0'
    );
\dest_hsdata_ff_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(157),
      Q => dest_hsdata_ff(157),
      R => '0'
    );
\dest_hsdata_ff_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(158),
      Q => dest_hsdata_ff(158),
      R => '0'
    );
\dest_hsdata_ff_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(159),
      Q => dest_hsdata_ff(159),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(160),
      Q => dest_hsdata_ff(160),
      R => '0'
    );
\dest_hsdata_ff_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(161),
      Q => dest_hsdata_ff(161),
      R => '0'
    );
\dest_hsdata_ff_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(162),
      Q => dest_hsdata_ff(162),
      R => '0'
    );
\dest_hsdata_ff_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(163),
      Q => dest_hsdata_ff(163),
      R => '0'
    );
\dest_hsdata_ff_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(164),
      Q => dest_hsdata_ff(164),
      R => '0'
    );
\dest_hsdata_ff_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(165),
      Q => dest_hsdata_ff(165),
      R => '0'
    );
\dest_hsdata_ff_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(166),
      Q => dest_hsdata_ff(166),
      R => '0'
    );
\dest_hsdata_ff_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(167),
      Q => dest_hsdata_ff(167),
      R => '0'
    );
\dest_hsdata_ff_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(168),
      Q => dest_hsdata_ff(168),
      R => '0'
    );
\dest_hsdata_ff_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(169),
      Q => dest_hsdata_ff(169),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(170),
      Q => dest_hsdata_ff(170),
      R => '0'
    );
\dest_hsdata_ff_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(171),
      Q => dest_hsdata_ff(171),
      R => '0'
    );
\dest_hsdata_ff_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(172),
      Q => dest_hsdata_ff(172),
      R => '0'
    );
\dest_hsdata_ff_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(173),
      Q => dest_hsdata_ff(173),
      R => '0'
    );
\dest_hsdata_ff_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(174),
      Q => dest_hsdata_ff(174),
      R => '0'
    );
\dest_hsdata_ff_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(175),
      Q => dest_hsdata_ff(175),
      R => '0'
    );
\dest_hsdata_ff_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(176),
      Q => dest_hsdata_ff(176),
      R => '0'
    );
\dest_hsdata_ff_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(177),
      Q => dest_hsdata_ff(177),
      R => '0'
    );
\dest_hsdata_ff_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(178),
      Q => dest_hsdata_ff(178),
      R => '0'
    );
\dest_hsdata_ff_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(179),
      Q => dest_hsdata_ff(179),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(180),
      Q => dest_hsdata_ff(180),
      R => '0'
    );
\dest_hsdata_ff_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(181),
      Q => dest_hsdata_ff(181),
      R => '0'
    );
\dest_hsdata_ff_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(182),
      Q => dest_hsdata_ff(182),
      R => '0'
    );
\dest_hsdata_ff_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(183),
      Q => dest_hsdata_ff(183),
      R => '0'
    );
\dest_hsdata_ff_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(184),
      Q => dest_hsdata_ff(184),
      R => '0'
    );
\dest_hsdata_ff_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(185),
      Q => dest_hsdata_ff(185),
      R => '0'
    );
\dest_hsdata_ff_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(186),
      Q => dest_hsdata_ff(186),
      R => '0'
    );
\dest_hsdata_ff_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(187),
      Q => dest_hsdata_ff(187),
      R => '0'
    );
\dest_hsdata_ff_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(188),
      Q => dest_hsdata_ff(188),
      R => '0'
    );
\dest_hsdata_ff_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(189),
      Q => dest_hsdata_ff(189),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(190),
      Q => dest_hsdata_ff(190),
      R => '0'
    );
\dest_hsdata_ff_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(191),
      Q => dest_hsdata_ff(191),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(24),
      Q => dest_hsdata_ff(24),
      R => '0'
    );
\dest_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(25),
      Q => dest_hsdata_ff(25),
      R => '0'
    );
\dest_hsdata_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(26),
      Q => dest_hsdata_ff(26),
      R => '0'
    );
\dest_hsdata_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(27),
      Q => dest_hsdata_ff(27),
      R => '0'
    );
\dest_hsdata_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(28),
      Q => dest_hsdata_ff(28),
      R => '0'
    );
\dest_hsdata_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(29),
      Q => dest_hsdata_ff(29),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(30),
      Q => dest_hsdata_ff(30),
      R => '0'
    );
\dest_hsdata_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(31),
      Q => dest_hsdata_ff(31),
      R => '0'
    );
\dest_hsdata_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(32),
      Q => dest_hsdata_ff(32),
      R => '0'
    );
\dest_hsdata_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(33),
      Q => dest_hsdata_ff(33),
      R => '0'
    );
\dest_hsdata_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(34),
      Q => dest_hsdata_ff(34),
      R => '0'
    );
\dest_hsdata_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(35),
      Q => dest_hsdata_ff(35),
      R => '0'
    );
\dest_hsdata_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(36),
      Q => dest_hsdata_ff(36),
      R => '0'
    );
\dest_hsdata_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(37),
      Q => dest_hsdata_ff(37),
      R => '0'
    );
\dest_hsdata_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(38),
      Q => dest_hsdata_ff(38),
      R => '0'
    );
\dest_hsdata_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(39),
      Q => dest_hsdata_ff(39),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(40),
      Q => dest_hsdata_ff(40),
      R => '0'
    );
\dest_hsdata_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(41),
      Q => dest_hsdata_ff(41),
      R => '0'
    );
\dest_hsdata_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(42),
      Q => dest_hsdata_ff(42),
      R => '0'
    );
\dest_hsdata_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(43),
      Q => dest_hsdata_ff(43),
      R => '0'
    );
\dest_hsdata_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(44),
      Q => dest_hsdata_ff(44),
      R => '0'
    );
\dest_hsdata_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(45),
      Q => dest_hsdata_ff(45),
      R => '0'
    );
\dest_hsdata_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(46),
      Q => dest_hsdata_ff(46),
      R => '0'
    );
\dest_hsdata_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(47),
      Q => dest_hsdata_ff(47),
      R => '0'
    );
\dest_hsdata_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(48),
      Q => dest_hsdata_ff(48),
      R => '0'
    );
\dest_hsdata_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(49),
      Q => dest_hsdata_ff(49),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(50),
      Q => dest_hsdata_ff(50),
      R => '0'
    );
\dest_hsdata_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(51),
      Q => dest_hsdata_ff(51),
      R => '0'
    );
\dest_hsdata_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(52),
      Q => dest_hsdata_ff(52),
      R => '0'
    );
\dest_hsdata_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(53),
      Q => dest_hsdata_ff(53),
      R => '0'
    );
\dest_hsdata_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(54),
      Q => dest_hsdata_ff(54),
      R => '0'
    );
\dest_hsdata_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(55),
      Q => dest_hsdata_ff(55),
      R => '0'
    );
\dest_hsdata_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(56),
      Q => dest_hsdata_ff(56),
      R => '0'
    );
\dest_hsdata_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(57),
      Q => dest_hsdata_ff(57),
      R => '0'
    );
\dest_hsdata_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(58),
      Q => dest_hsdata_ff(58),
      R => '0'
    );
\dest_hsdata_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(59),
      Q => dest_hsdata_ff(59),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(60),
      Q => dest_hsdata_ff(60),
      R => '0'
    );
\dest_hsdata_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(61),
      Q => dest_hsdata_ff(61),
      R => '0'
    );
\dest_hsdata_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(62),
      Q => dest_hsdata_ff(62),
      R => '0'
    );
\dest_hsdata_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(63),
      Q => dest_hsdata_ff(63),
      R => '0'
    );
\dest_hsdata_ff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(64),
      Q => dest_hsdata_ff(64),
      R => '0'
    );
\dest_hsdata_ff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(65),
      Q => dest_hsdata_ff(65),
      R => '0'
    );
\dest_hsdata_ff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(66),
      Q => dest_hsdata_ff(66),
      R => '0'
    );
\dest_hsdata_ff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(67),
      Q => dest_hsdata_ff(67),
      R => '0'
    );
\dest_hsdata_ff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(68),
      Q => dest_hsdata_ff(68),
      R => '0'
    );
\dest_hsdata_ff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(69),
      Q => dest_hsdata_ff(69),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(70),
      Q => dest_hsdata_ff(70),
      R => '0'
    );
\dest_hsdata_ff_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(71),
      Q => dest_hsdata_ff(71),
      R => '0'
    );
\dest_hsdata_ff_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(72),
      Q => dest_hsdata_ff(72),
      R => '0'
    );
\dest_hsdata_ff_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(73),
      Q => dest_hsdata_ff(73),
      R => '0'
    );
\dest_hsdata_ff_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(74),
      Q => dest_hsdata_ff(74),
      R => '0'
    );
\dest_hsdata_ff_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(75),
      Q => dest_hsdata_ff(75),
      R => '0'
    );
\dest_hsdata_ff_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(76),
      Q => dest_hsdata_ff(76),
      R => '0'
    );
\dest_hsdata_ff_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(77),
      Q => dest_hsdata_ff(77),
      R => '0'
    );
\dest_hsdata_ff_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(78),
      Q => dest_hsdata_ff(78),
      R => '0'
    );
\dest_hsdata_ff_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(79),
      Q => dest_hsdata_ff(79),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(80),
      Q => dest_hsdata_ff(80),
      R => '0'
    );
\dest_hsdata_ff_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(81),
      Q => dest_hsdata_ff(81),
      R => '0'
    );
\dest_hsdata_ff_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(82),
      Q => dest_hsdata_ff(82),
      R => '0'
    );
\dest_hsdata_ff_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(83),
      Q => dest_hsdata_ff(83),
      R => '0'
    );
\dest_hsdata_ff_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(84),
      Q => dest_hsdata_ff(84),
      R => '0'
    );
\dest_hsdata_ff_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(85),
      Q => dest_hsdata_ff(85),
      R => '0'
    );
\dest_hsdata_ff_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(86),
      Q => dest_hsdata_ff(86),
      R => '0'
    );
\dest_hsdata_ff_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(87),
      Q => dest_hsdata_ff(87),
      R => '0'
    );
\dest_hsdata_ff_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(88),
      Q => dest_hsdata_ff(88),
      R => '0'
    );
\dest_hsdata_ff_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(89),
      Q => dest_hsdata_ff(89),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(90),
      Q => dest_hsdata_ff(90),
      R => '0'
    );
\dest_hsdata_ff_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(91),
      Q => dest_hsdata_ff(91),
      R => '0'
    );
\dest_hsdata_ff_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(92),
      Q => dest_hsdata_ff(92),
      R => '0'
    );
\dest_hsdata_ff_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(93),
      Q => dest_hsdata_ff(93),
      R => '0'
    );
\dest_hsdata_ff_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(94),
      Q => dest_hsdata_ff(94),
      R => '0'
    );
\dest_hsdata_ff_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(95),
      Q => dest_hsdata_ff(95),
      R => '0'
    );
\dest_hsdata_ff_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(96),
      Q => dest_hsdata_ff(96),
      R => '0'
    );
\dest_hsdata_ff_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(97),
      Q => dest_hsdata_ff(97),
      R => '0'
    );
\dest_hsdata_ff_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(98),
      Q => dest_hsdata_ff(98),
      R => '0'
    );
\dest_hsdata_ff_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(99),
      Q => dest_hsdata_ff(99),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[191]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(100),
      Q => src_hsdata_ff(100),
      R => '0'
    );
\src_hsdata_ff_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(101),
      Q => src_hsdata_ff(101),
      R => '0'
    );
\src_hsdata_ff_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(102),
      Q => src_hsdata_ff(102),
      R => '0'
    );
\src_hsdata_ff_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(103),
      Q => src_hsdata_ff(103),
      R => '0'
    );
\src_hsdata_ff_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(104),
      Q => src_hsdata_ff(104),
      R => '0'
    );
\src_hsdata_ff_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(105),
      Q => src_hsdata_ff(105),
      R => '0'
    );
\src_hsdata_ff_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(106),
      Q => src_hsdata_ff(106),
      R => '0'
    );
\src_hsdata_ff_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(107),
      Q => src_hsdata_ff(107),
      R => '0'
    );
\src_hsdata_ff_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(108),
      Q => src_hsdata_ff(108),
      R => '0'
    );
\src_hsdata_ff_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(109),
      Q => src_hsdata_ff(109),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(110),
      Q => src_hsdata_ff(110),
      R => '0'
    );
\src_hsdata_ff_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(111),
      Q => src_hsdata_ff(111),
      R => '0'
    );
\src_hsdata_ff_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(112),
      Q => src_hsdata_ff(112),
      R => '0'
    );
\src_hsdata_ff_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(113),
      Q => src_hsdata_ff(113),
      R => '0'
    );
\src_hsdata_ff_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(114),
      Q => src_hsdata_ff(114),
      R => '0'
    );
\src_hsdata_ff_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(115),
      Q => src_hsdata_ff(115),
      R => '0'
    );
\src_hsdata_ff_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(116),
      Q => src_hsdata_ff(116),
      R => '0'
    );
\src_hsdata_ff_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(117),
      Q => src_hsdata_ff(117),
      R => '0'
    );
\src_hsdata_ff_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(118),
      Q => src_hsdata_ff(118),
      R => '0'
    );
\src_hsdata_ff_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(119),
      Q => src_hsdata_ff(119),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(120),
      Q => src_hsdata_ff(120),
      R => '0'
    );
\src_hsdata_ff_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(121),
      Q => src_hsdata_ff(121),
      R => '0'
    );
\src_hsdata_ff_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(122),
      Q => src_hsdata_ff(122),
      R => '0'
    );
\src_hsdata_ff_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(123),
      Q => src_hsdata_ff(123),
      R => '0'
    );
\src_hsdata_ff_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(124),
      Q => src_hsdata_ff(124),
      R => '0'
    );
\src_hsdata_ff_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(125),
      Q => src_hsdata_ff(125),
      R => '0'
    );
\src_hsdata_ff_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(126),
      Q => src_hsdata_ff(126),
      R => '0'
    );
\src_hsdata_ff_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(127),
      Q => src_hsdata_ff(127),
      R => '0'
    );
\src_hsdata_ff_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(128),
      Q => src_hsdata_ff(128),
      R => '0'
    );
\src_hsdata_ff_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(129),
      Q => src_hsdata_ff(129),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(130),
      Q => src_hsdata_ff(130),
      R => '0'
    );
\src_hsdata_ff_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(131),
      Q => src_hsdata_ff(131),
      R => '0'
    );
\src_hsdata_ff_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(132),
      Q => src_hsdata_ff(132),
      R => '0'
    );
\src_hsdata_ff_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(133),
      Q => src_hsdata_ff(133),
      R => '0'
    );
\src_hsdata_ff_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(134),
      Q => src_hsdata_ff(134),
      R => '0'
    );
\src_hsdata_ff_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(135),
      Q => src_hsdata_ff(135),
      R => '0'
    );
\src_hsdata_ff_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(136),
      Q => src_hsdata_ff(136),
      R => '0'
    );
\src_hsdata_ff_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(137),
      Q => src_hsdata_ff(137),
      R => '0'
    );
\src_hsdata_ff_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(138),
      Q => src_hsdata_ff(138),
      R => '0'
    );
\src_hsdata_ff_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(139),
      Q => src_hsdata_ff(139),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(140),
      Q => src_hsdata_ff(140),
      R => '0'
    );
\src_hsdata_ff_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(141),
      Q => src_hsdata_ff(141),
      R => '0'
    );
\src_hsdata_ff_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(142),
      Q => src_hsdata_ff(142),
      R => '0'
    );
\src_hsdata_ff_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(143),
      Q => src_hsdata_ff(143),
      R => '0'
    );
\src_hsdata_ff_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(144),
      Q => src_hsdata_ff(144),
      R => '0'
    );
\src_hsdata_ff_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(145),
      Q => src_hsdata_ff(145),
      R => '0'
    );
\src_hsdata_ff_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(146),
      Q => src_hsdata_ff(146),
      R => '0'
    );
\src_hsdata_ff_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(147),
      Q => src_hsdata_ff(147),
      R => '0'
    );
\src_hsdata_ff_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(148),
      Q => src_hsdata_ff(148),
      R => '0'
    );
\src_hsdata_ff_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(149),
      Q => src_hsdata_ff(149),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(150),
      Q => src_hsdata_ff(150),
      R => '0'
    );
\src_hsdata_ff_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(151),
      Q => src_hsdata_ff(151),
      R => '0'
    );
\src_hsdata_ff_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(152),
      Q => src_hsdata_ff(152),
      R => '0'
    );
\src_hsdata_ff_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(153),
      Q => src_hsdata_ff(153),
      R => '0'
    );
\src_hsdata_ff_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(154),
      Q => src_hsdata_ff(154),
      R => '0'
    );
\src_hsdata_ff_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(155),
      Q => src_hsdata_ff(155),
      R => '0'
    );
\src_hsdata_ff_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(156),
      Q => src_hsdata_ff(156),
      R => '0'
    );
\src_hsdata_ff_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(157),
      Q => src_hsdata_ff(157),
      R => '0'
    );
\src_hsdata_ff_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(158),
      Q => src_hsdata_ff(158),
      R => '0'
    );
\src_hsdata_ff_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(159),
      Q => src_hsdata_ff(159),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(160),
      Q => src_hsdata_ff(160),
      R => '0'
    );
\src_hsdata_ff_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(161),
      Q => src_hsdata_ff(161),
      R => '0'
    );
\src_hsdata_ff_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(162),
      Q => src_hsdata_ff(162),
      R => '0'
    );
\src_hsdata_ff_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(163),
      Q => src_hsdata_ff(163),
      R => '0'
    );
\src_hsdata_ff_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(164),
      Q => src_hsdata_ff(164),
      R => '0'
    );
\src_hsdata_ff_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(165),
      Q => src_hsdata_ff(165),
      R => '0'
    );
\src_hsdata_ff_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(166),
      Q => src_hsdata_ff(166),
      R => '0'
    );
\src_hsdata_ff_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(167),
      Q => src_hsdata_ff(167),
      R => '0'
    );
\src_hsdata_ff_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(168),
      Q => src_hsdata_ff(168),
      R => '0'
    );
\src_hsdata_ff_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(169),
      Q => src_hsdata_ff(169),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(170),
      Q => src_hsdata_ff(170),
      R => '0'
    );
\src_hsdata_ff_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(171),
      Q => src_hsdata_ff(171),
      R => '0'
    );
\src_hsdata_ff_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(172),
      Q => src_hsdata_ff(172),
      R => '0'
    );
\src_hsdata_ff_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(173),
      Q => src_hsdata_ff(173),
      R => '0'
    );
\src_hsdata_ff_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(174),
      Q => src_hsdata_ff(174),
      R => '0'
    );
\src_hsdata_ff_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(175),
      Q => src_hsdata_ff(175),
      R => '0'
    );
\src_hsdata_ff_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(176),
      Q => src_hsdata_ff(176),
      R => '0'
    );
\src_hsdata_ff_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(177),
      Q => src_hsdata_ff(177),
      R => '0'
    );
\src_hsdata_ff_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(178),
      Q => src_hsdata_ff(178),
      R => '0'
    );
\src_hsdata_ff_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(179),
      Q => src_hsdata_ff(179),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(180),
      Q => src_hsdata_ff(180),
      R => '0'
    );
\src_hsdata_ff_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(181),
      Q => src_hsdata_ff(181),
      R => '0'
    );
\src_hsdata_ff_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(182),
      Q => src_hsdata_ff(182),
      R => '0'
    );
\src_hsdata_ff_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(183),
      Q => src_hsdata_ff(183),
      R => '0'
    );
\src_hsdata_ff_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(184),
      Q => src_hsdata_ff(184),
      R => '0'
    );
\src_hsdata_ff_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(185),
      Q => src_hsdata_ff(185),
      R => '0'
    );
\src_hsdata_ff_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(186),
      Q => src_hsdata_ff(186),
      R => '0'
    );
\src_hsdata_ff_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(187),
      Q => src_hsdata_ff(187),
      R => '0'
    );
\src_hsdata_ff_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(188),
      Q => src_hsdata_ff(188),
      R => '0'
    );
\src_hsdata_ff_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(189),
      Q => src_hsdata_ff(189),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(190),
      Q => src_hsdata_ff(190),
      R => '0'
    );
\src_hsdata_ff_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(191),
      Q => src_hsdata_ff(191),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(24),
      Q => src_hsdata_ff(24),
      R => '0'
    );
\src_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(25),
      Q => src_hsdata_ff(25),
      R => '0'
    );
\src_hsdata_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(26),
      Q => src_hsdata_ff(26),
      R => '0'
    );
\src_hsdata_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(27),
      Q => src_hsdata_ff(27),
      R => '0'
    );
\src_hsdata_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(28),
      Q => src_hsdata_ff(28),
      R => '0'
    );
\src_hsdata_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(29),
      Q => src_hsdata_ff(29),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(30),
      Q => src_hsdata_ff(30),
      R => '0'
    );
\src_hsdata_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(31),
      Q => src_hsdata_ff(31),
      R => '0'
    );
\src_hsdata_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(32),
      Q => src_hsdata_ff(32),
      R => '0'
    );
\src_hsdata_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(33),
      Q => src_hsdata_ff(33),
      R => '0'
    );
\src_hsdata_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(34),
      Q => src_hsdata_ff(34),
      R => '0'
    );
\src_hsdata_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(35),
      Q => src_hsdata_ff(35),
      R => '0'
    );
\src_hsdata_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(36),
      Q => src_hsdata_ff(36),
      R => '0'
    );
\src_hsdata_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(37),
      Q => src_hsdata_ff(37),
      R => '0'
    );
\src_hsdata_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(38),
      Q => src_hsdata_ff(38),
      R => '0'
    );
\src_hsdata_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(39),
      Q => src_hsdata_ff(39),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(40),
      Q => src_hsdata_ff(40),
      R => '0'
    );
\src_hsdata_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(41),
      Q => src_hsdata_ff(41),
      R => '0'
    );
\src_hsdata_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(42),
      Q => src_hsdata_ff(42),
      R => '0'
    );
\src_hsdata_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(43),
      Q => src_hsdata_ff(43),
      R => '0'
    );
\src_hsdata_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(44),
      Q => src_hsdata_ff(44),
      R => '0'
    );
\src_hsdata_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(45),
      Q => src_hsdata_ff(45),
      R => '0'
    );
\src_hsdata_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(46),
      Q => src_hsdata_ff(46),
      R => '0'
    );
\src_hsdata_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(47),
      Q => src_hsdata_ff(47),
      R => '0'
    );
\src_hsdata_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(48),
      Q => src_hsdata_ff(48),
      R => '0'
    );
\src_hsdata_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(49),
      Q => src_hsdata_ff(49),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(50),
      Q => src_hsdata_ff(50),
      R => '0'
    );
\src_hsdata_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(51),
      Q => src_hsdata_ff(51),
      R => '0'
    );
\src_hsdata_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(52),
      Q => src_hsdata_ff(52),
      R => '0'
    );
\src_hsdata_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(53),
      Q => src_hsdata_ff(53),
      R => '0'
    );
\src_hsdata_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(54),
      Q => src_hsdata_ff(54),
      R => '0'
    );
\src_hsdata_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(55),
      Q => src_hsdata_ff(55),
      R => '0'
    );
\src_hsdata_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(56),
      Q => src_hsdata_ff(56),
      R => '0'
    );
\src_hsdata_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(57),
      Q => src_hsdata_ff(57),
      R => '0'
    );
\src_hsdata_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(58),
      Q => src_hsdata_ff(58),
      R => '0'
    );
\src_hsdata_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(59),
      Q => src_hsdata_ff(59),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(60),
      Q => src_hsdata_ff(60),
      R => '0'
    );
\src_hsdata_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(61),
      Q => src_hsdata_ff(61),
      R => '0'
    );
\src_hsdata_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(62),
      Q => src_hsdata_ff(62),
      R => '0'
    );
\src_hsdata_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(63),
      Q => src_hsdata_ff(63),
      R => '0'
    );
\src_hsdata_ff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(64),
      Q => src_hsdata_ff(64),
      R => '0'
    );
\src_hsdata_ff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(65),
      Q => src_hsdata_ff(65),
      R => '0'
    );
\src_hsdata_ff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(66),
      Q => src_hsdata_ff(66),
      R => '0'
    );
\src_hsdata_ff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(67),
      Q => src_hsdata_ff(67),
      R => '0'
    );
\src_hsdata_ff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(68),
      Q => src_hsdata_ff(68),
      R => '0'
    );
\src_hsdata_ff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(69),
      Q => src_hsdata_ff(69),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(70),
      Q => src_hsdata_ff(70),
      R => '0'
    );
\src_hsdata_ff_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(71),
      Q => src_hsdata_ff(71),
      R => '0'
    );
\src_hsdata_ff_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(72),
      Q => src_hsdata_ff(72),
      R => '0'
    );
\src_hsdata_ff_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(73),
      Q => src_hsdata_ff(73),
      R => '0'
    );
\src_hsdata_ff_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(74),
      Q => src_hsdata_ff(74),
      R => '0'
    );
\src_hsdata_ff_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(75),
      Q => src_hsdata_ff(75),
      R => '0'
    );
\src_hsdata_ff_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(76),
      Q => src_hsdata_ff(76),
      R => '0'
    );
\src_hsdata_ff_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(77),
      Q => src_hsdata_ff(77),
      R => '0'
    );
\src_hsdata_ff_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(78),
      Q => src_hsdata_ff(78),
      R => '0'
    );
\src_hsdata_ff_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(79),
      Q => src_hsdata_ff(79),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(80),
      Q => src_hsdata_ff(80),
      R => '0'
    );
\src_hsdata_ff_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(81),
      Q => src_hsdata_ff(81),
      R => '0'
    );
\src_hsdata_ff_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(82),
      Q => src_hsdata_ff(82),
      R => '0'
    );
\src_hsdata_ff_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(83),
      Q => src_hsdata_ff(83),
      R => '0'
    );
\src_hsdata_ff_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(84),
      Q => src_hsdata_ff(84),
      R => '0'
    );
\src_hsdata_ff_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(85),
      Q => src_hsdata_ff(85),
      R => '0'
    );
\src_hsdata_ff_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(86),
      Q => src_hsdata_ff(86),
      R => '0'
    );
\src_hsdata_ff_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(87),
      Q => src_hsdata_ff(87),
      R => '0'
    );
\src_hsdata_ff_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(88),
      Q => src_hsdata_ff(88),
      R => '0'
    );
\src_hsdata_ff_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(89),
      Q => src_hsdata_ff(89),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(90),
      Q => src_hsdata_ff(90),
      R => '0'
    );
\src_hsdata_ff_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(91),
      Q => src_hsdata_ff(91),
      R => '0'
    );
\src_hsdata_ff_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(92),
      Q => src_hsdata_ff(92),
      R => '0'
    );
\src_hsdata_ff_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(93),
      Q => src_hsdata_ff(93),
      R => '0'
    );
\src_hsdata_ff_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(94),
      Q => src_hsdata_ff(94),
      R => '0'
    );
\src_hsdata_ff_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(95),
      Q => src_hsdata_ff(95),
      R => '0'
    );
\src_hsdata_ff_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(96),
      Q => src_hsdata_ff(96),
      R => '0'
    );
\src_hsdata_ff_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(97),
      Q => src_hsdata_ff(97),
      R => '0'
    );
\src_hsdata_ff_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(98),
      Q => src_hsdata_ff(98),
      R => '0'
    );
\src_hsdata_ff_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(99),
      Q => src_hsdata_ff(99),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__45\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__44\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__61\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__60\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__47\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__46\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__49\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__48\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__51\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__50\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__53\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__52\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__55\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__54\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__57\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__56\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__59\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__58\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is 24;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(23 downto 0) <= dest_hsdata_ff(23 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => '0',
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__78\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__41\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__40\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__43\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__42\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__63\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__62\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__65\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__64\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__67\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__66\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__69\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__68\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__71\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__70\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__73\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__72\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ : entity is "HANDSHAKE";
end \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(3 downto 0) <= dest_hsdata_ff(3 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__75\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => '0',
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\exdes_aud_pat_gen_0_xpm_cdc_single__parameterized0__74\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => '0',
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch8_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch8_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0\ is
  signal aud_period8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__8_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch8[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(1),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[10]\,
      O => D(2)
    );
\audio_sample_ch8[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(1),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[11]\,
      O => D(3)
    );
\audio_sample_ch8[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period8(1),
      I1 => aud_period8(3),
      I2 => aud_period8(2),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[12]\,
      O => D(4)
    );
\audio_sample_ch8[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(0),
      I3 => aud_period8(1),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[13]\,
      O => D(5)
    );
\audio_sample_ch8[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period8(0),
      I1 => aud_period8(3),
      I2 => aud_period8(2),
      I3 => aud_period8(1),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[14]\,
      O => D(6)
    );
\audio_sample_ch8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(1),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[15]\,
      O => D(7)
    );
\audio_sample_ch8[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(1),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[17]\,
      O => D(8)
    );
\audio_sample_ch8[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(1),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch8[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(1),
      I3 => aud_period8(0),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[8]\,
      O => D(0)
    );
\audio_sample_ch8[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period8(3),
      I1 => aud_period8(2),
      I2 => aud_period8(0),
      I3 => aud_period8(1),
      I4 => \audio_sample_ch8_reg[23]\,
      I5 => \audio_sample_ch8_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.exdes_aud_pat_gen_0_xpm_cdc_handshake
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period8(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__8_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__8_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \dest_hsdata_ff_reg[0]\ : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \ping_sine_sample_ch_reg[22]\ : in STD_LOGIC;
    Sine_new_48k : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Sine_new_44k : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ping_sine_sample_ch_reg[20]\ : in STD_LOGIC;
    \ping_sine_sample_ch_reg[19]\ : in STD_LOGIC;
    \ping_sine_sample_ch_reg[19]_0\ : in STD_LOGIC;
    \ping_sine_sample_ch_reg[17]\ : in STD_LOGIC;
    \ping_sine_sample_ch_reg[16]\ : in STD_LOGIC;
    \ping_sine_sample_ch_reg[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__1\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__1\ is
  signal aud_sample_rate : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__16_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__1\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_sample_rate(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__16_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__16_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
\sine_pattern[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \ping_sine_sample_ch_reg[10]\,
      I1 => aud_sample_rate(0),
      I2 => aud_sample_rate(1),
      I3 => aud_sample_rate(3),
      I4 => aud_sample_rate(2),
      I5 => Sine_new_48k(2),
      O => D(2)
    );
\sine_pattern[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => aud_sample_rate(0),
      I1 => aud_sample_rate(1),
      I2 => aud_sample_rate(3),
      I3 => aud_sample_rate(2),
      I4 => Sine_new_44k(2),
      I5 => \ping_sine_sample_ch_reg[16]\,
      O => D(3)
    );
\sine_pattern[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => aud_sample_rate(0),
      I1 => aud_sample_rate(1),
      I2 => aud_sample_rate(3),
      I3 => aud_sample_rate(2),
      I4 => Sine_new_44k(3),
      I5 => \ping_sine_sample_ch_reg[19]_0\,
      O => D(4)
    );
\sine_pattern[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => aud_sample_rate(0),
      I1 => aud_sample_rate(1),
      I2 => aud_sample_rate(3),
      I3 => aud_sample_rate(2),
      I4 => Sine_new_44k(4),
      I5 => \ping_sine_sample_ch_reg[16]\,
      O => D(5)
    );
\sine_pattern[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => aud_sample_rate(0),
      I1 => aud_sample_rate(1),
      I2 => aud_sample_rate(3),
      I3 => aud_sample_rate(2),
      I4 => \ping_sine_sample_ch_reg[17]\,
      I5 => \ping_sine_sample_ch_reg[19]_0\,
      O => D(6)
    );
\sine_pattern[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => aud_sample_rate(0),
      I1 => aud_sample_rate(1),
      I2 => aud_sample_rate(3),
      I3 => aud_sample_rate(2),
      I4 => \ping_sine_sample_ch_reg[19]\,
      I5 => \ping_sine_sample_ch_reg[19]_0\,
      O => D(7)
    );
\sine_pattern[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \ping_sine_sample_ch_reg[20]\,
      I1 => aud_sample_rate(0),
      I2 => aud_sample_rate(1),
      I3 => aud_sample_rate(3),
      I4 => aud_sample_rate(2),
      I5 => Sine_new_48k(3),
      O => D(8)
    );
\sine_pattern[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => Sine_new_44k(5),
      I1 => aud_sample_rate(0),
      I2 => aud_sample_rate(1),
      I3 => aud_sample_rate(3),
      I4 => aud_sample_rate(2),
      I5 => Sine_new_48k(4),
      O => D(9)
    );
\sine_pattern[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \ping_sine_sample_ch_reg[22]\,
      I1 => aud_sample_rate(0),
      I2 => aud_sample_rate(1),
      I3 => aud_sample_rate(3),
      I4 => aud_sample_rate(2),
      I5 => Sine_new_48k(5),
      O => D(10)
    );
\sine_pattern[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => aud_sample_rate(0),
      I1 => aud_sample_rate(1),
      I2 => aud_sample_rate(3),
      I3 => aud_sample_rate(2),
      O => \dest_hsdata_ff_reg[0]\
    );
\sine_pattern[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => Sine_new_44k(0),
      I1 => aud_sample_rate(0),
      I2 => aud_sample_rate(1),
      I3 => aud_sample_rate(3),
      I4 => aud_sample_rate(2),
      I5 => Sine_new_48k(0),
      O => D(0)
    );
\sine_pattern[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => Sine_new_44k(1),
      I1 => aud_sample_rate(0),
      I2 => aud_sample_rate(1),
      I3 => aud_sample_rate(3),
      I4 => aud_sample_rate(2),
      I5 => Sine_new_48k(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__2\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_hsdata_ff_reg[3]\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[3]_0\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[3]_1\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[3]_2\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[2]\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[2]_0\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[2]_1\ : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    load_value_toggle0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__2\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__2\ is
  signal aud_channel_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ch_en[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ch_en[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ch_en[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ch_en[5]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ch_en[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ch_en[7]_i_1\ : label is "soft_lutpair0";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(0) <= \^dest_out\(0);
\ch_en[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => aud_channel_count(2),
      I1 => aud_channel_count(1),
      I2 => aud_channel_count(0),
      I3 => \^dest_out\(0),
      I4 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[2]_1\
    );
\ch_en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => aud_channel_count(2),
      I1 => aud_channel_count(1),
      I2 => \^dest_out\(0),
      I3 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[2]_0\
    );
\ch_en[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAFFFF"
    )
        port map (
      I0 => aud_channel_count(2),
      I1 => aud_channel_count(1),
      I2 => aud_channel_count(0),
      I3 => \^dest_out\(0),
      I4 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[2]\
    );
\ch_en[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => aud_channel_count(2),
      I2 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[3]_2\
    );
\ch_en[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFFFF"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => aud_channel_count(1),
      I2 => aud_channel_count(0),
      I3 => aud_channel_count(2),
      I4 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[3]_1\
    );
\ch_en[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => aud_channel_count(2),
      I2 => aud_channel_count(1),
      I3 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[3]_0\
    );
\ch_en[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAFFFF"
    )
        port map (
      I0 => \^dest_out\(0),
      I1 => aud_channel_count(2),
      I2 => aud_channel_count(0),
      I3 => aud_channel_count(1),
      I4 => load_value_toggle0,
      O => \dest_hsdata_ff_reg[3]\
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__2\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3) => \^dest_out\(0),
      dest_out(2 downto 0) => aud_channel_count(2 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch1_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch1_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__3\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__3\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__3\ is
  signal aud_period1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__6_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(1),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[10]\,
      O => D(2)
    );
\audio_sample_ch1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(1),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[11]\,
      O => D(3)
    );
\audio_sample_ch1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period1(1),
      I1 => aud_period1(3),
      I2 => aud_period1(2),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[12]\,
      O => D(4)
    );
\audio_sample_ch1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(0),
      I3 => aud_period1(1),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[13]\,
      O => D(5)
    );
\audio_sample_ch1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period1(0),
      I1 => aud_period1(3),
      I2 => aud_period1(2),
      I3 => aud_period1(1),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[14]\,
      O => D(6)
    );
\audio_sample_ch1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(1),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[15]\,
      O => D(7)
    );
\audio_sample_ch1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(1),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[17]\,
      O => D(8)
    );
\audio_sample_ch1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(1),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(1),
      I3 => aud_period1(0),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[8]\,
      O => D(0)
    );
\audio_sample_ch1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period1(3),
      I1 => aud_period1(2),
      I2 => aud_period1(0),
      I3 => aud_period1(1),
      I4 => \audio_sample_ch1_reg[23]\,
      I5 => \audio_sample_ch1_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__3\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period1(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__6_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__6_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch2_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch2_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__4\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__4\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__4\ is
  signal aud_period2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__4_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(1),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[10]\,
      O => D(2)
    );
\audio_sample_ch2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(1),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[11]\,
      O => D(3)
    );
\audio_sample_ch2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period2(1),
      I1 => aud_period2(3),
      I2 => aud_period2(2),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[12]\,
      O => D(4)
    );
\audio_sample_ch2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(0),
      I3 => aud_period2(1),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[13]\,
      O => D(5)
    );
\audio_sample_ch2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period2(0),
      I1 => aud_period2(3),
      I2 => aud_period2(2),
      I3 => aud_period2(1),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[14]\,
      O => D(6)
    );
\audio_sample_ch2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(1),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[15]\,
      O => D(7)
    );
\audio_sample_ch2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(1),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[17]\,
      O => D(8)
    );
\audio_sample_ch2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(1),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(1),
      I3 => aud_period2(0),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[8]\,
      O => D(0)
    );
\audio_sample_ch2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period2(3),
      I1 => aud_period2(2),
      I2 => aud_period2(0),
      I3 => aud_period2(1),
      I4 => \audio_sample_ch2_reg[23]\,
      I5 => \audio_sample_ch2_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__4\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period2(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__4_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__4_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch3_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch3_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__5\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__5\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__5\ is
  signal aud_period3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__2_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(1),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[10]\,
      O => D(2)
    );
\audio_sample_ch3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(1),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[11]\,
      O => D(3)
    );
\audio_sample_ch3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period3(1),
      I1 => aud_period3(3),
      I2 => aud_period3(2),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[12]\,
      O => D(4)
    );
\audio_sample_ch3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(0),
      I3 => aud_period3(1),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[13]\,
      O => D(5)
    );
\audio_sample_ch3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period3(0),
      I1 => aud_period3(3),
      I2 => aud_period3(2),
      I3 => aud_period3(1),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[14]\,
      O => D(6)
    );
\audio_sample_ch3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(1),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[15]\,
      O => D(7)
    );
\audio_sample_ch3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(1),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[17]\,
      O => D(8)
    );
\audio_sample_ch3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(1),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(1),
      I3 => aud_period3(0),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[8]\,
      O => D(0)
    );
\audio_sample_ch3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period3(3),
      I1 => aud_period3(2),
      I2 => aud_period3(0),
      I3 => aud_period3(1),
      I4 => \audio_sample_ch3_reg[23]\,
      I5 => \audio_sample_ch3_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__5\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period3(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__2_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__2_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch4_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch4_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__6\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__6\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__6\ is
  signal aud_period4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch4[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(1),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[10]\,
      O => D(2)
    );
\audio_sample_ch4[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(1),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[11]\,
      O => D(3)
    );
\audio_sample_ch4[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period4(1),
      I1 => aud_period4(3),
      I2 => aud_period4(2),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[12]\,
      O => D(4)
    );
\audio_sample_ch4[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(0),
      I3 => aud_period4(1),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[13]\,
      O => D(5)
    );
\audio_sample_ch4[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period4(0),
      I1 => aud_period4(3),
      I2 => aud_period4(2),
      I3 => aud_period4(1),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[14]\,
      O => D(6)
    );
\audio_sample_ch4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(1),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[15]\,
      O => D(7)
    );
\audio_sample_ch4[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(1),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[17]\,
      O => D(8)
    );
\audio_sample_ch4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(1),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch4[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(1),
      I3 => aud_period4(0),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[8]\,
      O => D(0)
    );
\audio_sample_ch4[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period4(3),
      I1 => aud_period4(2),
      I2 => aud_period4(0),
      I3 => aud_period4(1),
      I4 => \audio_sample_ch4_reg[23]\,
      I5 => \audio_sample_ch4_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__6\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period4(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__0_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__0_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch5_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch5_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__7\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__7\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__7\ is
  signal aud_period5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__14_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch5[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(1),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[10]\,
      O => D(2)
    );
\audio_sample_ch5[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(1),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[11]\,
      O => D(3)
    );
\audio_sample_ch5[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period5(1),
      I1 => aud_period5(3),
      I2 => aud_period5(2),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[12]\,
      O => D(4)
    );
\audio_sample_ch5[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(0),
      I3 => aud_period5(1),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[13]\,
      O => D(5)
    );
\audio_sample_ch5[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period5(0),
      I1 => aud_period5(3),
      I2 => aud_period5(2),
      I3 => aud_period5(1),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[14]\,
      O => D(6)
    );
\audio_sample_ch5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(1),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[15]\,
      O => D(7)
    );
\audio_sample_ch5[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(1),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[17]\,
      O => D(8)
    );
\audio_sample_ch5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(1),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch5[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(1),
      I3 => aud_period5(0),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[8]\,
      O => D(0)
    );
\audio_sample_ch5[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period5(3),
      I1 => aud_period5(2),
      I2 => aud_period5(0),
      I3 => aud_period5(1),
      I4 => \audio_sample_ch5_reg[23]\,
      I5 => \audio_sample_ch5_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__7\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period5(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__14_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__14_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch6_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch6_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__8\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__8\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__8\ is
  signal aud_period6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__12_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch6[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(1),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[10]\,
      O => D(2)
    );
\audio_sample_ch6[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(1),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[11]\,
      O => D(3)
    );
\audio_sample_ch6[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period6(1),
      I1 => aud_period6(3),
      I2 => aud_period6(2),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[12]\,
      O => D(4)
    );
\audio_sample_ch6[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(0),
      I3 => aud_period6(1),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[13]\,
      O => D(5)
    );
\audio_sample_ch6[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period6(0),
      I1 => aud_period6(3),
      I2 => aud_period6(2),
      I3 => aud_period6(1),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[14]\,
      O => D(6)
    );
\audio_sample_ch6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(1),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[15]\,
      O => D(7)
    );
\audio_sample_ch6[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(1),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[17]\,
      O => D(8)
    );
\audio_sample_ch6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(1),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch6[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(1),
      I3 => aud_period6(0),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[8]\,
      O => D(0)
    );
\audio_sample_ch6[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period6(3),
      I1 => aud_period6(2),
      I2 => aud_period6(0),
      I3 => aud_period6(1),
      I4 => \audio_sample_ch6_reg[23]\,
      I5 => \audio_sample_ch6_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__8\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period6(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__12_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__12_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    \audio_sample_ch7_reg[23]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[23]_0\ : in STD_LOGIC;
    \audio_sample_ch7_reg[17]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[15]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[14]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[13]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[12]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[11]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[10]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[9]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__9\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__9\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__9\ is
  signal aud_period7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__10_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\audio_sample_ch7[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(1),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[10]\,
      O => D(2)
    );
\audio_sample_ch7[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5640FFFF56400000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(1),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[11]\,
      O => D(3)
    );
\audio_sample_ch7[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0034FFFF00340000"
    )
        port map (
      I0 => aud_period7(1),
      I1 => aud_period7(3),
      I2 => aud_period7(2),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[12]\,
      O => D(4)
    );
\audio_sample_ch7[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020FFFF40200000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(0),
      I3 => aud_period7(1),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[13]\,
      O => D(5)
    );
\audio_sample_ch7[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3004FFFF30040000"
    )
        port map (
      I0 => aud_period7(0),
      I1 => aud_period7(3),
      I2 => aud_period7(2),
      I3 => aud_period7(1),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[14]\,
      O => D(6)
    );
\audio_sample_ch7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(1),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[15]\,
      O => D(7)
    );
\audio_sample_ch7[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220FFFF02200000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(1),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[17]\,
      O => D(8)
    );
\audio_sample_ch7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5776FFFF57760000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(1),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[23]_0\,
      O => D(9)
    );
\audio_sample_ch7[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4412FFFF44120000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(1),
      I3 => aud_period7(0),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[8]\,
      O => D(0)
    );
\audio_sample_ch7[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5130FFFF51300000"
    )
        port map (
      I0 => aud_period7(3),
      I1 => aud_period7(2),
      I2 => aud_period7(0),
      I3 => aud_period7(1),
      I4 => \audio_sample_ch7_reg[23]\,
      I5 => \audio_sample_ch7_reg[9]\,
      O => D(1)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__xdcDup__9\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(3 downto 0) => aud_period7(3 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(3 downto 0) => Q(3 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__10_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__10_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 191 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized1\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized1\ is
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__17_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 149 downto 0 );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 192;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized0\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(191 downto 150) => D(41 downto 0),
      dest_out(149 downto 0) => \NLW_gen_handshake.XPM_INST_dest_out_UNCONNECTED\(149 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(191 downto 0) => Q(191 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__17_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__17_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch8_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch8_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__9_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch8[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \audio_sample_ch8[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \audio_sample_ch8[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \audio_sample_ch8[7]_i_1\ : label is "soft_lutpair17";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch8[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch8_reg[7]\,
      O => D(0)
    );
\audio_sample_ch8[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch8_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch8_reg[7]\,
      O => D(1)
    );
\audio_sample_ch8[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch8_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch8_reg[7]\,
      O => D(2)
    );
\audio_sample_ch8[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch8_reg[7]\,
      O => D(3)
    );
\audio_sample_ch8[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch8_reg[7]\,
      O => D(4)
    );
\audio_sample_ch8[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch8_reg[7]\,
      O => D(5)
    );
\audio_sample_ch8[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch8_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__9_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__9_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch1_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__1\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__1\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__7_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch1[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \audio_sample_ch1[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \audio_sample_ch1[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \audio_sample_ch1[7]_i_1\ : label is "soft_lutpair3";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch1_reg[7]\,
      O => D(0)
    );
\audio_sample_ch1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch1_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch1_reg[7]\,
      O => D(1)
    );
\audio_sample_ch1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch1_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch1_reg[7]\,
      O => D(2)
    );
\audio_sample_ch1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch1_reg[7]\,
      O => D(3)
    );
\audio_sample_ch1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch1_reg[7]\,
      O => D(4)
    );
\audio_sample_ch1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch1_reg[7]\,
      O => D(5)
    );
\audio_sample_ch1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch1_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__1\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__7_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__7_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__2\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch2_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__2\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__2\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__5_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch2[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \audio_sample_ch2[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \audio_sample_ch2[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \audio_sample_ch2[7]_i_1\ : label is "soft_lutpair5";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch2_reg[7]\,
      O => D(0)
    );
\audio_sample_ch2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch2_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch2_reg[7]\,
      O => D(1)
    );
\audio_sample_ch2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch2_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch2_reg[7]\,
      O => D(2)
    );
\audio_sample_ch2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch2_reg[7]\,
      O => D(3)
    );
\audio_sample_ch2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch2_reg[7]\,
      O => D(4)
    );
\audio_sample_ch2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch2_reg[7]\,
      O => D(5)
    );
\audio_sample_ch2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch2_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__2\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__5_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__5_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__3\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch3_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch3_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__3\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__3\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__3\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__3_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch3[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \audio_sample_ch3[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \audio_sample_ch3[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \audio_sample_ch3[7]_i_1\ : label is "soft_lutpair7";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch3_reg[7]\,
      O => D(0)
    );
\audio_sample_ch3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch3_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch3_reg[7]\,
      O => D(1)
    );
\audio_sample_ch3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch3_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch3_reg[7]\,
      O => D(2)
    );
\audio_sample_ch3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch3_reg[7]\,
      O => D(3)
    );
\audio_sample_ch3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch3_reg[7]\,
      O => D(4)
    );
\audio_sample_ch3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch3_reg[7]\,
      O => D(5)
    );
\audio_sample_ch3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch3_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__3\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__3_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__3_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__4\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch4_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch4_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__4\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__4\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__4\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch4[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \audio_sample_ch4[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \audio_sample_ch4[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \audio_sample_ch4[7]_i_1\ : label is "soft_lutpair9";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch4[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch4_reg[7]\,
      O => D(0)
    );
\audio_sample_ch4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch4_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch4_reg[7]\,
      O => D(1)
    );
\audio_sample_ch4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch4_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch4_reg[7]\,
      O => D(2)
    );
\audio_sample_ch4[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch4_reg[7]\,
      O => D(3)
    );
\audio_sample_ch4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch4_reg[7]\,
      O => D(4)
    );
\audio_sample_ch4[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch4_reg[7]\,
      O => D(5)
    );
\audio_sample_ch4[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch4_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__4\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__1_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__1_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__5\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch5_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch5_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__5\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__5\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__5\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__15_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch5[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \audio_sample_ch5[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \audio_sample_ch5[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \audio_sample_ch5[7]_i_1\ : label is "soft_lutpair11";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch5[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch5_reg[7]\,
      O => D(0)
    );
\audio_sample_ch5[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch5_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch5_reg[7]\,
      O => D(1)
    );
\audio_sample_ch5[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch5_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch5_reg[7]\,
      O => D(2)
    );
\audio_sample_ch5[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch5_reg[7]\,
      O => D(3)
    );
\audio_sample_ch5[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch5_reg[7]\,
      O => D(4)
    );
\audio_sample_ch5[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch5_reg[7]\,
      O => D(5)
    );
\audio_sample_ch5[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch5_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__5\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__15_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__15_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__6\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch6_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch6_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__6\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__6\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__6\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__13_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch6[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \audio_sample_ch6[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \audio_sample_ch6[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \audio_sample_ch6[7]_i_1\ : label is "soft_lutpair13";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch6[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch6_reg[7]\,
      O => D(0)
    );
\audio_sample_ch6[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch6_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch6_reg[7]\,
      O => D(1)
    );
\audio_sample_ch6[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch6_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch6_reg[7]\,
      O => D(2)
    );
\audio_sample_ch6[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch6_reg[7]\,
      O => D(3)
    );
\audio_sample_ch6[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch6_reg[7]\,
      O => D(4)
    );
\audio_sample_ch6[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch6_reg[7]\,
      O => D(5)
    );
\audio_sample_ch6[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch6_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__6\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__13_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__13_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__7\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch7_reg[7]\ : in STD_LOGIC;
    \audio_sample_ch7_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__7\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__7\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__7\ is
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__11_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_ch7[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \audio_sample_ch7[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \audio_sample_ch7[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \audio_sample_ch7[7]_i_1\ : label is "soft_lutpair15";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
\audio_sample_ch7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(0),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch7_reg[7]\,
      O => D(0)
    );
\audio_sample_ch7[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(1),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch7_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch7_reg[7]\,
      O => D(1)
    );
\audio_sample_ch7[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => O(2),
      I1 => \^dest_out\(1),
      I2 => \audio_sample_ch7_reg[3]\(0),
      I3 => \^dest_out\(0),
      I4 => \audio_sample_ch7_reg[7]\,
      O => D(2)
    );
\audio_sample_ch7[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(3),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch7_reg[7]\,
      O => D(3)
    );
\audio_sample_ch7[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(4),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch7_reg[7]\,
      O => D(4)
    );
\audio_sample_ch7[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(5),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch7_reg[7]\,
      O => D(5)
    );
\audio_sample_ch7[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dest_out\(1),
      I1 => O(6),
      I2 => \^dest_out\(0),
      I3 => \audio_sample_ch7_reg[7]\,
      O => D(6)
    );
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized1__xdcDup__7\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__11_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__11_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized3\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    aud_clk : in STD_LOGIC;
    \gen_handshake.aclk_src_send_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized3\ : entity is "aud_pat_gen_v1_0_0_lib_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized3\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized3\ is
  signal \gen_handshake.aclk_src_rcv\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send\ : STD_LOGIC;
  signal \gen_handshake.aclk_src_send_i_1__18_n_0\ : STD_LOGIC;
  signal \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\ : STD_LOGIC;
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \gen_handshake.XPM_INST\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_handshake.XPM_INST\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_handshake.XPM_INST\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \gen_handshake.XPM_INST\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \gen_handshake.XPM_INST\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_handshake.XPM_INST\ : label is 24;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_handshake.XPM_INST\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_handshake.XPM_INST\ : label is "TRUE";
begin
\gen_handshake.XPM_INST\: entity work.\exdes_aud_pat_gen_0_xpm_cdc_handshake__parameterized2\
     port map (
      dest_ack => '0',
      dest_clk => aud_clk,
      dest_out(23 downto 0) => dest_out(23 downto 0),
      dest_req => \NLW_gen_handshake.XPM_INST_dest_req_UNCONNECTED\,
      src_clk => axi_aclk,
      src_in(23 downto 16) => B"00000000",
      src_in(15 downto 4) => Q(13 downto 2),
      src_in(3) => '0',
      src_in(2 downto 1) => Q(1 downto 0),
      src_in(0) => '0',
      src_rcv => \gen_handshake.aclk_src_rcv\,
      src_send => \gen_handshake.aclk_src_send\
    );
\gen_handshake.aclk_src_send_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_handshake.aclk_src_rcv\,
      O => \gen_handshake.aclk_src_send_i_1__18_n_0\
    );
\gen_handshake.aclk_src_send_reg\: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => \gen_handshake.aclk_src_send_reg_0\,
      D => \gen_handshake.aclk_src_send_i_1__18_n_0\,
      Q => \gen_handshake.aclk_src_send\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc is
  port (
    aud_config_update : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    aud_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_config_update : in STD_LOGIC;
    pls_i_d1_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc : entity is "aud_pat_gen_v1_0_0_lib_pls_cdc";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc is
  signal pls_i_d1 : STD_LOGIC;
  signal \req_i_1__1_n_0\ : STD_LOGIC;
  signal req_reg_n_0 : STD_LOGIC;
  signal req_synced : STD_LOGIC;
  signal req_synced_d1 : STD_LOGIC;
begin
REQ_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__3\
     port map (
      aud_clk => aud_clk,
      aud_config_update => aud_config_update,
      axi_aclk => axi_aclk,
      dest_out => req_synced,
      req_synced_d1 => req_synced_d1,
      src_in => req_reg_n_0
    );
pls_i_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => pls_i_d1_reg_0,
      D => axi_config_update,
      Q => pls_i_d1
    );
\req_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => pls_i_d1,
      I1 => axi_config_update,
      I2 => req_reg_n_0,
      O => \req_i_1__1_n_0\
    );
req_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_aclk,
      CE => '1',
      CLR => pls_i_d1_reg_0,
      D => \req_i_1__1_n_0\,
      Q => req_reg_n_0
    );
req_synced_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => aud_clk,
      CE => '1',
      CLR => SR(0),
      D => req_synced,
      Q => req_synced_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__1\ is
  port (
    src_in : out STD_LOGIC;
    pls_i_d1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]\ : out STD_LOGIC;
    \syncstages_ff_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    aud_clk : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    DST_RST_IN0 : in STD_LOGIC;
    pulse : in STD_LOGIC;
    pls_i_d1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_reg_0 : in STD_LOGIC;
    \audio_sample_ch1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cntr_250ms_ch1_reg[23]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__1\ : entity is "aud_pat_gen_v1_0_0_lib_pls_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__1\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__1\ is
  signal req_synced : STD_LOGIC;
  signal req_synced_d1 : STD_LOGIC;
  signal \^src_in\ : STD_LOGIC;
begin
  src_in <= \^src_in\;
REQ_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__1\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      aud_clk => aud_clk,
      \audio_sample_ch1_reg[0]\(0) => \audio_sample_ch1_reg[0]\(0),
      axis_clk => axis_clk,
      \cntr_250ms_ch1_reg[23]\ => \cntr_250ms_ch1_reg[23]\,
      dest_out => req_synced,
      req_synced_d1 => req_synced_d1,
      src_in => \^src_in\,
      \syncstages_ff_reg[1]\ => \syncstages_ff_reg[1]\,
      \syncstages_ff_reg[1]_0\(0) => \syncstages_ff_reg[1]_0\(0),
      \syncstages_ff_reg[1]_1\(0) => \syncstages_ff_reg[1]_1\(0)
    );
pls_i_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => aud_clk,
      CE => '1',
      CLR => pls_i_d1_reg_0(0),
      D => pulse,
      Q => pls_i_d1
    );
req_reg: unisim.vcomponents.FDCE
     port map (
      C => aud_clk,
      CE => '1',
      CLR => pls_i_d1_reg_0(0),
      D => req_reg_0,
      Q => \^src_in\
    );
req_synced_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => DST_RST_IN0,
      D => req_synced,
      Q => req_synced_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__2\ is
  port (
    req_reg_0 : out STD_LOGIC;
    DST_RST_IN0 : out STD_LOGIC;
    pls_i_d1_0 : out STD_LOGIC;
    axis_resetn_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ping_sine_sample_ch_reg[22]_5\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aud_clk : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    pls_i_d1_reg_0 : in STD_LOGIC;
    req_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    req_reg_2 : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    load_value_toggle : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \audio_sample_ch1_reg[22]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch1_reg[22]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    audio_sample_ch80 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch8_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch7_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch70 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch7_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch6_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch60 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch6_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch5_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch50 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch5_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch4_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch40 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch3_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch30 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch3_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch2_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch20 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch1_reg[22]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_sample_ch10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \audio_sample_ch1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__2\ : entity is "aud_pat_gen_v1_0_0_lib_pls_cdc";
end \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__2\;

architecture STRUCTURE of \exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__2\ is
  signal \^dst_rst_in0\ : STD_LOGIC;
  signal \^req_reg_0\ : STD_LOGIC;
  signal req_synced : STD_LOGIC;
  signal req_synced_d1 : STD_LOGIC;
begin
  DST_RST_IN0 <= \^dst_rst_in0\;
  req_reg_0 <= \^req_reg_0\;
REQ_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__2\
     port map (
      D(6 downto 0) => D(6 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      aud_clk => aud_clk,
      audio_sample_ch10(5 downto 0) => audio_sample_ch10(5 downto 0),
      \audio_sample_ch1_reg[0]\(0) => \audio_sample_ch1_reg[0]\(0),
      \audio_sample_ch1_reg[22]\(5 downto 0) => \audio_sample_ch1_reg[22]\(5 downto 0),
      \audio_sample_ch1_reg[22]_0\(6 downto 0) => \audio_sample_ch1_reg[22]_0\(6 downto 0),
      \audio_sample_ch1_reg[22]_1\(1 downto 0) => \audio_sample_ch1_reg[22]_1\(1 downto 0),
      audio_sample_ch20(5 downto 0) => audio_sample_ch20(5 downto 0),
      \audio_sample_ch2_reg[0]\(0) => \audio_sample_ch2_reg[0]\(0),
      \audio_sample_ch2_reg[22]\(1 downto 0) => \audio_sample_ch2_reg[22]\(1 downto 0),
      audio_sample_ch30(5 downto 0) => audio_sample_ch30(5 downto 0),
      \audio_sample_ch3_reg[0]\(0) => \audio_sample_ch3_reg[0]\(0),
      \audio_sample_ch3_reg[22]\(1 downto 0) => \audio_sample_ch3_reg[22]\(1 downto 0),
      audio_sample_ch40(5 downto 0) => audio_sample_ch40(5 downto 0),
      \audio_sample_ch4_reg[0]\(0) => \audio_sample_ch4_reg[0]\(0),
      \audio_sample_ch4_reg[22]\(1 downto 0) => \audio_sample_ch4_reg[22]\(1 downto 0),
      audio_sample_ch50(5 downto 0) => audio_sample_ch50(5 downto 0),
      \audio_sample_ch5_reg[0]\(0) => \audio_sample_ch5_reg[0]\(0),
      \audio_sample_ch5_reg[22]\(1 downto 0) => \audio_sample_ch5_reg[22]\(1 downto 0),
      audio_sample_ch60(5 downto 0) => audio_sample_ch60(5 downto 0),
      \audio_sample_ch6_reg[0]\(0) => \audio_sample_ch6_reg[0]\(0),
      \audio_sample_ch6_reg[22]\(1 downto 0) => \audio_sample_ch6_reg[22]\(1 downto 0),
      audio_sample_ch70(5 downto 0) => audio_sample_ch70(5 downto 0),
      \audio_sample_ch7_reg[0]\(0) => \audio_sample_ch7_reg[0]\(0),
      \audio_sample_ch7_reg[22]\(1 downto 0) => \audio_sample_ch7_reg[22]\(1 downto 0),
      audio_sample_ch80(5 downto 0) => audio_sample_ch80(5 downto 0),
      \audio_sample_ch8_reg[0]\(0) => \audio_sample_ch8_reg[0]\(0),
      \audio_sample_ch8_reg[22]\(1 downto 0) => dest_out(1 downto 0),
      axis_clk => axis_clk,
      axis_resetn => axis_resetn,
      axis_resetn_0 => axis_resetn_0,
      dest_out => req_synced,
      load_value_toggle => load_value_toggle,
      \ping_sine_sample_ch_reg[22]\(6 downto 0) => \ping_sine_sample_ch_reg[22]\(6 downto 0),
      \ping_sine_sample_ch_reg[22]_0\(6 downto 0) => \ping_sine_sample_ch_reg[22]_0\(6 downto 0),
      \ping_sine_sample_ch_reg[22]_1\(6 downto 0) => \ping_sine_sample_ch_reg[22]_1\(6 downto 0),
      \ping_sine_sample_ch_reg[22]_2\(6 downto 0) => \ping_sine_sample_ch_reg[22]_2\(6 downto 0),
      \ping_sine_sample_ch_reg[22]_3\(6 downto 0) => \ping_sine_sample_ch_reg[22]_3\(6 downto 0),
      \ping_sine_sample_ch_reg[22]_4\(6 downto 0) => \ping_sine_sample_ch_reg[22]_4\(6 downto 0),
      \ping_sine_sample_ch_reg[22]_5\(6 downto 0) => \ping_sine_sample_ch_reg[22]_5\(6 downto 0),
      req_synced_d1 => req_synced_d1,
      req_synced_d1_reg => E(0),
      src_ff_reg => \^req_reg_0\
    );
pls_i_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => aud_clk,
      CE => '1',
      CLR => req_reg_1(0),
      D => pls_i_d1_reg_0,
      Q => pls_i_d1_0
    );
req_reg: unisim.vcomponents.FDCE
     port map (
      C => aud_clk,
      CE => '1',
      CLR => req_reg_1(0),
      D => req_reg_2,
      Q => \^req_reg_0\
    );
req_synced_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axis_resetn,
      O => \^dst_rst_in0\
    );
req_synced_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => axis_clk,
      CE => '1',
      CLR => \^dst_rst_in0\,
      D => req_synced,
      Q => req_synced_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_dport is
  port (
    src_in : out STD_LOGIC;
    req_reg : out STD_LOGIC;
    pulse : out STD_LOGIC;
    pls_i_d1 : out STD_LOGIC;
    pls_i_d1_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_synced_d1_reg : out STD_LOGIC;
    \sine_pattern_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch7_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch6_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch5_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch4_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch3_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \audio_sample_ch1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sine_addr_cntr_44_reg[1]_0\ : out STD_LOGIC;
    \sine_addr_cntr_44_reg[1]_1\ : out STD_LOGIC;
    \sine_addr_cntr_44_reg[1]_2\ : out STD_LOGIC;
    \sine_addr_cntr_44_reg[1]_3\ : out STD_LOGIC;
    \sine_addr_cntr_44_reg[3]_0\ : out STD_LOGIC;
    load_value_toggle0 : out STD_LOGIC;
    \sine_pattern_reg[23]_0\ : out STD_LOGIC;
    \sine_pattern_reg[17]_0\ : out STD_LOGIC;
    \sine_pattern_reg[15]_0\ : out STD_LOGIC;
    \sine_pattern_reg[14]_0\ : out STD_LOGIC;
    \sine_pattern_reg[13]_0\ : out STD_LOGIC;
    \sine_pattern_reg[12]_0\ : out STD_LOGIC;
    \sine_pattern_reg[11]_0\ : out STD_LOGIC;
    \sine_pattern_reg[10]_0\ : out STD_LOGIC;
    \sine_pattern_reg[9]_0\ : out STD_LOGIC;
    \sine_pattern_reg[8]_0\ : out STD_LOGIC;
    \sine_pattern_reg[23]_1\ : out STD_LOGIC;
    \sine_pattern_reg[17]_1\ : out STD_LOGIC;
    \sine_pattern_reg[15]_1\ : out STD_LOGIC;
    \sine_pattern_reg[14]_1\ : out STD_LOGIC;
    \sine_pattern_reg[13]_1\ : out STD_LOGIC;
    \sine_pattern_reg[12]_1\ : out STD_LOGIC;
    \sine_pattern_reg[11]_1\ : out STD_LOGIC;
    \sine_pattern_reg[10]_1\ : out STD_LOGIC;
    \sine_pattern_reg[9]_1\ : out STD_LOGIC;
    \sine_pattern_reg[8]_1\ : out STD_LOGIC;
    \sine_pattern_reg[23]_2\ : out STD_LOGIC;
    \sine_pattern_reg[17]_2\ : out STD_LOGIC;
    \sine_pattern_reg[15]_2\ : out STD_LOGIC;
    \sine_pattern_reg[14]_2\ : out STD_LOGIC;
    \sine_pattern_reg[13]_2\ : out STD_LOGIC;
    \sine_pattern_reg[12]_2\ : out STD_LOGIC;
    \sine_pattern_reg[11]_2\ : out STD_LOGIC;
    \sine_pattern_reg[10]_2\ : out STD_LOGIC;
    \sine_pattern_reg[9]_2\ : out STD_LOGIC;
    \sine_pattern_reg[8]_2\ : out STD_LOGIC;
    \sine_pattern_reg[23]_3\ : out STD_LOGIC;
    \sine_pattern_reg[17]_3\ : out STD_LOGIC;
    \sine_pattern_reg[15]_3\ : out STD_LOGIC;
    \sine_pattern_reg[14]_3\ : out STD_LOGIC;
    \sine_pattern_reg[13]_3\ : out STD_LOGIC;
    \sine_pattern_reg[12]_3\ : out STD_LOGIC;
    \sine_pattern_reg[11]_3\ : out STD_LOGIC;
    \sine_pattern_reg[10]_3\ : out STD_LOGIC;
    \sine_pattern_reg[9]_3\ : out STD_LOGIC;
    \sine_pattern_reg[8]_3\ : out STD_LOGIC;
    \sine_pattern_reg[23]_4\ : out STD_LOGIC;
    \sine_pattern_reg[17]_4\ : out STD_LOGIC;
    \sine_pattern_reg[15]_4\ : out STD_LOGIC;
    \sine_pattern_reg[14]_4\ : out STD_LOGIC;
    \sine_pattern_reg[13]_4\ : out STD_LOGIC;
    \sine_pattern_reg[12]_4\ : out STD_LOGIC;
    \sine_pattern_reg[11]_4\ : out STD_LOGIC;
    \sine_pattern_reg[10]_4\ : out STD_LOGIC;
    \sine_pattern_reg[9]_4\ : out STD_LOGIC;
    \sine_pattern_reg[8]_4\ : out STD_LOGIC;
    \sine_pattern_reg[23]_5\ : out STD_LOGIC;
    \sine_pattern_reg[17]_5\ : out STD_LOGIC;
    \sine_pattern_reg[15]_5\ : out STD_LOGIC;
    \sine_pattern_reg[14]_5\ : out STD_LOGIC;
    \sine_pattern_reg[13]_5\ : out STD_LOGIC;
    \sine_pattern_reg[12]_5\ : out STD_LOGIC;
    \sine_pattern_reg[11]_5\ : out STD_LOGIC;
    \sine_pattern_reg[10]_5\ : out STD_LOGIC;
    \sine_pattern_reg[9]_5\ : out STD_LOGIC;
    \sine_pattern_reg[8]_5\ : out STD_LOGIC;
    \sine_pattern_reg[23]_6\ : out STD_LOGIC;
    \sine_pattern_reg[17]_6\ : out STD_LOGIC;
    \sine_pattern_reg[15]_6\ : out STD_LOGIC;
    \sine_pattern_reg[14]_6\ : out STD_LOGIC;
    \sine_pattern_reg[13]_6\ : out STD_LOGIC;
    \sine_pattern_reg[12]_6\ : out STD_LOGIC;
    \sine_pattern_reg[11]_6\ : out STD_LOGIC;
    \sine_pattern_reg[10]_6\ : out STD_LOGIC;
    \sine_pattern_reg[9]_6\ : out STD_LOGIC;
    \sine_pattern_reg[8]_6\ : out STD_LOGIC;
    \sine_pattern_reg[23]_7\ : out STD_LOGIC;
    \sine_pattern_reg[17]_7\ : out STD_LOGIC;
    \sine_pattern_reg[15]_7\ : out STD_LOGIC;
    \sine_pattern_reg[14]_7\ : out STD_LOGIC;
    \sine_pattern_reg[13]_7\ : out STD_LOGIC;
    \sine_pattern_reg[12]_7\ : out STD_LOGIC;
    \sine_pattern_reg[11]_7\ : out STD_LOGIC;
    \sine_pattern_reg[10]_7\ : out STD_LOGIC;
    \sine_pattern_reg[9]_7\ : out STD_LOGIC;
    \sine_pattern_reg[8]_7\ : out STD_LOGIC;
    \sine_addr_cntr_48_reg[0]_0\ : out STD_LOGIC;
    \sine_addr_cntr_48_reg[1]_0\ : out STD_LOGIC;
    \sine_addr_cntr_44_reg[3]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Sine_new_48k : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axis_aud_pattern_tvalid_out : out STD_LOGIC;
    \aud_config_update_sync_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axis_ch_handshake_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_data_egress_reg[31]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \axis_id_egress_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_clk : in STD_LOGIC;
    aud_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pls_i_d1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    pls_i_d1_reg_0 : in STD_LOGIC;
    \ch8_rd_data_reg[4]_0\ : in STD_LOGIC;
    req_reg_0 : in STD_LOGIC;
    req_reg_1 : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    dest_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch7_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch6_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch5_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch4_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch3_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_sample_ch1_reg[22]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ping_pattern_ch1_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ch_en_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sine_pattern_reg[23]_8\ : in STD_LOGIC;
    axis_aud_pattern_tvalid_out_0 : in STD_LOGIC;
    axis_aud_pattern_tvalid_in : in STD_LOGIC;
    \aud_config_update_sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sine_pattern_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_sample_ch8_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch7_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch6_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch5_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch4_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch3_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch2_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \audio_sample_ch1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \axis_ch_handshake_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axis_ch_handshake_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \aud_spdif_channel_status_latched_reg[41]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \ch_en_reg[7]_0\ : in STD_LOGIC;
    \ch_en_reg[6]_0\ : in STD_LOGIC;
    \ch_en_reg[5]_0\ : in STD_LOGIC;
    \ch_en_reg[4]_0\ : in STD_LOGIC;
    \ch_en_reg[3]_0\ : in STD_LOGIC;
    \ch_en_reg[2]_0\ : in STD_LOGIC;
    \ch_en_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_dport : entity is "aud_pat_gen_v1_0_0_dport";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_dport;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_dport is
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_10 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_11 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_12 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_13 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_14 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_15 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_16 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_17 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_18 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_19 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_20 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_21 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_22 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_23 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_24 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_25 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_26 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_27 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_28 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_29 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_30 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_31 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_32 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_33 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_34 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_35 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_36 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_37 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_38 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_39 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_40 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_41 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_42 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_43 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_44 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_45 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_46 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_47 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_48 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_49 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_50 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_51 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_52 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_53 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_54 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_55 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_56 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_57 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_58 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_59 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_60 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_CONFIG_UPDATE_SYNC_INST_n_9 : STD_LOGIC;
  signal DST_RST_IN0 : STD_LOGIC;
  signal PULSE_SYNC_INST_n_3 : STD_LOGIC;
  signal PULSE_SYNC_INST_n_6 : STD_LOGIC;
  signal PULSE_SYNC_INST_n_7 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Sine_new_44k : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal aud_blk_count : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \aud_blk_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \aud_blk_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \aud_blk_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \aud_blk_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \aud_blk_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \aud_blk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \aud_blk_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal aud_config_update_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^aud_config_update_sync_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_spdif_channel_status_latched : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal audio_sample_ch1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch10 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch1_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch1_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch20 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch2_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch2_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch2_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch30 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch3_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch3_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch3_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch40 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch4_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch4_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch4_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch50 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch5_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch5_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch5_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch60 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch6_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch6_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch6_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal audio_sample_ch70 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch7_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch7_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch7_reg_n_0_[9]\ : STD_LOGIC;
  signal audio_sample_ch8 : STD_LOGIC;
  signal audio_sample_ch80 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_ch8_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \audio_sample_ch8_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[0]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[10]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[11]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[12]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[13]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[14]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[15]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[16]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[17]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[18]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[19]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[1]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[20]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[21]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[22]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[23]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[2]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[3]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[4]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[5]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[6]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[7]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[8]\ : STD_LOGIC;
  signal \audio_sample_ch8_reg_n_0_[9]\ : STD_LOGIC;
  signal axis_ch_handshake : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axis_data_egress[0]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[0]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[10]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[10]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[11]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[11]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[12]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[12]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[13]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[13]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[14]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[14]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[15]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[15]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[16]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[16]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[17]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[17]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[18]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[18]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[19]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[19]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[1]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[1]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[20]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[20]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[21]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[21]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[22]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[22]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[23]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[23]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[24]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[24]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[25]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[25]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[26]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[26]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[27]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[27]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[30]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[30]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[31]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[31]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[4]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[4]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[5]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[5]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[6]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[6]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[7]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[7]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[8]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[8]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress[9]_i_2_n_0\ : STD_LOGIC;
  signal \axis_data_egress[9]_i_3_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \axis_data_egress_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal axis_tvalid_from_patgen : STD_LOGIC;
  signal axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal axis_tvalid_i_2_n_0 : STD_LOGIC;
  signal axis_tvalid_i_3_n_0 : STD_LOGIC;
  signal ch1_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch1_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch1_sample_queue_reg_0_7_0_13_i_1_n_0 : STD_LOGIC;
  signal ch1_sample_queue_reg_0_7_0_13_i_3_n_0 : STD_LOGIC;
  signal ch1_sample_queue_reg_0_7_0_13_i_4_n_0 : STD_LOGIC;
  signal ch1_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch1_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch1_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch1_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch1_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch1_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch1_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch1_wr_index[2]_i_2_n_0\ : STD_LOGIC;
  signal ch2_rd_data : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ch2_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch2_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch2_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch2_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch2_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch2_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch2_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch2_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal ch3_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch3_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch3_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch3_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch3_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch3_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch3_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch3_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch3_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch3_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal ch4_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch4_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch4_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch4_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch4_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch4_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch4_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch4_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch4_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal ch5_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch5_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch5_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch5_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch5_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch5_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch5_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch5_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch5_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch5_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal ch6_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch6_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch6_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch6_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch6_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch6_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch6_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch6_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch6_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal ch7_rd_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch7_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch7_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch7_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch7_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch7_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch7_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch7_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch7_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch7_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal ch8_rd_data : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch8_rd_data0 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ch8_sample_queue_reg_0_7_28_31_i_2_n_0 : STD_LOGIC;
  signal ch8_sample_queue_reg_0_7_28_31_i_3_n_0 : STD_LOGIC;
  signal ch8_sample_queue_reg_0_7_28_31_i_4_n_0 : STD_LOGIC;
  signal ch8_sample_queue_reg_0_7_28_31_i_5_n_0 : STD_LOGIC;
  signal ch8_wr_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch8_wr_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_wr_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch8_wr_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \ch_en[8]_i_1_n_0\ : STD_LOGIC;
  signal \ch_en[8]_i_2_n_0\ : STD_LOGIC;
  signal \ch_en_reg_n_0_[1]\ : STD_LOGIC;
  signal ch_rd_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ch_rd_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \ch_rd_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \ch_rd_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[100]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[101]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[102]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[103]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[104]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[105]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[106]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[107]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[108]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[109]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[110]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[111]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[112]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[113]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[114]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[115]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[116]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[117]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[118]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[119]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[120]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[121]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[122]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[123]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[124]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[125]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[126]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[127]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[128]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[129]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[130]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[131]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[132]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[133]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[134]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[135]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[136]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[137]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[138]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[139]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[13]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[140]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[141]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[142]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[143]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[144]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[145]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[146]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[147]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[148]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[149]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[149]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[14]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[150]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[151]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[152]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[153]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[154]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[155]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[156]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[157]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[158]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[159]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[15]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[160]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[161]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[162]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[163]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[164]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[165]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[166]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[167]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[168]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[169]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[170]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[171]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[172]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[173]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[174]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[175]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[176]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[177]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[178]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[179]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[17]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[180]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[181]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[182]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[183]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[184]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[185]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[186]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[187]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[188]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[189]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[18]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[190]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[191]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[191]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[19]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[21]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[22]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[23]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[25]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[26]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[27]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[28]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[29]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[30]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[31]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[32]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[33]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[34]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[35]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[36]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[37]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[38]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[39]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[40]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[41]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[42]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[43]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[44]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[45]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[46]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[47]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[48]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[49]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[50]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[51]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[52]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[53]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[54]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[55]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[56]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[57]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[58]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[59]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[60]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[61]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[62]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[63]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[64]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[65]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[66]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[67]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[68]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[69]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[70]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[71]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[72]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[73]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[74]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[75]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[76]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[77]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[78]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[79]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[80]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[81]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[82]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[83]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[84]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[85]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[86]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[87]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[88]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[89]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[90]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[91]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[92]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[93]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[94]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[95]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[96]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[97]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[98]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[99]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[0]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[100]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[101]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[102]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[103]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[104]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[105]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[106]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[107]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[108]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[109]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[10]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[110]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[111]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[112]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[113]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[114]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[115]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[116]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[117]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[118]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[119]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[11]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[120]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[121]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[122]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[123]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[124]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[125]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[126]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[127]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[128]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[129]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[12]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[130]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[131]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[132]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[133]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[134]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[135]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[136]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[137]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[138]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[139]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[13]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[140]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[141]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[142]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[143]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[144]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[145]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[146]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[147]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[148]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[149]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[14]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[150]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[151]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[152]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[153]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[154]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[155]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[156]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[157]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[158]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[159]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[15]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[160]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[161]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[162]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[163]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[164]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[165]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[166]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[167]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[168]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[169]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[16]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[170]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[171]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[172]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[173]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[174]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[175]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[176]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[177]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[178]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[179]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[17]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[180]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[181]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[182]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[183]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[184]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[185]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[186]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[187]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[188]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[189]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[18]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[190]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[19]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[1]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[20]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[21]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[22]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[23]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[24]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[25]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[26]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[27]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[28]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[29]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[2]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[30]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[31]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[32]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[33]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[34]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[35]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[36]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[37]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[38]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[39]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[3]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[40]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[41]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[42]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[43]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[44]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[45]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[46]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[47]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[48]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[49]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[4]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[50]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[51]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[52]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[53]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[54]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[55]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[56]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[57]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[58]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[59]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[5]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[60]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[61]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[62]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[63]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[64]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[65]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[66]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[67]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[68]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[69]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[6]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[70]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[71]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[72]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[73]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[74]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[75]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[76]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[77]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[78]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[79]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[7]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[80]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[81]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[82]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[83]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[84]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[85]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[86]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[87]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[88]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[89]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[8]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[90]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[91]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[92]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[93]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[94]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[95]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[96]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[97]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[98]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[99]\ : STD_LOGIC;
  signal \channel_status_reg_n_0_[9]\ : STD_LOGIC;
  signal cntr_250ms_ch1 : STD_LOGIC;
  signal \cntr_250ms_ch1[0]_i_3_n_0\ : STD_LOGIC;
  signal cntr_250ms_ch1_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \cntr_250ms_ch1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \cntr_250ms_ch1_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal gen_subframe_preamble : STD_LOGIC;
  signal gen_subframe_preamble0 : STD_LOGIC;
  signal i_axis_id_egress_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_axis_id_egress_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_axis_id_egress_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_axis_id_egress_q[2]_i_2_n_0\ : STD_LOGIC;
  signal load_value_toggle : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 190 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 23 downto 11 );
  signal p_1_in : STD_LOGIC;
  signal parity_sample1 : STD_LOGIC;
  signal parity_sample2 : STD_LOGIC;
  signal parity_sample3 : STD_LOGIC;
  signal parity_sample4 : STD_LOGIC;
  signal parity_sample5 : STD_LOGIC;
  signal parity_sample6 : STD_LOGIC;
  signal parity_sample7 : STD_LOGIC;
  signal parity_sample8 : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_10_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_3_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_4_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_5_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_6_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_7_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_8_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1[7]_i_9_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[1]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[2]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[3]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[4]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[5]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[6]\ : STD_LOGIC;
  signal \ping_pattern_ch1_reg_n_0_[7]\ : STD_LOGIC;
  signal ping_sine_sample_ch : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[10]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[11]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[12]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[13]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[14]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[15]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[16]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[17]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[18]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[19]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[20]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[21]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[22]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[23]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[8]\ : STD_LOGIC;
  signal \ping_sine_sample_ch_reg_n_0_[9]\ : STD_LOGIC;
  signal preamble_frame : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^pulse\ : STD_LOGIC;
  signal pulse_cntr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pulse_i_2_n_0 : STD_LOGIC;
  signal pulse_i_3_n_0 : STD_LOGIC;
  signal \^req_synced_d1_reg\ : STD_LOGIC;
  signal sine_addr_cntr_44 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sine_addr_cntr_44[0]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_44[1]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_44[2]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_44[3]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_44[4]_i_1_n_0\ : STD_LOGIC;
  signal sine_addr_cntr_48 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sine_addr_cntr_48[0]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_48[1]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_48[2]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_48[3]_i_1_n_0\ : STD_LOGIC;
  signal \sine_addr_cntr_48[4]_i_3_n_0\ : STD_LOGIC;
  signal sine_pattern : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \sine_pattern[23]_i_2_n_0\ : STD_LOGIC;
  signal \sine_pattern[23]_i_4_n_0\ : STD_LOGIC;
  signal \^sine_pattern_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_audio_sample_ch1_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch1_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch2_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch2_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch3_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch3_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch4_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch4_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch5_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch5_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch6_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch6_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch7_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch7_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_audio_sample_ch8_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_audio_sample_ch8_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ch1_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch1_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch1_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch1_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch1_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch1_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch2_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch3_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch3_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch3_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch3_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch3_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch3_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch4_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch5_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch5_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch5_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch5_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch5_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch5_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch6_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch7_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch7_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch7_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch7_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch7_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch7_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ch8_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_cntr_250ms_ch1_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ping_pattern_ch1_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aud_blk_count[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \aud_blk_count[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \aud_blk_count[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \aud_blk_count[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \aud_blk_count[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \aud_blk_count[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \aud_blk_count[7]_i_1\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \audio_sample_ch1_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch1_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch1_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch2_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch2_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch2_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch3_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch3_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch3_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch4_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch4_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch4_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch5_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch5_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch5_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch6_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch6_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch6_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch7_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch7_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch7_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch8_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch8_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_sample_ch8_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ch1_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ch1_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ch1_sample_queue_reg_0_7_0_13 : label is "ch1_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ch1_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ch1_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ch1_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ch1_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ch1_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ch1_sample_queue_reg_0_7_0_13 : label is 13;
  attribute SOFT_HLUTNM of ch1_sample_queue_reg_0_7_0_13_i_4 : label is "soft_lutpair37";
  attribute METHODOLOGY_DRC_VIOS of ch1_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch1_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch1_sample_queue_reg_0_7_14_27 : label is "ch1_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch1_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch1_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch1_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch1_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch1_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch1_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch1_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch1_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch1_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch1_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch1_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch1_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch1_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch1_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch1_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch1_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch1_wr_index[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ch1_wr_index[2]_i_2\ : label is "soft_lutpair70";
  attribute METHODOLOGY_DRC_VIOS of ch2_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch2_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch2_sample_queue_reg_0_7_0_13 : label is "ch2_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch2_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch2_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch2_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch2_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch2_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch2_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch2_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch2_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch2_sample_queue_reg_0_7_14_27 : label is "ch2_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch2_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch2_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch2_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch2_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch2_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch2_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch2_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch2_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch2_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch2_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch2_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch2_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch2_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch2_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch2_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch2_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch2_wr_index[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ch2_wr_index[2]_i_1\ : label is "soft_lutpair72";
  attribute METHODOLOGY_DRC_VIOS of ch3_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch3_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch3_sample_queue_reg_0_7_0_13 : label is "ch3_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch3_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch3_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch3_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch3_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch3_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch3_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch3_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch3_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch3_sample_queue_reg_0_7_14_27 : label is "ch3_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch3_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch3_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch3_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch3_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch3_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch3_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch3_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch3_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch3_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch3_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch3_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch3_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch3_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch3_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch3_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch3_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch3_wr_index[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ch3_wr_index[2]_i_1\ : label is "soft_lutpair73";
  attribute METHODOLOGY_DRC_VIOS of ch4_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch4_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch4_sample_queue_reg_0_7_0_13 : label is "ch4_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch4_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch4_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch4_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch4_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch4_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch4_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch4_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch4_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch4_sample_queue_reg_0_7_14_27 : label is "ch4_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch4_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch4_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch4_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch4_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch4_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch4_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch4_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch4_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch4_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch4_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch4_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch4_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch4_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch4_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch4_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch4_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch4_wr_index[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ch4_wr_index[2]_i_1\ : label is "soft_lutpair74";
  attribute METHODOLOGY_DRC_VIOS of ch5_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch5_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch5_sample_queue_reg_0_7_0_13 : label is "ch5_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch5_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch5_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch5_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch5_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch5_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch5_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch5_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch5_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch5_sample_queue_reg_0_7_14_27 : label is "ch5_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch5_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch5_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch5_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch5_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch5_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch5_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch5_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch5_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch5_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch5_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch5_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch5_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch5_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch5_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch5_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch5_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch5_wr_index[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ch5_wr_index[2]_i_1\ : label is "soft_lutpair75";
  attribute METHODOLOGY_DRC_VIOS of ch6_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch6_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch6_sample_queue_reg_0_7_0_13 : label is "ch6_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch6_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch6_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch6_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch6_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch6_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch6_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch6_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch6_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch6_sample_queue_reg_0_7_14_27 : label is "ch6_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch6_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch6_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch6_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch6_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch6_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch6_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch6_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch6_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch6_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch6_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch6_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch6_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch6_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch6_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch6_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch6_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch6_wr_index[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ch6_wr_index[2]_i_1\ : label is "soft_lutpair76";
  attribute METHODOLOGY_DRC_VIOS of ch7_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch7_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch7_sample_queue_reg_0_7_0_13 : label is "ch7_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch7_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch7_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch7_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch7_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch7_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch7_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch7_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch7_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch7_sample_queue_reg_0_7_14_27 : label is "ch7_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch7_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch7_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch7_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch7_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch7_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch7_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch7_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch7_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch7_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch7_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch7_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch7_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch7_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch7_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch7_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch7_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch7_wr_index[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ch7_wr_index[2]_i_1\ : label is "soft_lutpair77";
  attribute METHODOLOGY_DRC_VIOS of ch8_sample_queue_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS of ch8_sample_queue_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME of ch8_sample_queue_reg_0_7_0_13 : label is "ch8_sample_queue_reg_0_7_0_13";
  attribute RTL_RAM_TYPE of ch8_sample_queue_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ch8_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end of ch8_sample_queue_reg_0_7_0_13 : label is 7;
  attribute ram_offset of ch8_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin of ch8_sample_queue_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end of ch8_sample_queue_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of ch8_sample_queue_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of ch8_sample_queue_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of ch8_sample_queue_reg_0_7_14_27 : label is "ch8_sample_queue_reg_0_7_14_27";
  attribute RTL_RAM_TYPE of ch8_sample_queue_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of ch8_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of ch8_sample_queue_reg_0_7_14_27 : label is 7;
  attribute ram_offset of ch8_sample_queue_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of ch8_sample_queue_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of ch8_sample_queue_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of ch8_sample_queue_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of ch8_sample_queue_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of ch8_sample_queue_reg_0_7_28_31 : label is "aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/ch8_sample_queue_reg_0_7_28_31";
  attribute RTL_RAM_TYPE of ch8_sample_queue_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ch8_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of ch8_sample_queue_reg_0_7_28_31 : label is 7;
  attribute ram_offset of ch8_sample_queue_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of ch8_sample_queue_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of ch8_sample_queue_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of \ch8_wr_index[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ch8_wr_index[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ch_en[7]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ch_en[8]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ch_rd_index[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ch_rd_index[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \channel_status[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \channel_status[100]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \channel_status[101]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \channel_status[102]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \channel_status[103]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \channel_status[104]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \channel_status[105]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \channel_status[106]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \channel_status[107]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \channel_status[108]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \channel_status[109]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \channel_status[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \channel_status[110]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \channel_status[111]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \channel_status[112]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \channel_status[113]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \channel_status[114]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \channel_status[115]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \channel_status[116]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \channel_status[117]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \channel_status[118]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \channel_status[119]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \channel_status[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \channel_status[120]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \channel_status[121]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \channel_status[122]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \channel_status[123]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \channel_status[124]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \channel_status[125]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \channel_status[126]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \channel_status[127]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \channel_status[128]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \channel_status[129]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \channel_status[12]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \channel_status[130]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \channel_status[131]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \channel_status[132]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \channel_status[133]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \channel_status[134]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \channel_status[135]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \channel_status[136]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \channel_status[137]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \channel_status[138]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \channel_status[139]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \channel_status[13]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \channel_status[140]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \channel_status[141]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \channel_status[142]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \channel_status[143]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \channel_status[144]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \channel_status[145]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \channel_status[146]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \channel_status[147]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \channel_status[148]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \channel_status[149]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \channel_status[14]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \channel_status[150]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \channel_status[151]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \channel_status[152]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \channel_status[153]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \channel_status[154]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \channel_status[155]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \channel_status[156]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \channel_status[157]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \channel_status[158]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \channel_status[159]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \channel_status[15]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \channel_status[160]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \channel_status[161]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \channel_status[162]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \channel_status[163]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \channel_status[164]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \channel_status[165]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \channel_status[166]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \channel_status[167]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \channel_status[168]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \channel_status[169]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \channel_status[16]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \channel_status[170]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \channel_status[171]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \channel_status[172]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \channel_status[173]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \channel_status[174]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \channel_status[175]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \channel_status[176]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \channel_status[177]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \channel_status[178]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \channel_status[179]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \channel_status[17]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \channel_status[180]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \channel_status[181]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \channel_status[182]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \channel_status[183]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \channel_status[184]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \channel_status[185]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \channel_status[186]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \channel_status[187]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \channel_status[188]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \channel_status[189]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \channel_status[18]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \channel_status[190]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \channel_status[191]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \channel_status[19]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \channel_status[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \channel_status[20]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \channel_status[21]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \channel_status[22]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \channel_status[23]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \channel_status[24]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \channel_status[25]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \channel_status[26]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \channel_status[27]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \channel_status[28]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \channel_status[29]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \channel_status[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \channel_status[30]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \channel_status[31]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \channel_status[32]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \channel_status[33]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \channel_status[34]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \channel_status[35]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \channel_status[36]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \channel_status[37]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \channel_status[38]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \channel_status[39]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \channel_status[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \channel_status[40]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \channel_status[41]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \channel_status[42]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \channel_status[43]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \channel_status[44]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \channel_status[45]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \channel_status[46]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \channel_status[47]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \channel_status[48]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \channel_status[49]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \channel_status[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \channel_status[50]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \channel_status[51]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \channel_status[52]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \channel_status[53]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \channel_status[54]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \channel_status[55]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \channel_status[56]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \channel_status[57]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \channel_status[58]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \channel_status[59]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \channel_status[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \channel_status[60]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \channel_status[61]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \channel_status[62]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \channel_status[63]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \channel_status[64]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \channel_status[65]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \channel_status[66]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \channel_status[67]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \channel_status[68]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \channel_status[69]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \channel_status[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \channel_status[70]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \channel_status[71]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \channel_status[72]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \channel_status[73]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \channel_status[74]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \channel_status[75]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \channel_status[76]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \channel_status[77]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \channel_status[78]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \channel_status[79]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \channel_status[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \channel_status[80]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \channel_status[81]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \channel_status[82]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \channel_status[83]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \channel_status[84]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \channel_status[85]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \channel_status[86]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \channel_status[87]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \channel_status[88]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \channel_status[89]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \channel_status[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \channel_status[90]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \channel_status[91]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \channel_status[92]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \channel_status[93]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \channel_status[94]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \channel_status[95]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \channel_status[96]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \channel_status[97]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \channel_status[98]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \channel_status[99]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \channel_status[9]_i_1\ : label is "soft_lutpair151";
  attribute ADDER_THRESHOLD of \cntr_250ms_ch1_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \cntr_250ms_ch1_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \cntr_250ms_ch1_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \i_axis_id_egress_q[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_axis_id_egress_q[2]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pulse_cntr[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pulse_cntr[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pulse_cntr[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pulse_cntr[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pulse_cntr[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pulse_cntr[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pulse_cntr[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of pulse_i_2 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sine_addr_cntr_44[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sine_addr_cntr_44[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sine_addr_cntr_44[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sine_addr_cntr_44[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sine_addr_cntr_48[4]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sine_pattern[10]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sine_pattern[10]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sine_pattern[11]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sine_pattern[12]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sine_pattern[13]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sine_pattern[14]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sine_pattern[15]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sine_pattern[16]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sine_pattern[17]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sine_pattern[18]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sine_pattern[19]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sine_pattern[20]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sine_pattern[20]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sine_pattern[21]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sine_pattern[21]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sine_pattern[22]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sine_pattern[22]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sine_pattern[23]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sine_pattern[23]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sine_pattern[8]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sine_pattern[8]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sine_pattern[9]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sine_pattern[9]_i_3\ : label is "soft_lutpair35";
begin
  Q(0) <= \^q\(0);
  \aud_config_update_sync_reg[2]_0\(1 downto 0) <= \^aud_config_update_sync_reg[2]_0\(1 downto 0);
  pulse <= \^pulse\;
  req_synced_d1_reg <= \^req_synced_d1_reg\;
  \sine_pattern_reg[0]_0\(0) <= \^sine_pattern_reg[0]_0\(0);
AUD_CONFIG_UPDATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__2\
     port map (
      D(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_5,
      D(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_6,
      D(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_7,
      D(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_8,
      D(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_9,
      D(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_10,
      D(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_11,
      DST_RST_IN0 => DST_RST_IN0,
      E(0) => \^req_synced_d1_reg\,
      Q(2 downto 0) => i_axis_id_egress_q(2 downto 0),
      aud_clk => aud_clk,
      audio_sample_ch10(5 downto 1) => audio_sample_ch10(22 downto 18),
      audio_sample_ch10(0) => audio_sample_ch10(16),
      \audio_sample_ch1_reg[0]\(0) => audio_sample_ch1(0),
      \audio_sample_ch1_reg[22]\(5) => \ping_sine_sample_ch_reg_n_0_[22]\,
      \audio_sample_ch1_reg[22]\(4) => \ping_sine_sample_ch_reg_n_0_[21]\,
      \audio_sample_ch1_reg[22]\(3) => \ping_sine_sample_ch_reg_n_0_[20]\,
      \audio_sample_ch1_reg[22]\(2) => \ping_sine_sample_ch_reg_n_0_[19]\,
      \audio_sample_ch1_reg[22]\(1) => \ping_sine_sample_ch_reg_n_0_[18]\,
      \audio_sample_ch1_reg[22]\(0) => \ping_sine_sample_ch_reg_n_0_[16]\,
      \audio_sample_ch1_reg[22]_0\(6 downto 2) => sine_pattern(22 downto 18),
      \audio_sample_ch1_reg[22]_0\(1) => sine_pattern(16),
      \audio_sample_ch1_reg[22]_0\(0) => \^sine_pattern_reg[0]_0\(0),
      \audio_sample_ch1_reg[22]_1\(1 downto 0) => \audio_sample_ch1_reg[22]_0\(1 downto 0),
      audio_sample_ch20(5 downto 1) => audio_sample_ch20(22 downto 18),
      audio_sample_ch20(0) => audio_sample_ch20(16),
      \audio_sample_ch2_reg[0]\(0) => audio_sample_ch2(0),
      \audio_sample_ch2_reg[22]\(1 downto 0) => \audio_sample_ch2_reg[22]_0\(1 downto 0),
      audio_sample_ch30(5 downto 1) => audio_sample_ch30(22 downto 18),
      audio_sample_ch30(0) => audio_sample_ch30(16),
      \audio_sample_ch3_reg[0]\(0) => audio_sample_ch3(0),
      \audio_sample_ch3_reg[22]\(1 downto 0) => \audio_sample_ch3_reg[22]_0\(1 downto 0),
      audio_sample_ch40(5 downto 1) => audio_sample_ch40(22 downto 18),
      audio_sample_ch40(0) => audio_sample_ch40(16),
      \audio_sample_ch4_reg[0]\(0) => audio_sample_ch4(0),
      \audio_sample_ch4_reg[22]\(1 downto 0) => \audio_sample_ch4_reg[22]_0\(1 downto 0),
      audio_sample_ch50(5 downto 1) => audio_sample_ch50(22 downto 18),
      audio_sample_ch50(0) => audio_sample_ch50(16),
      \audio_sample_ch5_reg[0]\(0) => audio_sample_ch5(0),
      \audio_sample_ch5_reg[22]\(1 downto 0) => \audio_sample_ch5_reg[22]_0\(1 downto 0),
      audio_sample_ch60(5 downto 1) => audio_sample_ch60(22 downto 18),
      audio_sample_ch60(0) => audio_sample_ch60(16),
      \audio_sample_ch6_reg[0]\(0) => audio_sample_ch6(0),
      \audio_sample_ch6_reg[22]\(1 downto 0) => \audio_sample_ch6_reg[22]_0\(1 downto 0),
      audio_sample_ch70(5 downto 1) => audio_sample_ch70(22 downto 18),
      audio_sample_ch70(0) => audio_sample_ch70(16),
      \audio_sample_ch7_reg[0]\(0) => audio_sample_ch7(0),
      \audio_sample_ch7_reg[22]\(1 downto 0) => \audio_sample_ch7_reg[22]_0\(1 downto 0),
      audio_sample_ch80(5 downto 1) => audio_sample_ch80(22 downto 18),
      audio_sample_ch80(0) => audio_sample_ch80(16),
      \audio_sample_ch8_reg[0]\(0) => \audio_sample_ch8_reg_n_0_[0]\,
      axis_clk => axis_clk,
      axis_resetn => axis_resetn,
      axis_resetn_0 => AUD_CONFIG_UPDATE_SYNC_INST_n_3,
      dest_out(1 downto 0) => dest_out(1 downto 0),
      load_value_toggle => load_value_toggle,
      \ping_sine_sample_ch_reg[22]\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_12,
      \ping_sine_sample_ch_reg[22]\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_13,
      \ping_sine_sample_ch_reg[22]\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_14,
      \ping_sine_sample_ch_reg[22]\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_15,
      \ping_sine_sample_ch_reg[22]\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_16,
      \ping_sine_sample_ch_reg[22]\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_17,
      \ping_sine_sample_ch_reg[22]\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_18,
      \ping_sine_sample_ch_reg[22]_0\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_19,
      \ping_sine_sample_ch_reg[22]_0\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_20,
      \ping_sine_sample_ch_reg[22]_0\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_21,
      \ping_sine_sample_ch_reg[22]_0\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_22,
      \ping_sine_sample_ch_reg[22]_0\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_23,
      \ping_sine_sample_ch_reg[22]_0\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_24,
      \ping_sine_sample_ch_reg[22]_0\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_25,
      \ping_sine_sample_ch_reg[22]_1\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_26,
      \ping_sine_sample_ch_reg[22]_1\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_27,
      \ping_sine_sample_ch_reg[22]_1\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_28,
      \ping_sine_sample_ch_reg[22]_1\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_29,
      \ping_sine_sample_ch_reg[22]_1\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_30,
      \ping_sine_sample_ch_reg[22]_1\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_31,
      \ping_sine_sample_ch_reg[22]_1\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_32,
      \ping_sine_sample_ch_reg[22]_2\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_33,
      \ping_sine_sample_ch_reg[22]_2\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_34,
      \ping_sine_sample_ch_reg[22]_2\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_35,
      \ping_sine_sample_ch_reg[22]_2\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_36,
      \ping_sine_sample_ch_reg[22]_2\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_37,
      \ping_sine_sample_ch_reg[22]_2\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_38,
      \ping_sine_sample_ch_reg[22]_2\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_39,
      \ping_sine_sample_ch_reg[22]_3\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_40,
      \ping_sine_sample_ch_reg[22]_3\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_41,
      \ping_sine_sample_ch_reg[22]_3\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_42,
      \ping_sine_sample_ch_reg[22]_3\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_43,
      \ping_sine_sample_ch_reg[22]_3\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_44,
      \ping_sine_sample_ch_reg[22]_3\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_45,
      \ping_sine_sample_ch_reg[22]_3\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_46,
      \ping_sine_sample_ch_reg[22]_4\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_47,
      \ping_sine_sample_ch_reg[22]_4\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_48,
      \ping_sine_sample_ch_reg[22]_4\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_49,
      \ping_sine_sample_ch_reg[22]_4\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_50,
      \ping_sine_sample_ch_reg[22]_4\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_51,
      \ping_sine_sample_ch_reg[22]_4\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_52,
      \ping_sine_sample_ch_reg[22]_4\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_53,
      \ping_sine_sample_ch_reg[22]_5\(6) => AUD_CONFIG_UPDATE_SYNC_INST_n_54,
      \ping_sine_sample_ch_reg[22]_5\(5) => AUD_CONFIG_UPDATE_SYNC_INST_n_55,
      \ping_sine_sample_ch_reg[22]_5\(4) => AUD_CONFIG_UPDATE_SYNC_INST_n_56,
      \ping_sine_sample_ch_reg[22]_5\(3) => AUD_CONFIG_UPDATE_SYNC_INST_n_57,
      \ping_sine_sample_ch_reg[22]_5\(2) => AUD_CONFIG_UPDATE_SYNC_INST_n_58,
      \ping_sine_sample_ch_reg[22]_5\(1) => AUD_CONFIG_UPDATE_SYNC_INST_n_59,
      \ping_sine_sample_ch_reg[22]_5\(0) => AUD_CONFIG_UPDATE_SYNC_INST_n_60,
      pls_i_d1_0 => pls_i_d1_0,
      pls_i_d1_reg_0 => pls_i_d1_reg_0,
      req_reg_0 => req_reg,
      req_reg_1(0) => pls_i_d1_reg(0),
      req_reg_2 => req_reg_1
    );
PULSE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc__xdcDup__1\
     port map (
      CO(0) => \ping_pattern_ch1_reg[7]_i_2_n_0\,
      D(0) => PULSE_SYNC_INST_n_7,
      DST_RST_IN0 => DST_RST_IN0,
      E(0) => audio_sample_ch8,
      Q(0) => \ping_pattern_ch1_reg_n_0_[0]\,
      SR(0) => PULSE_SYNC_INST_n_6,
      aud_clk => aud_clk,
      \audio_sample_ch1_reg[0]\(0) => \^req_synced_d1_reg\,
      axis_clk => axis_clk,
      \cntr_250ms_ch1_reg[23]\ => \ch8_rd_data_reg[4]_0\,
      pls_i_d1 => pls_i_d1,
      pls_i_d1_reg_0(0) => pls_i_d1_reg(0),
      pulse => \^pulse\,
      req_reg_0 => req_reg_0,
      src_in => src_in,
      \syncstages_ff_reg[1]\ => PULSE_SYNC_INST_n_3,
      \syncstages_ff_reg[1]_0\(0) => cntr_250ms_ch1,
      \syncstages_ff_reg[1]_1\(0) => ping_sine_sample_ch
    );
\aud_blk_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \aud_blk_count[7]_i_3_n_0\,
      I1 => \aud_blk_count_reg_n_0_[0]\,
      O => \aud_blk_count[0]_i_1_n_0\
    );
\aud_blk_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[1]\,
      I1 => \aud_blk_count_reg_n_0_[0]\,
      I2 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(1)
    );
\aud_blk_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[2]\,
      I1 => \aud_blk_count_reg_n_0_[1]\,
      I2 => \aud_blk_count_reg_n_0_[0]\,
      I3 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(2)
    );
\aud_blk_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[3]\,
      I1 => \aud_blk_count_reg_n_0_[2]\,
      I2 => \aud_blk_count_reg_n_0_[0]\,
      I3 => \aud_blk_count_reg_n_0_[1]\,
      I4 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(3)
    );
\aud_blk_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[4]\,
      I1 => \aud_blk_count_reg_n_0_[3]\,
      I2 => \aud_blk_count_reg_n_0_[1]\,
      I3 => \aud_blk_count_reg_n_0_[0]\,
      I4 => \aud_blk_count_reg_n_0_[2]\,
      I5 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(4)
    );
\aud_blk_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[5]\,
      I1 => \aud_blk_count[5]_i_2_n_0\,
      I2 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(5)
    );
\aud_blk_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[4]\,
      I1 => \aud_blk_count_reg_n_0_[2]\,
      I2 => \aud_blk_count_reg_n_0_[0]\,
      I3 => \aud_blk_count_reg_n_0_[1]\,
      I4 => \aud_blk_count_reg_n_0_[3]\,
      O => \aud_blk_count[5]_i_2_n_0\
    );
\aud_blk_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[6]\,
      I1 => \aud_blk_count[7]_i_2_n_0\,
      I2 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(6)
    );
\aud_blk_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[7]\,
      I1 => \aud_blk_count_reg_n_0_[6]\,
      I2 => \aud_blk_count[7]_i_2_n_0\,
      I3 => \aud_blk_count[7]_i_3_n_0\,
      O => aud_blk_count(7)
    );
\aud_blk_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[5]\,
      I1 => \aud_blk_count_reg_n_0_[3]\,
      I2 => \aud_blk_count_reg_n_0_[1]\,
      I3 => \aud_blk_count_reg_n_0_[0]\,
      I4 => \aud_blk_count_reg_n_0_[2]\,
      I5 => \aud_blk_count_reg_n_0_[4]\,
      O => \aud_blk_count[7]_i_2_n_0\
    );
\aud_blk_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[5]\,
      I1 => \aud_blk_count_reg_n_0_[4]\,
      I2 => \aud_blk_count_reg_n_0_[0]\,
      I3 => \aud_blk_count_reg_n_0_[7]\,
      I4 => \aud_blk_count[7]_i_4_n_0\,
      O => \aud_blk_count[7]_i_3_n_0\
    );
\aud_blk_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[2]\,
      I1 => \aud_blk_count_reg_n_0_[3]\,
      I2 => \aud_blk_count_reg_n_0_[1]\,
      I3 => \aud_blk_count_reg_n_0_[6]\,
      O => \aud_blk_count[7]_i_4_n_0\
    );
\aud_blk_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \aud_blk_count[0]_i_1_n_0\,
      Q => \aud_blk_count_reg_n_0_[0]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(1),
      Q => \aud_blk_count_reg_n_0_[1]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(2),
      Q => \aud_blk_count_reg_n_0_[2]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(3),
      Q => \aud_blk_count_reg_n_0_[3]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(4),
      Q => \aud_blk_count_reg_n_0_[4]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(5),
      Q => \aud_blk_count_reg_n_0_[5]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(6),
      Q => \aud_blk_count_reg_n_0_[6]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => aud_blk_count(7),
      Q => \aud_blk_count_reg_n_0_[7]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(0),
      Q => \aud_blk_seq_reg_n_0_[0]\,
      S => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(100),
      Q => p_0_in1_in(99),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(101),
      Q => p_0_in1_in(100),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(102),
      Q => p_0_in1_in(101),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(103),
      Q => p_0_in1_in(102),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(104),
      Q => p_0_in1_in(103),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(105),
      Q => p_0_in1_in(104),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(106),
      Q => p_0_in1_in(105),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(107),
      Q => p_0_in1_in(106),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(108),
      Q => p_0_in1_in(107),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(109),
      Q => p_0_in1_in(108),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(10),
      Q => p_0_in1_in(9),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(110),
      Q => p_0_in1_in(109),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(111),
      Q => p_0_in1_in(110),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(112),
      Q => p_0_in1_in(111),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(113),
      Q => p_0_in1_in(112),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(114),
      Q => p_0_in1_in(113),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(115),
      Q => p_0_in1_in(114),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(116),
      Q => p_0_in1_in(115),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(117),
      Q => p_0_in1_in(116),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(118),
      Q => p_0_in1_in(117),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(119),
      Q => p_0_in1_in(118),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(11),
      Q => p_0_in1_in(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(120),
      Q => p_0_in1_in(119),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(121),
      Q => p_0_in1_in(120),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(122),
      Q => p_0_in1_in(121),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(123),
      Q => p_0_in1_in(122),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(124),
      Q => p_0_in1_in(123),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(125),
      Q => p_0_in1_in(124),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(126),
      Q => p_0_in1_in(125),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(127),
      Q => p_0_in1_in(126),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(128),
      Q => p_0_in1_in(127),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(129),
      Q => p_0_in1_in(128),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(12),
      Q => p_0_in1_in(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(130),
      Q => p_0_in1_in(129),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(131),
      Q => p_0_in1_in(130),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(132),
      Q => p_0_in1_in(131),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(133),
      Q => p_0_in1_in(132),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(134),
      Q => p_0_in1_in(133),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(135),
      Q => p_0_in1_in(134),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(136),
      Q => p_0_in1_in(135),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(137),
      Q => p_0_in1_in(136),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(138),
      Q => p_0_in1_in(137),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(139),
      Q => p_0_in1_in(138),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(13),
      Q => p_0_in1_in(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(140),
      Q => p_0_in1_in(139),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(141),
      Q => p_0_in1_in(140),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(142),
      Q => p_0_in1_in(141),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(143),
      Q => p_0_in1_in(142),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(144),
      Q => p_0_in1_in(143),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(145),
      Q => p_0_in1_in(144),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(146),
      Q => p_0_in1_in(145),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(147),
      Q => p_0_in1_in(146),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(148),
      Q => p_0_in1_in(147),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(149),
      Q => p_0_in1_in(148),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(14),
      Q => p_0_in1_in(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(150),
      Q => p_0_in1_in(149),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(151),
      Q => p_0_in1_in(150),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(152),
      Q => p_0_in1_in(151),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(153),
      Q => p_0_in1_in(152),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(154),
      Q => p_0_in1_in(153),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(155),
      Q => p_0_in1_in(154),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(156),
      Q => p_0_in1_in(155),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(157),
      Q => p_0_in1_in(156),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(158),
      Q => p_0_in1_in(157),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(159),
      Q => p_0_in1_in(158),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(15),
      Q => p_0_in1_in(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(160),
      Q => p_0_in1_in(159),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(161),
      Q => p_0_in1_in(160),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(162),
      Q => p_0_in1_in(161),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(163),
      Q => p_0_in1_in(162),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(164),
      Q => p_0_in1_in(163),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(165),
      Q => p_0_in1_in(164),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(166),
      Q => p_0_in1_in(165),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(167),
      Q => p_0_in1_in(166),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(168),
      Q => p_0_in1_in(167),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(169),
      Q => p_0_in1_in(168),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(16),
      Q => p_0_in1_in(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(170),
      Q => p_0_in1_in(169),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(171),
      Q => p_0_in1_in(170),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(172),
      Q => p_0_in1_in(171),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(173),
      Q => p_0_in1_in(172),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(174),
      Q => p_0_in1_in(173),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(175),
      Q => p_0_in1_in(174),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(176),
      Q => p_0_in1_in(175),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(177),
      Q => p_0_in1_in(176),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(178),
      Q => p_0_in1_in(177),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(179),
      Q => p_0_in1_in(178),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(17),
      Q => p_0_in1_in(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(180),
      Q => p_0_in1_in(179),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(181),
      Q => p_0_in1_in(180),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(182),
      Q => p_0_in1_in(181),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(183),
      Q => p_0_in1_in(182),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(184),
      Q => p_0_in1_in(183),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(185),
      Q => p_0_in1_in(184),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(186),
      Q => p_0_in1_in(185),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(187),
      Q => p_0_in1_in(186),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(188),
      Q => p_0_in1_in(187),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(189),
      Q => p_0_in1_in(188),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(18),
      Q => p_0_in1_in(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(190),
      Q => p_0_in1_in(189),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \aud_blk_seq_reg_n_0_[0]\,
      Q => p_0_in1_in(190),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(19),
      Q => p_0_in1_in(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(1),
      Q => p_0_in1_in(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(20),
      Q => p_0_in1_in(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(21),
      Q => p_0_in1_in(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(22),
      Q => p_0_in1_in(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(23),
      Q => p_0_in1_in(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(24),
      Q => p_0_in1_in(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(25),
      Q => p_0_in1_in(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(26),
      Q => p_0_in1_in(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(27),
      Q => p_0_in1_in(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(28),
      Q => p_0_in1_in(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(29),
      Q => p_0_in1_in(28),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(2),
      Q => p_0_in1_in(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(30),
      Q => p_0_in1_in(29),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(31),
      Q => p_0_in1_in(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(32),
      Q => p_0_in1_in(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(33),
      Q => p_0_in1_in(32),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(34),
      Q => p_0_in1_in(33),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(35),
      Q => p_0_in1_in(34),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(36),
      Q => p_0_in1_in(35),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(37),
      Q => p_0_in1_in(36),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(38),
      Q => p_0_in1_in(37),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(39),
      Q => p_0_in1_in(38),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(3),
      Q => p_0_in1_in(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(40),
      Q => p_0_in1_in(39),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(41),
      Q => p_0_in1_in(40),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(42),
      Q => p_0_in1_in(41),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(43),
      Q => p_0_in1_in(42),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(44),
      Q => p_0_in1_in(43),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(45),
      Q => p_0_in1_in(44),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(46),
      Q => p_0_in1_in(45),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(47),
      Q => p_0_in1_in(46),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(48),
      Q => p_0_in1_in(47),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(49),
      Q => p_0_in1_in(48),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(4),
      Q => p_0_in1_in(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(50),
      Q => p_0_in1_in(49),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(51),
      Q => p_0_in1_in(50),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(52),
      Q => p_0_in1_in(51),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(53),
      Q => p_0_in1_in(52),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(54),
      Q => p_0_in1_in(53),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(55),
      Q => p_0_in1_in(54),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(56),
      Q => p_0_in1_in(55),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(57),
      Q => p_0_in1_in(56),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(58),
      Q => p_0_in1_in(57),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(59),
      Q => p_0_in1_in(58),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(5),
      Q => p_0_in1_in(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(60),
      Q => p_0_in1_in(59),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(61),
      Q => p_0_in1_in(60),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(62),
      Q => p_0_in1_in(61),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(63),
      Q => p_0_in1_in(62),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(64),
      Q => p_0_in1_in(63),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(65),
      Q => p_0_in1_in(64),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(66),
      Q => p_0_in1_in(65),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(67),
      Q => p_0_in1_in(66),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(68),
      Q => p_0_in1_in(67),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(69),
      Q => p_0_in1_in(68),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(6),
      Q => p_0_in1_in(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(70),
      Q => p_0_in1_in(69),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(71),
      Q => p_0_in1_in(70),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(72),
      Q => p_0_in1_in(71),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(73),
      Q => p_0_in1_in(72),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(74),
      Q => p_0_in1_in(73),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(75),
      Q => p_0_in1_in(74),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(76),
      Q => p_0_in1_in(75),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(77),
      Q => p_0_in1_in(76),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(78),
      Q => p_0_in1_in(77),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(79),
      Q => p_0_in1_in(78),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(7),
      Q => p_0_in1_in(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(80),
      Q => p_0_in1_in(79),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(81),
      Q => p_0_in1_in(80),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(82),
      Q => p_0_in1_in(81),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(83),
      Q => p_0_in1_in(82),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(84),
      Q => p_0_in1_in(83),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(85),
      Q => p_0_in1_in(84),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(86),
      Q => p_0_in1_in(85),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(87),
      Q => p_0_in1_in(86),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(88),
      Q => p_0_in1_in(87),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(89),
      Q => p_0_in1_in(88),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(8),
      Q => p_0_in1_in(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(90),
      Q => p_0_in1_in(89),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(91),
      Q => p_0_in1_in(90),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(92),
      Q => p_0_in1_in(91),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(93),
      Q => p_0_in1_in(92),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(94),
      Q => p_0_in1_in(93),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(95),
      Q => p_0_in1_in(94),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(96),
      Q => p_0_in1_in(95),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(97),
      Q => p_0_in1_in(96),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(98),
      Q => p_0_in1_in(97),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(99),
      Q => p_0_in1_in(98),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_blk_seq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => p_0_in1_in(9),
      Q => p_0_in1_in(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_config_update_sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \aud_config_update_sync_reg[0]_0\(0),
      Q => aud_config_update_sync(0),
      R => pls_i_d1_reg(0)
    );
\aud_config_update_sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => aud_config_update_sync(0),
      Q => \^aud_config_update_sync_reg[2]_0\(0),
      R => pls_i_d1_reg(0)
    );
\aud_config_update_sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \^aud_config_update_sync_reg[2]_0\(0),
      Q => \^aud_config_update_sync_reg[2]_0\(1),
      R => pls_i_d1_reg(0)
    );
\aud_spdif_channel_status_latched_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(0),
      Q => aud_spdif_channel_status_latched(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(10),
      Q => aud_spdif_channel_status_latched(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(11),
      Q => aud_spdif_channel_status_latched(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(12),
      Q => aud_spdif_channel_status_latched(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(13),
      Q => aud_spdif_channel_status_latched(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(14),
      Q => aud_spdif_channel_status_latched(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(15),
      Q => aud_spdif_channel_status_latched(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(16),
      Q => aud_spdif_channel_status_latched(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(17),
      Q => aud_spdif_channel_status_latched(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(18),
      Q => aud_spdif_channel_status_latched(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(19),
      Q => aud_spdif_channel_status_latched(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(1),
      Q => aud_spdif_channel_status_latched(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(20),
      Q => aud_spdif_channel_status_latched(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(21),
      Q => aud_spdif_channel_status_latched(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(22),
      Q => aud_spdif_channel_status_latched(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(23),
      Q => aud_spdif_channel_status_latched(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(24),
      Q => aud_spdif_channel_status_latched(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(25),
      Q => aud_spdif_channel_status_latched(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(26),
      Q => aud_spdif_channel_status_latched(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(27),
      Q => aud_spdif_channel_status_latched(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(28),
      Q => aud_spdif_channel_status_latched(28),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(29),
      Q => aud_spdif_channel_status_latched(29),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(2),
      Q => aud_spdif_channel_status_latched(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(30),
      Q => aud_spdif_channel_status_latched(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(31),
      Q => aud_spdif_channel_status_latched(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(32),
      Q => aud_spdif_channel_status_latched(32),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(33),
      Q => aud_spdif_channel_status_latched(33),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(34),
      Q => aud_spdif_channel_status_latched(34),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(35),
      Q => aud_spdif_channel_status_latched(35),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(36),
      Q => aud_spdif_channel_status_latched(36),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(37),
      Q => aud_spdif_channel_status_latched(37),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(38),
      Q => aud_spdif_channel_status_latched(38),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(39),
      Q => aud_spdif_channel_status_latched(39),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(3),
      Q => aud_spdif_channel_status_latched(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(40),
      Q => aud_spdif_channel_status_latched(40),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(41),
      Q => aud_spdif_channel_status_latched(41),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(4),
      Q => aud_spdif_channel_status_latched(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(5),
      Q => aud_spdif_channel_status_latched(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(6),
      Q => aud_spdif_channel_status_latched(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(7),
      Q => aud_spdif_channel_status_latched(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(8),
      Q => aud_spdif_channel_status_latched(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\aud_spdif_channel_status_latched_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^req_synced_d1_reg\,
      D => \aud_spdif_channel_status_latched_reg[41]_0\(9),
      Q => aud_spdif_channel_status_latched(9),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_7\
    );
\audio_sample_ch1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_7\
    );
\audio_sample_ch1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_7\
    );
\audio_sample_ch1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_7\
    );
\audio_sample_ch1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_7\
    );
\audio_sample_ch1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_7\
    );
\audio_sample_ch1[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_7\
    );
\audio_sample_ch1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_7\
    );
\audio_sample_ch1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_7\
    );
\audio_sample_ch1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch10(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch1_reg[22]_0\(0),
      I3 => \audio_sample_ch1_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_7\
    );
\audio_sample_ch1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_60,
      Q => audio_sample_ch1(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(9),
      Q => \audio_sample_ch1_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(10),
      Q => \audio_sample_ch1_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(11),
      Q => \audio_sample_ch1_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(12),
      Q => \audio_sample_ch1_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(13),
      Q => \audio_sample_ch1_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(14),
      Q => \audio_sample_ch1_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_59,
      Q => \audio_sample_ch1_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch1_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch1_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch1_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch1_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch1_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch1_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch1_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch1_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch1_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch10(16 downto 9),
      S(7) => \audio_sample_ch1_reg_n_0_[16]\,
      S(6) => \audio_sample_ch1_reg_n_0_[15]\,
      S(5) => \audio_sample_ch1_reg_n_0_[14]\,
      S(4) => \audio_sample_ch1_reg_n_0_[13]\,
      S(3) => \audio_sample_ch1_reg_n_0_[12]\,
      S(2) => \audio_sample_ch1_reg_n_0_[11]\,
      S(1) => \audio_sample_ch1_reg_n_0_[10]\,
      S(0) => \audio_sample_ch1_reg_n_0_[9]\
    );
\audio_sample_ch1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(15),
      Q => \audio_sample_ch1_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_58,
      Q => \audio_sample_ch1_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_57,
      Q => \audio_sample_ch1_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(0),
      Q => audio_sample_ch1(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_56,
      Q => \audio_sample_ch1_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_55,
      Q => \audio_sample_ch1_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_54,
      Q => \audio_sample_ch1_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch1_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch1_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch1_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch1_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch1_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch1_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch1_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch1_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch1_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch10(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch1_reg_n_0_[23]\,
      S(5) => \audio_sample_ch1_reg_n_0_[22]\,
      S(4) => \audio_sample_ch1_reg_n_0_[21]\,
      S(3) => \audio_sample_ch1_reg_n_0_[20]\,
      S(2) => \audio_sample_ch1_reg_n_0_[19]\,
      S(1) => \audio_sample_ch1_reg_n_0_[18]\,
      S(0) => \audio_sample_ch1_reg_n_0_[17]\
    );
\audio_sample_ch1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(16),
      Q => \audio_sample_ch1_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(1),
      Q => audio_sample_ch1(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(2),
      Q => audio_sample_ch1(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(3),
      Q => audio_sample_ch1(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(4),
      Q => audio_sample_ch1(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(5),
      Q => audio_sample_ch1(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(6),
      Q => audio_sample_ch1(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch1(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch1_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch1_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch1_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch1_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch1_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch1_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch1_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch1_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch10(8),
      O(6 downto 0) => \audio_sample_ch1_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch1_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch1(7 downto 1)
    );
\audio_sample_ch1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(7),
      Q => \audio_sample_ch1_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch1_reg[23]_0\(8),
      Q => \audio_sample_ch1_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_6\
    );
\audio_sample_ch2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_6\
    );
\audio_sample_ch2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_6\
    );
\audio_sample_ch2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_6\
    );
\audio_sample_ch2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_6\
    );
\audio_sample_ch2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_6\
    );
\audio_sample_ch2[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_6\
    );
\audio_sample_ch2[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_6\
    );
\audio_sample_ch2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_6\
    );
\audio_sample_ch2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch20(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch2_reg[22]_0\(0),
      I3 => \audio_sample_ch2_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_6\
    );
\audio_sample_ch2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_53,
      Q => audio_sample_ch2(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(9),
      Q => \audio_sample_ch2_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(10),
      Q => \audio_sample_ch2_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(11),
      Q => \audio_sample_ch2_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(12),
      Q => \audio_sample_ch2_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(13),
      Q => \audio_sample_ch2_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(14),
      Q => \audio_sample_ch2_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_52,
      Q => \audio_sample_ch2_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch2_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch2_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch2_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch2_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch2_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch2_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch2_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch2_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch2_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch20(16 downto 9),
      S(7) => \audio_sample_ch2_reg_n_0_[16]\,
      S(6) => \audio_sample_ch2_reg_n_0_[15]\,
      S(5) => \audio_sample_ch2_reg_n_0_[14]\,
      S(4) => \audio_sample_ch2_reg_n_0_[13]\,
      S(3) => \audio_sample_ch2_reg_n_0_[12]\,
      S(2) => \audio_sample_ch2_reg_n_0_[11]\,
      S(1) => \audio_sample_ch2_reg_n_0_[10]\,
      S(0) => \audio_sample_ch2_reg_n_0_[9]\
    );
\audio_sample_ch2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(15),
      Q => \audio_sample_ch2_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_51,
      Q => \audio_sample_ch2_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_50,
      Q => \audio_sample_ch2_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(0),
      Q => audio_sample_ch2(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_49,
      Q => \audio_sample_ch2_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_48,
      Q => \audio_sample_ch2_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_47,
      Q => \audio_sample_ch2_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch2_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch2_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch2_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch2_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch2_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch2_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch2_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch2_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch2_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch20(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch2_reg_n_0_[23]\,
      S(5) => \audio_sample_ch2_reg_n_0_[22]\,
      S(4) => \audio_sample_ch2_reg_n_0_[21]\,
      S(3) => \audio_sample_ch2_reg_n_0_[20]\,
      S(2) => \audio_sample_ch2_reg_n_0_[19]\,
      S(1) => \audio_sample_ch2_reg_n_0_[18]\,
      S(0) => \audio_sample_ch2_reg_n_0_[17]\
    );
\audio_sample_ch2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(16),
      Q => \audio_sample_ch2_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(1),
      Q => audio_sample_ch2(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(2),
      Q => audio_sample_ch2(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(3),
      Q => audio_sample_ch2(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(4),
      Q => audio_sample_ch2(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(5),
      Q => audio_sample_ch2(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(6),
      Q => audio_sample_ch2(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch2(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch2_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch2_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch2_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch2_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch2_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch2_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch2_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch2_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch20(8),
      O(6 downto 0) => \audio_sample_ch2_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch2_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch2(7 downto 1)
    );
\audio_sample_ch2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(7),
      Q => \audio_sample_ch2_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch2_reg[23]_0\(8),
      Q => \audio_sample_ch2_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_5\
    );
\audio_sample_ch3[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_5\
    );
\audio_sample_ch3[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_5\
    );
\audio_sample_ch3[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_5\
    );
\audio_sample_ch3[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_5\
    );
\audio_sample_ch3[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_5\
    );
\audio_sample_ch3[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_5\
    );
\audio_sample_ch3[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_5\
    );
\audio_sample_ch3[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_5\
    );
\audio_sample_ch3[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch30(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch3_reg[22]_0\(0),
      I3 => \audio_sample_ch3_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_5\
    );
\audio_sample_ch3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_46,
      Q => audio_sample_ch3(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(9),
      Q => \audio_sample_ch3_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(10),
      Q => \audio_sample_ch3_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(11),
      Q => \audio_sample_ch3_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(12),
      Q => \audio_sample_ch3_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(13),
      Q => \audio_sample_ch3_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(14),
      Q => \audio_sample_ch3_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_45,
      Q => \audio_sample_ch3_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch3_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch3_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch3_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch3_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch3_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch3_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch3_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch3_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch3_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch30(16 downto 9),
      S(7) => \audio_sample_ch3_reg_n_0_[16]\,
      S(6) => \audio_sample_ch3_reg_n_0_[15]\,
      S(5) => \audio_sample_ch3_reg_n_0_[14]\,
      S(4) => \audio_sample_ch3_reg_n_0_[13]\,
      S(3) => \audio_sample_ch3_reg_n_0_[12]\,
      S(2) => \audio_sample_ch3_reg_n_0_[11]\,
      S(1) => \audio_sample_ch3_reg_n_0_[10]\,
      S(0) => \audio_sample_ch3_reg_n_0_[9]\
    );
\audio_sample_ch3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(15),
      Q => \audio_sample_ch3_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_44,
      Q => \audio_sample_ch3_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_43,
      Q => \audio_sample_ch3_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(0),
      Q => audio_sample_ch3(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_42,
      Q => \audio_sample_ch3_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_41,
      Q => \audio_sample_ch3_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_40,
      Q => \audio_sample_ch3_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch3_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch3_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch3_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch3_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch3_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch3_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch3_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch3_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch3_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch30(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch3_reg_n_0_[23]\,
      S(5) => \audio_sample_ch3_reg_n_0_[22]\,
      S(4) => \audio_sample_ch3_reg_n_0_[21]\,
      S(3) => \audio_sample_ch3_reg_n_0_[20]\,
      S(2) => \audio_sample_ch3_reg_n_0_[19]\,
      S(1) => \audio_sample_ch3_reg_n_0_[18]\,
      S(0) => \audio_sample_ch3_reg_n_0_[17]\
    );
\audio_sample_ch3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(16),
      Q => \audio_sample_ch3_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(1),
      Q => audio_sample_ch3(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(2),
      Q => audio_sample_ch3(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(3),
      Q => audio_sample_ch3(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(4),
      Q => audio_sample_ch3(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(5),
      Q => audio_sample_ch3(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(6),
      Q => audio_sample_ch3(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch3(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch3_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch3_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch3_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch3_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch3_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch3_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch3_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch3_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch30(8),
      O(6 downto 0) => \audio_sample_ch3_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch3_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch3(7 downto 1)
    );
\audio_sample_ch3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(7),
      Q => \audio_sample_ch3_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch3_reg[23]_0\(8),
      Q => \audio_sample_ch3_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_4\
    );
\audio_sample_ch4[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_4\
    );
\audio_sample_ch4[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_4\
    );
\audio_sample_ch4[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_4\
    );
\audio_sample_ch4[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_4\
    );
\audio_sample_ch4[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_4\
    );
\audio_sample_ch4[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_4\
    );
\audio_sample_ch4[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_4\
    );
\audio_sample_ch4[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_4\
    );
\audio_sample_ch4[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch40(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch4_reg[22]_0\(0),
      I3 => \audio_sample_ch4_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_4\
    );
\audio_sample_ch4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_39,
      Q => audio_sample_ch4(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(9),
      Q => \audio_sample_ch4_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(10),
      Q => \audio_sample_ch4_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(11),
      Q => \audio_sample_ch4_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(12),
      Q => \audio_sample_ch4_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(13),
      Q => \audio_sample_ch4_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(14),
      Q => \audio_sample_ch4_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_38,
      Q => \audio_sample_ch4_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch4_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch4_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch4_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch4_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch4_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch4_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch4_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch4_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch4_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch40(16 downto 9),
      S(7) => \audio_sample_ch4_reg_n_0_[16]\,
      S(6) => \audio_sample_ch4_reg_n_0_[15]\,
      S(5) => \audio_sample_ch4_reg_n_0_[14]\,
      S(4) => \audio_sample_ch4_reg_n_0_[13]\,
      S(3) => \audio_sample_ch4_reg_n_0_[12]\,
      S(2) => \audio_sample_ch4_reg_n_0_[11]\,
      S(1) => \audio_sample_ch4_reg_n_0_[10]\,
      S(0) => \audio_sample_ch4_reg_n_0_[9]\
    );
\audio_sample_ch4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(15),
      Q => \audio_sample_ch4_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_37,
      Q => \audio_sample_ch4_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_36,
      Q => \audio_sample_ch4_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(0),
      Q => audio_sample_ch4(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_35,
      Q => \audio_sample_ch4_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_34,
      Q => \audio_sample_ch4_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_33,
      Q => \audio_sample_ch4_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch4_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch4_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch4_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch4_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch4_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch4_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch4_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch4_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch4_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch40(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch4_reg_n_0_[23]\,
      S(5) => \audio_sample_ch4_reg_n_0_[22]\,
      S(4) => \audio_sample_ch4_reg_n_0_[21]\,
      S(3) => \audio_sample_ch4_reg_n_0_[20]\,
      S(2) => \audio_sample_ch4_reg_n_0_[19]\,
      S(1) => \audio_sample_ch4_reg_n_0_[18]\,
      S(0) => \audio_sample_ch4_reg_n_0_[17]\
    );
\audio_sample_ch4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(16),
      Q => \audio_sample_ch4_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(1),
      Q => audio_sample_ch4(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(2),
      Q => audio_sample_ch4(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(3),
      Q => audio_sample_ch4(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(4),
      Q => audio_sample_ch4(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(5),
      Q => audio_sample_ch4(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(6),
      Q => audio_sample_ch4(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch4(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch4_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch4_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch4_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch4_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch4_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch4_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch4_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch4_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch40(8),
      O(6 downto 0) => \audio_sample_ch4_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch4_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch4(7 downto 1)
    );
\audio_sample_ch4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(7),
      Q => \audio_sample_ch4_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch4_reg[23]_0\(8),
      Q => \audio_sample_ch4_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_3\
    );
\audio_sample_ch5[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_3\
    );
\audio_sample_ch5[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_3\
    );
\audio_sample_ch5[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_3\
    );
\audio_sample_ch5[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_3\
    );
\audio_sample_ch5[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_3\
    );
\audio_sample_ch5[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_3\
    );
\audio_sample_ch5[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_3\
    );
\audio_sample_ch5[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_3\
    );
\audio_sample_ch5[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch50(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch5_reg[22]_0\(0),
      I3 => \audio_sample_ch5_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_3\
    );
\audio_sample_ch5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_32,
      Q => audio_sample_ch5(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(9),
      Q => \audio_sample_ch5_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(10),
      Q => \audio_sample_ch5_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(11),
      Q => \audio_sample_ch5_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(12),
      Q => \audio_sample_ch5_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(13),
      Q => \audio_sample_ch5_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(14),
      Q => \audio_sample_ch5_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_31,
      Q => \audio_sample_ch5_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch5_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch5_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch5_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch5_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch5_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch5_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch5_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch5_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch5_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch50(16 downto 9),
      S(7) => \audio_sample_ch5_reg_n_0_[16]\,
      S(6) => \audio_sample_ch5_reg_n_0_[15]\,
      S(5) => \audio_sample_ch5_reg_n_0_[14]\,
      S(4) => \audio_sample_ch5_reg_n_0_[13]\,
      S(3) => \audio_sample_ch5_reg_n_0_[12]\,
      S(2) => \audio_sample_ch5_reg_n_0_[11]\,
      S(1) => \audio_sample_ch5_reg_n_0_[10]\,
      S(0) => \audio_sample_ch5_reg_n_0_[9]\
    );
\audio_sample_ch5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(15),
      Q => \audio_sample_ch5_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_30,
      Q => \audio_sample_ch5_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_29,
      Q => \audio_sample_ch5_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(0),
      Q => audio_sample_ch5(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_28,
      Q => \audio_sample_ch5_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_27,
      Q => \audio_sample_ch5_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_26,
      Q => \audio_sample_ch5_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch5_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch5_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch5_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch5_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch5_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch5_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch5_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch5_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch5_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch50(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch5_reg_n_0_[23]\,
      S(5) => \audio_sample_ch5_reg_n_0_[22]\,
      S(4) => \audio_sample_ch5_reg_n_0_[21]\,
      S(3) => \audio_sample_ch5_reg_n_0_[20]\,
      S(2) => \audio_sample_ch5_reg_n_0_[19]\,
      S(1) => \audio_sample_ch5_reg_n_0_[18]\,
      S(0) => \audio_sample_ch5_reg_n_0_[17]\
    );
\audio_sample_ch5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(16),
      Q => \audio_sample_ch5_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(1),
      Q => audio_sample_ch5(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(2),
      Q => audio_sample_ch5(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(3),
      Q => audio_sample_ch5(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(4),
      Q => audio_sample_ch5(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(5),
      Q => audio_sample_ch5(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(6),
      Q => audio_sample_ch5(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch5(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch5_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch5_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch5_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch5_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch5_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch5_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch5_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch5_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch50(8),
      O(6 downto 0) => \audio_sample_ch5_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch5_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch5(7 downto 1)
    );
\audio_sample_ch5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(7),
      Q => \audio_sample_ch5_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch5_reg[23]_0\(8),
      Q => \audio_sample_ch5_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_2\
    );
\audio_sample_ch6[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_2\
    );
\audio_sample_ch6[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_2\
    );
\audio_sample_ch6[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_2\
    );
\audio_sample_ch6[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_2\
    );
\audio_sample_ch6[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_2\
    );
\audio_sample_ch6[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_2\
    );
\audio_sample_ch6[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_2\
    );
\audio_sample_ch6[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_2\
    );
\audio_sample_ch6[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch60(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch6_reg[22]_0\(0),
      I3 => \audio_sample_ch6_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_2\
    );
\audio_sample_ch6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_25,
      Q => audio_sample_ch6(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(9),
      Q => \audio_sample_ch6_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(10),
      Q => \audio_sample_ch6_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(11),
      Q => \audio_sample_ch6_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(12),
      Q => \audio_sample_ch6_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(13),
      Q => \audio_sample_ch6_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(14),
      Q => \audio_sample_ch6_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_24,
      Q => \audio_sample_ch6_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch6_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch6_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch6_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch6_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch6_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch6_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch6_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch6_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch6_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch60(16 downto 9),
      S(7) => \audio_sample_ch6_reg_n_0_[16]\,
      S(6) => \audio_sample_ch6_reg_n_0_[15]\,
      S(5) => \audio_sample_ch6_reg_n_0_[14]\,
      S(4) => \audio_sample_ch6_reg_n_0_[13]\,
      S(3) => \audio_sample_ch6_reg_n_0_[12]\,
      S(2) => \audio_sample_ch6_reg_n_0_[11]\,
      S(1) => \audio_sample_ch6_reg_n_0_[10]\,
      S(0) => \audio_sample_ch6_reg_n_0_[9]\
    );
\audio_sample_ch6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(15),
      Q => \audio_sample_ch6_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_23,
      Q => \audio_sample_ch6_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_22,
      Q => \audio_sample_ch6_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(0),
      Q => audio_sample_ch6(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_21,
      Q => \audio_sample_ch6_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_20,
      Q => \audio_sample_ch6_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_19,
      Q => \audio_sample_ch6_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch6_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch6_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch6_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch6_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch6_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch6_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch6_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch6_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch6_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch60(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch6_reg_n_0_[23]\,
      S(5) => \audio_sample_ch6_reg_n_0_[22]\,
      S(4) => \audio_sample_ch6_reg_n_0_[21]\,
      S(3) => \audio_sample_ch6_reg_n_0_[20]\,
      S(2) => \audio_sample_ch6_reg_n_0_[19]\,
      S(1) => \audio_sample_ch6_reg_n_0_[18]\,
      S(0) => \audio_sample_ch6_reg_n_0_[17]\
    );
\audio_sample_ch6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(16),
      Q => \audio_sample_ch6_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(1),
      Q => audio_sample_ch6(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(2),
      Q => audio_sample_ch6(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(3),
      Q => audio_sample_ch6(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(4),
      Q => audio_sample_ch6(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(5),
      Q => audio_sample_ch6(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(6),
      Q => audio_sample_ch6(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch6(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch6_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch6_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch6_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch6_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch6_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch6_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch6_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch6_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch60(8),
      O(6 downto 0) => \audio_sample_ch6_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch6_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch6(7 downto 1)
    );
\audio_sample_ch6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(7),
      Q => \audio_sample_ch6_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch6_reg[23]_0\(8),
      Q => \audio_sample_ch6_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(10),
      I1 => sine_pattern(10),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_1\
    );
\audio_sample_ch7[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(11),
      I1 => sine_pattern(11),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_1\
    );
\audio_sample_ch7[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(12),
      I1 => sine_pattern(12),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_1\
    );
\audio_sample_ch7[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(13),
      I1 => sine_pattern(13),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_1\
    );
\audio_sample_ch7[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(14),
      I1 => sine_pattern(14),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_1\
    );
\audio_sample_ch7[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(15),
      I1 => sine_pattern(15),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_1\
    );
\audio_sample_ch7[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(17),
      I1 => sine_pattern(17),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_1\
    );
\audio_sample_ch7[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(23),
      I1 => sine_pattern(23),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_1\
    );
\audio_sample_ch7[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(8),
      I1 => sine_pattern(8),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_1\
    );
\audio_sample_ch7[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch70(9),
      I1 => sine_pattern(9),
      I2 => \audio_sample_ch7_reg[22]_0\(0),
      I3 => \audio_sample_ch7_reg[22]_0\(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_1\
    );
\audio_sample_ch7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_18,
      Q => audio_sample_ch7(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(9),
      Q => \audio_sample_ch7_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(10),
      Q => \audio_sample_ch7_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(11),
      Q => \audio_sample_ch7_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(12),
      Q => \audio_sample_ch7_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(13),
      Q => \audio_sample_ch7_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(14),
      Q => \audio_sample_ch7_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_17,
      Q => \audio_sample_ch7_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch7_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch7_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch7_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch7_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch7_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch7_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch7_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch7_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch7_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch70(16 downto 9),
      S(7) => \audio_sample_ch7_reg_n_0_[16]\,
      S(6) => \audio_sample_ch7_reg_n_0_[15]\,
      S(5) => \audio_sample_ch7_reg_n_0_[14]\,
      S(4) => \audio_sample_ch7_reg_n_0_[13]\,
      S(3) => \audio_sample_ch7_reg_n_0_[12]\,
      S(2) => \audio_sample_ch7_reg_n_0_[11]\,
      S(1) => \audio_sample_ch7_reg_n_0_[10]\,
      S(0) => \audio_sample_ch7_reg_n_0_[9]\
    );
\audio_sample_ch7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(15),
      Q => \audio_sample_ch7_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_16,
      Q => \audio_sample_ch7_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_15,
      Q => \audio_sample_ch7_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(0),
      Q => audio_sample_ch7(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_14,
      Q => \audio_sample_ch7_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_13,
      Q => \audio_sample_ch7_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_12,
      Q => \audio_sample_ch7_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch7_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch7_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch7_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch7_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch7_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch7_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch7_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch7_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch7_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch70(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch7_reg_n_0_[23]\,
      S(5) => \audio_sample_ch7_reg_n_0_[22]\,
      S(4) => \audio_sample_ch7_reg_n_0_[21]\,
      S(3) => \audio_sample_ch7_reg_n_0_[20]\,
      S(2) => \audio_sample_ch7_reg_n_0_[19]\,
      S(1) => \audio_sample_ch7_reg_n_0_[18]\,
      S(0) => \audio_sample_ch7_reg_n_0_[17]\
    );
\audio_sample_ch7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(16),
      Q => \audio_sample_ch7_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(1),
      Q => audio_sample_ch7(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(2),
      Q => audio_sample_ch7(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(3),
      Q => audio_sample_ch7(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(4),
      Q => audio_sample_ch7(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(5),
      Q => audio_sample_ch7(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(6),
      Q => audio_sample_ch7(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => audio_sample_ch7(0),
      CI_TOP => '0',
      CO(7) => \audio_sample_ch7_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch7_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch7_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch7_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch7_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch7_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch7_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch7_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch70(8),
      O(6 downto 0) => \audio_sample_ch7_reg[0]_0\(6 downto 0),
      S(7) => \audio_sample_ch7_reg_n_0_[8]\,
      S(6 downto 0) => audio_sample_ch7(7 downto 1)
    );
\audio_sample_ch7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(7),
      Q => \audio_sample_ch7_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch7_reg[23]_0\(8),
      Q => \audio_sample_ch7_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(10),
      I1 => sine_pattern(10),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[10]\,
      O => \sine_pattern_reg[10]_0\
    );
\audio_sample_ch8[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(11),
      I1 => sine_pattern(11),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[11]\,
      O => \sine_pattern_reg[11]_0\
    );
\audio_sample_ch8[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(12),
      I1 => sine_pattern(12),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[12]\,
      O => \sine_pattern_reg[12]_0\
    );
\audio_sample_ch8[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(13),
      I1 => sine_pattern(13),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[13]\,
      O => \sine_pattern_reg[13]_0\
    );
\audio_sample_ch8[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(14),
      I1 => sine_pattern(14),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[14]\,
      O => \sine_pattern_reg[14]_0\
    );
\audio_sample_ch8[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(15),
      I1 => sine_pattern(15),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[15]\,
      O => \sine_pattern_reg[15]_0\
    );
\audio_sample_ch8[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(17),
      I1 => sine_pattern(17),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[17]\,
      O => \sine_pattern_reg[17]_0\
    );
\audio_sample_ch8[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(23),
      I1 => sine_pattern(23),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[23]\,
      O => \sine_pattern_reg[23]_0\
    );
\audio_sample_ch8[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(8),
      I1 => sine_pattern(8),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[8]\,
      O => \sine_pattern_reg[8]_0\
    );
\audio_sample_ch8[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => audio_sample_ch80(9),
      I1 => sine_pattern(9),
      I2 => dest_out(0),
      I3 => dest_out(1),
      I4 => \ping_sine_sample_ch_reg_n_0_[9]\,
      O => \sine_pattern_reg[9]_0\
    );
\audio_sample_ch8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_11,
      Q => \audio_sample_ch8_reg_n_0_[0]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(9),
      Q => \audio_sample_ch8_reg_n_0_[10]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(10),
      Q => \audio_sample_ch8_reg_n_0_[11]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(11),
      Q => \audio_sample_ch8_reg_n_0_[12]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(12),
      Q => \audio_sample_ch8_reg_n_0_[13]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(13),
      Q => \audio_sample_ch8_reg_n_0_[14]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(14),
      Q => \audio_sample_ch8_reg_n_0_[15]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_10,
      Q => \audio_sample_ch8_reg_n_0_[16]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch8_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch8_reg[16]_i_2_n_0\,
      CO(6) => \audio_sample_ch8_reg[16]_i_2_n_1\,
      CO(5) => \audio_sample_ch8_reg[16]_i_2_n_2\,
      CO(4) => \audio_sample_ch8_reg[16]_i_2_n_3\,
      CO(3) => \audio_sample_ch8_reg[16]_i_2_n_4\,
      CO(2) => \audio_sample_ch8_reg[16]_i_2_n_5\,
      CO(1) => \audio_sample_ch8_reg[16]_i_2_n_6\,
      CO(0) => \audio_sample_ch8_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => audio_sample_ch80(16 downto 9),
      S(7) => \audio_sample_ch8_reg_n_0_[16]\,
      S(6) => \audio_sample_ch8_reg_n_0_[15]\,
      S(5) => \audio_sample_ch8_reg_n_0_[14]\,
      S(4) => \audio_sample_ch8_reg_n_0_[13]\,
      S(3) => \audio_sample_ch8_reg_n_0_[12]\,
      S(2) => \audio_sample_ch8_reg_n_0_[11]\,
      S(1) => \audio_sample_ch8_reg_n_0_[10]\,
      S(0) => \audio_sample_ch8_reg_n_0_[9]\
    );
\audio_sample_ch8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(15),
      Q => \audio_sample_ch8_reg_n_0_[17]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_9,
      Q => \audio_sample_ch8_reg_n_0_[18]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_8,
      Q => \audio_sample_ch8_reg_n_0_[19]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(0),
      Q => \audio_sample_ch8_reg_n_0_[1]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_7,
      Q => \audio_sample_ch8_reg_n_0_[20]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_6,
      Q => \audio_sample_ch8_reg_n_0_[21]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_5,
      Q => \audio_sample_ch8_reg_n_0_[22]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[22]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch8_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_audio_sample_ch8_reg[22]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \audio_sample_ch8_reg[22]_i_2_n_2\,
      CO(4) => \audio_sample_ch8_reg[22]_i_2_n_3\,
      CO(3) => \audio_sample_ch8_reg[22]_i_2_n_4\,
      CO(2) => \audio_sample_ch8_reg[22]_i_2_n_5\,
      CO(1) => \audio_sample_ch8_reg[22]_i_2_n_6\,
      CO(0) => \audio_sample_ch8_reg[22]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_audio_sample_ch8_reg[22]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => audio_sample_ch80(23 downto 17),
      S(7) => '0',
      S(6) => \audio_sample_ch8_reg_n_0_[23]\,
      S(5) => \audio_sample_ch8_reg_n_0_[22]\,
      S(4) => \audio_sample_ch8_reg_n_0_[21]\,
      S(3) => \audio_sample_ch8_reg_n_0_[20]\,
      S(2) => \audio_sample_ch8_reg_n_0_[19]\,
      S(1) => \audio_sample_ch8_reg_n_0_[18]\,
      S(0) => \audio_sample_ch8_reg_n_0_[17]\
    );
\audio_sample_ch8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(16),
      Q => \audio_sample_ch8_reg_n_0_[23]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(1),
      Q => \audio_sample_ch8_reg_n_0_[2]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(2),
      Q => \audio_sample_ch8_reg_n_0_[3]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(3),
      Q => \audio_sample_ch8_reg_n_0_[4]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(4),
      Q => \audio_sample_ch8_reg_n_0_[5]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(5),
      Q => \audio_sample_ch8_reg_n_0_[6]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(6),
      Q => \audio_sample_ch8_reg_n_0_[7]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \audio_sample_ch8_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \audio_sample_ch8_reg[7]_i_2_n_0\,
      CO(6) => \audio_sample_ch8_reg[7]_i_2_n_1\,
      CO(5) => \audio_sample_ch8_reg[7]_i_2_n_2\,
      CO(4) => \audio_sample_ch8_reg[7]_i_2_n_3\,
      CO(3) => \audio_sample_ch8_reg[7]_i_2_n_4\,
      CO(2) => \audio_sample_ch8_reg[7]_i_2_n_5\,
      CO(1) => \audio_sample_ch8_reg[7]_i_2_n_6\,
      CO(0) => \audio_sample_ch8_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => audio_sample_ch80(8),
      O(6 downto 0) => O(6 downto 0),
      S(7) => \audio_sample_ch8_reg_n_0_[8]\,
      S(6) => \audio_sample_ch8_reg_n_0_[7]\,
      S(5) => \audio_sample_ch8_reg_n_0_[6]\,
      S(4) => \audio_sample_ch8_reg_n_0_[5]\,
      S(3) => \audio_sample_ch8_reg_n_0_[4]\,
      S(2) => \audio_sample_ch8_reg_n_0_[3]\,
      S(1) => \audio_sample_ch8_reg_n_0_[2]\,
      S(0) => \audio_sample_ch8_reg_n_0_[1]\
    );
\audio_sample_ch8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(7),
      Q => \audio_sample_ch8_reg_n_0_[8]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\audio_sample_ch8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => audio_sample_ch8,
      D => \audio_sample_ch8_reg[23]_0\(8),
      Q => \audio_sample_ch8_reg_n_0_[9]\,
      R => \ch8_rd_data_reg[4]_0\
    );
axis_aud_pattern_tvalid_out_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axis_tvalid_from_patgen,
      I1 => axis_aud_pattern_tvalid_out_0,
      I2 => axis_aud_pattern_tvalid_in,
      O => axis_aud_pattern_tvalid_out
    );
\axis_ch_handshake_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => '0',
      Q => axis_ch_handshake(0),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(0),
      Q => axis_ch_handshake(1),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(1),
      Q => axis_ch_handshake(2),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(2),
      Q => axis_ch_handshake(3),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(3),
      Q => axis_ch_handshake(4),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(4),
      Q => axis_ch_handshake(5),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(5),
      Q => axis_ch_handshake(6),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(6),
      Q => axis_ch_handshake(7),
      S => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_ch_handshake_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \axis_ch_handshake_reg[0]_0\(0),
      D => axis_ch_handshake(7),
      Q => \axis_ch_handshake_reg[8]_0\(0),
      R => \axis_ch_handshake_reg[7]_0\(0)
    );
\axis_data_egress[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => ch3_rd_data(0),
      I1 => i_axis_id_egress_q(1),
      I2 => ch2_rd_data(1),
      I3 => i_axis_id_egress_q(0),
      I4 => ch1_rd_data(0),
      O => \axis_data_egress[0]_i_2_n_0\
    );
\axis_data_egress[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => ch7_rd_data(0),
      I1 => i_axis_id_egress_q(1),
      I2 => ch2_rd_data(1),
      I3 => i_axis_id_egress_q(0),
      I4 => ch5_rd_data(0),
      O => \axis_data_egress[0]_i_3_n_0\
    );
\axis_data_egress[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(10),
      I1 => ch3_rd_data(10),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(10),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(10),
      O => \axis_data_egress[10]_i_2_n_0\
    );
\axis_data_egress[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(10),
      I1 => ch7_rd_data(10),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(10),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(10),
      O => \axis_data_egress[10]_i_3_n_0\
    );
\axis_data_egress[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(11),
      I1 => ch3_rd_data(11),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(11),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(11),
      O => \axis_data_egress[11]_i_2_n_0\
    );
\axis_data_egress[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(11),
      I1 => ch7_rd_data(11),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(11),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(11),
      O => \axis_data_egress[11]_i_3_n_0\
    );
\axis_data_egress[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(12),
      I1 => ch3_rd_data(12),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(12),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(12),
      O => \axis_data_egress[12]_i_2_n_0\
    );
\axis_data_egress[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(12),
      I1 => ch7_rd_data(12),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(12),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(12),
      O => \axis_data_egress[12]_i_3_n_0\
    );
\axis_data_egress[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(13),
      I1 => ch3_rd_data(13),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(13),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(13),
      O => \axis_data_egress[13]_i_2_n_0\
    );
\axis_data_egress[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(13),
      I1 => ch7_rd_data(13),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(13),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(13),
      O => \axis_data_egress[13]_i_3_n_0\
    );
\axis_data_egress[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(14),
      I1 => ch3_rd_data(14),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(14),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(14),
      O => \axis_data_egress[14]_i_2_n_0\
    );
\axis_data_egress[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(14),
      I1 => ch7_rd_data(14),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(14),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(14),
      O => \axis_data_egress[14]_i_3_n_0\
    );
\axis_data_egress[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(15),
      I1 => ch3_rd_data(15),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(15),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(15),
      O => \axis_data_egress[15]_i_2_n_0\
    );
\axis_data_egress[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(15),
      I1 => ch7_rd_data(15),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(15),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(15),
      O => \axis_data_egress[15]_i_3_n_0\
    );
\axis_data_egress[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(16),
      I1 => ch3_rd_data(16),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(16),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(16),
      O => \axis_data_egress[16]_i_2_n_0\
    );
\axis_data_egress[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(16),
      I1 => ch7_rd_data(16),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(16),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(16),
      O => \axis_data_egress[16]_i_3_n_0\
    );
\axis_data_egress[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(17),
      I1 => ch3_rd_data(17),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(17),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(17),
      O => \axis_data_egress[17]_i_2_n_0\
    );
\axis_data_egress[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(17),
      I1 => ch7_rd_data(17),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(17),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(17),
      O => \axis_data_egress[17]_i_3_n_0\
    );
\axis_data_egress[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(18),
      I1 => ch3_rd_data(18),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(18),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(18),
      O => \axis_data_egress[18]_i_2_n_0\
    );
\axis_data_egress[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(18),
      I1 => ch7_rd_data(18),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(18),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(18),
      O => \axis_data_egress[18]_i_3_n_0\
    );
\axis_data_egress[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(19),
      I1 => ch3_rd_data(19),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(19),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(19),
      O => \axis_data_egress[19]_i_2_n_0\
    );
\axis_data_egress[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(19),
      I1 => ch7_rd_data(19),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(19),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(19),
      O => \axis_data_egress[19]_i_3_n_0\
    );
\axis_data_egress[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => ch3_rd_data(1),
      I1 => i_axis_id_egress_q(1),
      I2 => ch2_rd_data(1),
      I3 => i_axis_id_egress_q(0),
      I4 => ch1_rd_data(1),
      O => \axis_data_egress[1]_i_2_n_0\
    );
\axis_data_egress[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => ch7_rd_data(1),
      I1 => i_axis_id_egress_q(1),
      I2 => ch2_rd_data(1),
      I3 => i_axis_id_egress_q(0),
      I4 => ch5_rd_data(1),
      O => \axis_data_egress[1]_i_3_n_0\
    );
\axis_data_egress[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(20),
      I1 => ch3_rd_data(20),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(20),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(20),
      O => \axis_data_egress[20]_i_2_n_0\
    );
\axis_data_egress[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(20),
      I1 => ch7_rd_data(20),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(20),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(20),
      O => \axis_data_egress[20]_i_3_n_0\
    );
\axis_data_egress[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(21),
      I1 => ch3_rd_data(21),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(21),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(21),
      O => \axis_data_egress[21]_i_2_n_0\
    );
\axis_data_egress[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(21),
      I1 => ch7_rd_data(21),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(21),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(21),
      O => \axis_data_egress[21]_i_3_n_0\
    );
\axis_data_egress[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(22),
      I1 => ch3_rd_data(22),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(22),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(22),
      O => \axis_data_egress[22]_i_2_n_0\
    );
\axis_data_egress[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(22),
      I1 => ch7_rd_data(22),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(22),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(22),
      O => \axis_data_egress[22]_i_3_n_0\
    );
\axis_data_egress[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(23),
      I1 => ch3_rd_data(23),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(23),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(23),
      O => \axis_data_egress[23]_i_2_n_0\
    );
\axis_data_egress[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(23),
      I1 => ch7_rd_data(23),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(23),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(23),
      O => \axis_data_egress[23]_i_3_n_0\
    );
\axis_data_egress[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(24),
      I1 => ch3_rd_data(24),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(24),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(24),
      O => \axis_data_egress[24]_i_2_n_0\
    );
\axis_data_egress[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(24),
      I1 => ch7_rd_data(24),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(24),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(24),
      O => \axis_data_egress[24]_i_3_n_0\
    );
\axis_data_egress[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(25),
      I1 => ch3_rd_data(25),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(25),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(25),
      O => \axis_data_egress[25]_i_2_n_0\
    );
\axis_data_egress[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(25),
      I1 => ch7_rd_data(25),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(25),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(25),
      O => \axis_data_egress[25]_i_3_n_0\
    );
\axis_data_egress[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(26),
      I1 => ch3_rd_data(26),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(26),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(26),
      O => \axis_data_egress[26]_i_2_n_0\
    );
\axis_data_egress[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(26),
      I1 => ch7_rd_data(26),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(26),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(26),
      O => \axis_data_egress[26]_i_3_n_0\
    );
\axis_data_egress[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(27),
      I1 => ch3_rd_data(27),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(27),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(27),
      O => \axis_data_egress[27]_i_2_n_0\
    );
\axis_data_egress[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(27),
      I1 => ch7_rd_data(27),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(27),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(27),
      O => \axis_data_egress[27]_i_3_n_0\
    );
\axis_data_egress[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(30),
      I1 => ch3_rd_data(30),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(30),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(30),
      O => \axis_data_egress[30]_i_2_n_0\
    );
\axis_data_egress[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(30),
      I1 => ch7_rd_data(30),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(30),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(30),
      O => \axis_data_egress[30]_i_3_n_0\
    );
\axis_data_egress[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(31),
      I1 => ch3_rd_data(31),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(31),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(31),
      O => \axis_data_egress[31]_i_2_n_0\
    );
\axis_data_egress[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(31),
      I1 => ch7_rd_data(31),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(31),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(31),
      O => \axis_data_egress[31]_i_3_n_0\
    );
\axis_data_egress[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(4),
      I1 => ch3_rd_data(4),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(4),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(4),
      O => \axis_data_egress[4]_i_2_n_0\
    );
\axis_data_egress[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(4),
      I1 => ch7_rd_data(4),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(4),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(4),
      O => \axis_data_egress[4]_i_3_n_0\
    );
\axis_data_egress[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(5),
      I1 => ch3_rd_data(5),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(5),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(5),
      O => \axis_data_egress[5]_i_2_n_0\
    );
\axis_data_egress[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(5),
      I1 => ch7_rd_data(5),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(5),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(5),
      O => \axis_data_egress[5]_i_3_n_0\
    );
\axis_data_egress[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(6),
      I1 => ch3_rd_data(6),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(6),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(6),
      O => \axis_data_egress[6]_i_2_n_0\
    );
\axis_data_egress[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(6),
      I1 => ch7_rd_data(6),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(6),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(6),
      O => \axis_data_egress[6]_i_3_n_0\
    );
\axis_data_egress[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(7),
      I1 => ch3_rd_data(7),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(7),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(7),
      O => \axis_data_egress[7]_i_2_n_0\
    );
\axis_data_egress[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(7),
      I1 => ch7_rd_data(7),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(7),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(7),
      O => \axis_data_egress[7]_i_3_n_0\
    );
\axis_data_egress[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(8),
      I1 => ch3_rd_data(8),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(8),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(8),
      O => \axis_data_egress[8]_i_2_n_0\
    );
\axis_data_egress[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(8),
      I1 => ch7_rd_data(8),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(8),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(8),
      O => \axis_data_egress[8]_i_3_n_0\
    );
\axis_data_egress[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch4_rd_data(9),
      I1 => ch3_rd_data(9),
      I2 => i_axis_id_egress_q(1),
      I3 => ch2_rd_data(9),
      I4 => i_axis_id_egress_q(0),
      I5 => ch1_rd_data(9),
      O => \axis_data_egress[9]_i_2_n_0\
    );
\axis_data_egress[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ch8_rd_data(9),
      I1 => ch7_rd_data(9),
      I2 => i_axis_id_egress_q(1),
      I3 => ch6_rd_data(9),
      I4 => i_axis_id_egress_q(0),
      I5 => ch5_rd_data(9),
      O => \axis_data_egress[9]_i_3_n_0\
    );
\axis_data_egress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[0]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[0]_i_2_n_0\,
      I1 => \axis_data_egress[0]_i_3_n_0\,
      O => \axis_data_egress_reg[0]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[10]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[10]_i_2_n_0\,
      I1 => \axis_data_egress[10]_i_3_n_0\,
      O => \axis_data_egress_reg[10]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[11]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(9),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[11]_i_2_n_0\,
      I1 => \axis_data_egress[11]_i_3_n_0\,
      O => \axis_data_egress_reg[11]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[12]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[12]_i_2_n_0\,
      I1 => \axis_data_egress[12]_i_3_n_0\,
      O => \axis_data_egress_reg[12]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[13]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[13]_i_2_n_0\,
      I1 => \axis_data_egress[13]_i_3_n_0\,
      O => \axis_data_egress_reg[13]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[14]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[14]_i_2_n_0\,
      I1 => \axis_data_egress[14]_i_3_n_0\,
      O => \axis_data_egress_reg[14]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[15]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[15]_i_2_n_0\,
      I1 => \axis_data_egress[15]_i_3_n_0\,
      O => \axis_data_egress_reg[15]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[16]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[16]_i_2_n_0\,
      I1 => \axis_data_egress[16]_i_3_n_0\,
      O => \axis_data_egress_reg[16]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[17]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[17]_i_2_n_0\,
      I1 => \axis_data_egress[17]_i_3_n_0\,
      O => \axis_data_egress_reg[17]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[18]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[18]_i_2_n_0\,
      I1 => \axis_data_egress[18]_i_3_n_0\,
      O => \axis_data_egress_reg[18]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[19]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[19]_i_2_n_0\,
      I1 => \axis_data_egress[19]_i_3_n_0\,
      O => \axis_data_egress_reg[19]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[1]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[1]_i_2_n_0\,
      I1 => \axis_data_egress[1]_i_3_n_0\,
      O => \axis_data_egress_reg[1]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[20]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[20]_i_2_n_0\,
      I1 => \axis_data_egress[20]_i_3_n_0\,
      O => \axis_data_egress_reg[20]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[21]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[21]_i_2_n_0\,
      I1 => \axis_data_egress[21]_i_3_n_0\,
      O => \axis_data_egress_reg[21]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[22]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[22]_i_2_n_0\,
      I1 => \axis_data_egress[22]_i_3_n_0\,
      O => \axis_data_egress_reg[22]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[23]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[23]_i_2_n_0\,
      I1 => \axis_data_egress[23]_i_3_n_0\,
      O => \axis_data_egress_reg[23]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[24]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[24]_i_2_n_0\,
      I1 => \axis_data_egress[24]_i_3_n_0\,
      O => \axis_data_egress_reg[24]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[25]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[25]_i_2_n_0\,
      I1 => \axis_data_egress[25]_i_3_n_0\,
      O => \axis_data_egress_reg[25]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[26]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[26]_i_2_n_0\,
      I1 => \axis_data_egress[26]_i_3_n_0\,
      O => \axis_data_egress_reg[26]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[27]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[27]_i_2_n_0\,
      I1 => \axis_data_egress[27]_i_3_n_0\,
      O => \axis_data_egress_reg[27]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[30]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[30]_i_2_n_0\,
      I1 => \axis_data_egress[30]_i_3_n_0\,
      O => \axis_data_egress_reg[30]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[31]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[31]_i_2_n_0\,
      I1 => \axis_data_egress[31]_i_3_n_0\,
      O => \axis_data_egress_reg[31]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[4]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[4]_i_2_n_0\,
      I1 => \axis_data_egress[4]_i_3_n_0\,
      O => \axis_data_egress_reg[4]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[5]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(3),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[5]_i_2_n_0\,
      I1 => \axis_data_egress[5]_i_3_n_0\,
      O => \axis_data_egress_reg[5]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[6]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[6]_i_2_n_0\,
      I1 => \axis_data_egress[6]_i_3_n_0\,
      O => \axis_data_egress_reg[6]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[7]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[7]_i_2_n_0\,
      I1 => \axis_data_egress[7]_i_3_n_0\,
      O => \axis_data_egress_reg[7]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[8]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[8]_i_2_n_0\,
      I1 => \axis_data_egress[8]_i_3_n_0\,
      O => \axis_data_egress_reg[8]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_data_egress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \axis_data_egress_reg[9]_i_1_n_0\,
      Q => \axis_data_egress_reg[31]_0\(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\axis_data_egress_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axis_data_egress[9]_i_2_n_0\,
      I1 => \axis_data_egress[9]_i_3_n_0\,
      O => \axis_data_egress_reg[9]_i_1_n_0\,
      S => i_axis_id_egress_q(2)
    );
\axis_id_egress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => i_axis_id_egress_q(0),
      Q => \axis_id_egress_reg[2]_0\(0),
      R => '0'
    );
\axis_id_egress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => i_axis_id_egress_q(1),
      Q => \axis_id_egress_reg[2]_0\(1),
      R => '0'
    );
\axis_id_egress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => i_axis_id_egress_q(2),
      Q => \axis_id_egress_reg[2]_0\(2),
      R => '0'
    );
axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00E2E20000"
    )
        port map (
      I0 => axis_tvalid_i_2_n_0,
      I1 => i_axis_id_egress_q(2),
      I2 => axis_tvalid_i_3_n_0,
      I3 => axis_tvalid_from_patgen,
      I4 => E(0),
      I5 => \ch8_rd_data_reg[4]_0\,
      O => axis_tvalid_i_1_n_0
    );
axis_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3,
      I1 => data2,
      I2 => i_axis_id_egress_q(1),
      I3 => data1,
      I4 => i_axis_id_egress_q(0),
      I5 => \ch_en_reg_n_0_[1]\,
      O => axis_tvalid_i_2_n_0
    );
axis_tvalid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => i_axis_id_egress_q(1),
      I3 => data5,
      I4 => i_axis_id_egress_q(0),
      I5 => data4,
      O => axis_tvalid_i_3_n_0
    );
axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => axis_tvalid_i_1_n_0,
      Q => axis_tvalid_from_patgen,
      R => '0'
    );
\ch1_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(0),
      Q => ch1_rd_data(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(10),
      Q => ch1_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(11),
      Q => ch1_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(12),
      Q => ch1_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(13),
      Q => ch1_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(14),
      Q => ch1_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(15),
      Q => ch1_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(16),
      Q => ch1_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(17),
      Q => ch1_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(18),
      Q => ch1_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(19),
      Q => ch1_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(1),
      Q => ch1_rd_data(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(20),
      Q => ch1_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(21),
      Q => ch1_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(22),
      Q => ch1_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(23),
      Q => ch1_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(24),
      Q => ch1_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(25),
      Q => ch1_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(26),
      Q => ch1_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(27),
      Q => ch1_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(30),
      Q => ch1_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(31),
      Q => ch1_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(4),
      Q => ch1_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(5),
      Q => ch1_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(6),
      Q => ch1_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(7),
      Q => ch1_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(8),
      Q => ch1_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch1_rd_data0(9),
      Q => ch1_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch1_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch1_wr_index(2 downto 0),
      DIA(1) => preamble_frame(1),
      DIA(0) => ch1_sample_queue_reg_0_7_0_13_i_3_n_0,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch1(1 downto 0),
      DID(1 downto 0) => audio_sample_ch1(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch1(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch1(7 downto 6),
      DIG(1) => \audio_sample_ch1_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch1_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch1_rd_data0(1 downto 0),
      DOB(1 downto 0) => NLW_ch1_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch1_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch1_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch1_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch1_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch1_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch1_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch1_sample_queue_reg_0_7_0_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => \ch8_rd_data_reg[4]_0\,
      O => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch1_sample_queue_reg_0_7_0_13_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ch1_sample_queue_reg_0_7_0_13_i_4_n_0,
      I1 => \aud_blk_count_reg_n_0_[7]\,
      I2 => \aud_blk_count_reg_n_0_[6]\,
      I3 => \aud_blk_count_reg_n_0_[4]\,
      I4 => \aud_blk_count_reg_n_0_[5]\,
      I5 => gen_subframe_preamble,
      O => preamble_frame(1)
    );
ch1_sample_queue_reg_0_7_0_13_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ch1_sample_queue_reg_0_7_0_13_i_4_n_0,
      I1 => \aud_blk_count_reg_n_0_[7]\,
      I2 => \aud_blk_count_reg_n_0_[6]\,
      I3 => \aud_blk_count_reg_n_0_[4]\,
      I4 => \aud_blk_count_reg_n_0_[5]\,
      I5 => gen_subframe_preamble,
      O => ch1_sample_queue_reg_0_7_0_13_i_3_n_0
    );
ch1_sample_queue_reg_0_7_0_13_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \aud_blk_count_reg_n_0_[2]\,
      I1 => \aud_blk_count_reg_n_0_[3]\,
      I2 => \aud_blk_count_reg_n_0_[0]\,
      I3 => \aud_blk_count_reg_n_0_[1]\,
      O => ch1_sample_queue_reg_0_7_0_13_i_4_n_0
    );
ch1_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch1_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch1_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch1_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch1_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch1_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch1_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch1_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch1_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch1_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch1_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch1_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch1_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch1_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch1_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch1_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch1_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch1_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch1_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch1_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch1_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch1_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch1_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch1_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch1_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch1_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample1,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch1_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch1_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch1_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch1_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch1_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch1_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch1_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch1_reg_n_0_[23]\,
      I3 => ch1_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch1_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample1
    );
ch1_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch1_reg_n_0_[15]\,
      I1 => \audio_sample_ch1_reg_n_0_[16]\,
      I2 => \audio_sample_ch1_reg_n_0_[12]\,
      I3 => \audio_sample_ch1_reg_n_0_[11]\,
      I4 => \audio_sample_ch1_reg_n_0_[14]\,
      I5 => \audio_sample_ch1_reg_n_0_[13]\,
      O => ch1_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch1_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch1_reg_n_0_[21]\,
      I1 => \audio_sample_ch1_reg_n_0_[22]\,
      I2 => \audio_sample_ch1_reg_n_0_[18]\,
      I3 => \audio_sample_ch1_reg_n_0_[17]\,
      I4 => \audio_sample_ch1_reg_n_0_[20]\,
      I5 => \audio_sample_ch1_reg_n_0_[19]\,
      O => ch1_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch1_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch1_reg_n_0_[9]\,
      I1 => \audio_sample_ch1_reg_n_0_[10]\,
      I2 => audio_sample_ch1(6),
      I3 => audio_sample_ch1(5),
      I4 => \audio_sample_ch1_reg_n_0_[8]\,
      I5 => audio_sample_ch1(7),
      O => ch1_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch1_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch1(3),
      I1 => audio_sample_ch1(4),
      I2 => audio_sample_ch1(0),
      I3 => p_1_in,
      I4 => audio_sample_ch1(2),
      I5 => audio_sample_ch1(1),
      O => ch1_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch1_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch1_wr_index(0),
      O => \ch1_wr_index[0]_i_1_n_0\
    );
\ch1_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch1_wr_index(0),
      I1 => ch1_wr_index(1),
      O => \ch1_wr_index[1]_i_1_n_0\
    );
\ch1_wr_index[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch1_wr_index(0),
      I1 => ch1_wr_index(1),
      I2 => ch1_wr_index(2),
      O => \ch1_wr_index[2]_i_2_n_0\
    );
\ch1_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch1_wr_index[0]_i_1_n_0\,
      Q => ch1_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch1_wr_index[1]_i_1_n_0\,
      Q => ch1_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch1_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch1_wr_index[2]_i_2_n_0\,
      Q => ch1_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(10),
      Q => ch2_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(11),
      Q => ch2_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(12),
      Q => ch2_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(13),
      Q => ch2_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(14),
      Q => ch2_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(15),
      Q => ch2_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(16),
      Q => ch2_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(17),
      Q => ch2_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(18),
      Q => ch2_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(19),
      Q => ch2_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => '1',
      Q => ch2_rd_data(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(20),
      Q => ch2_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(21),
      Q => ch2_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(22),
      Q => ch2_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(23),
      Q => ch2_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(24),
      Q => ch2_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(25),
      Q => ch2_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(26),
      Q => ch2_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(27),
      Q => ch2_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(30),
      Q => ch2_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(31),
      Q => ch2_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(4),
      Q => ch2_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(5),
      Q => ch2_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(6),
      Q => ch2_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(7),
      Q => ch2_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(8),
      Q => ch2_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch2_rd_data0(9),
      Q => ch2_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch2_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch2_wr_index(2 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch2(1 downto 0),
      DID(1 downto 0) => audio_sample_ch2(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch2(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch2(7 downto 6),
      DIG(1) => \audio_sample_ch2_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch2_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch2_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch2_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch2_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch2_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch2_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch2_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch2_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch2_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch2_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch2_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch2_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch2_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch2_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch2_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch2_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch2_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch2_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch2_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch2_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch2_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch2_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch2_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch2_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch2_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch2_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch2_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch2_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch2_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch2_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch2_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample2,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch2_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch2_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch2_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch2_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch2_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch2_reg_n_0_[23]\,
      I3 => ch2_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch2_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample2
    );
ch2_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch2_reg_n_0_[15]\,
      I1 => \audio_sample_ch2_reg_n_0_[16]\,
      I2 => \audio_sample_ch2_reg_n_0_[12]\,
      I3 => \audio_sample_ch2_reg_n_0_[11]\,
      I4 => \audio_sample_ch2_reg_n_0_[14]\,
      I5 => \audio_sample_ch2_reg_n_0_[13]\,
      O => ch2_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch2_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch2_reg_n_0_[21]\,
      I1 => \audio_sample_ch2_reg_n_0_[22]\,
      I2 => \audio_sample_ch2_reg_n_0_[18]\,
      I3 => \audio_sample_ch2_reg_n_0_[17]\,
      I4 => \audio_sample_ch2_reg_n_0_[20]\,
      I5 => \audio_sample_ch2_reg_n_0_[19]\,
      O => ch2_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch2_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch2_reg_n_0_[9]\,
      I1 => \audio_sample_ch2_reg_n_0_[10]\,
      I2 => audio_sample_ch2(6),
      I3 => audio_sample_ch2(5),
      I4 => \audio_sample_ch2_reg_n_0_[8]\,
      I5 => audio_sample_ch2(7),
      O => ch2_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch2_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch2(3),
      I1 => audio_sample_ch2(4),
      I2 => audio_sample_ch2(0),
      I3 => p_1_in,
      I4 => audio_sample_ch2(2),
      I5 => audio_sample_ch2(1),
      O => ch2_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch2_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch2_wr_index(0),
      O => \ch2_wr_index[0]_i_1_n_0\
    );
\ch2_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch2_wr_index(0),
      I1 => ch2_wr_index(1),
      O => \ch2_wr_index[1]_i_1_n_0\
    );
\ch2_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch2_wr_index(0),
      I1 => ch2_wr_index(1),
      I2 => ch2_wr_index(2),
      O => \ch2_wr_index[2]_i_1_n_0\
    );
\ch2_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch2_wr_index[0]_i_1_n_0\,
      Q => ch2_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch2_wr_index[1]_i_1_n_0\,
      Q => ch2_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch2_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch2_wr_index[2]_i_1_n_0\,
      Q => ch2_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(0),
      Q => ch3_rd_data(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(10),
      Q => ch3_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(11),
      Q => ch3_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(12),
      Q => ch3_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(13),
      Q => ch3_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(14),
      Q => ch3_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(15),
      Q => ch3_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(16),
      Q => ch3_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(17),
      Q => ch3_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(18),
      Q => ch3_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(19),
      Q => ch3_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(1),
      Q => ch3_rd_data(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(20),
      Q => ch3_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(21),
      Q => ch3_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(22),
      Q => ch3_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(23),
      Q => ch3_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(24),
      Q => ch3_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(25),
      Q => ch3_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(26),
      Q => ch3_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(27),
      Q => ch3_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(30),
      Q => ch3_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(31),
      Q => ch3_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(4),
      Q => ch3_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(5),
      Q => ch3_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(6),
      Q => ch3_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(7),
      Q => ch3_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(8),
      Q => ch3_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch3_rd_data0(9),
      Q => ch3_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch3_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch3_wr_index(2 downto 0),
      DIA(1) => preamble_frame(1),
      DIA(0) => ch1_sample_queue_reg_0_7_0_13_i_3_n_0,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch3(1 downto 0),
      DID(1 downto 0) => audio_sample_ch3(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch3(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch3(7 downto 6),
      DIG(1) => \audio_sample_ch3_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch3_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch3_rd_data0(1 downto 0),
      DOB(1 downto 0) => NLW_ch3_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch3_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch3_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch3_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch3_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch3_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch3_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch3_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch3_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch3_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch3_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch3_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch3_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch3_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch3_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch3_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch3_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch3_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch3_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch3_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch3_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch3_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch3_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch3_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch3_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch3_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch3_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch3_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch3_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch3_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch3_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch3_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch3_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample3,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch3_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch3_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch3_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch3_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch3_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch3_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch3_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch3_reg_n_0_[23]\,
      I3 => ch3_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch3_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample3
    );
ch3_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch3_reg_n_0_[15]\,
      I1 => \audio_sample_ch3_reg_n_0_[16]\,
      I2 => \audio_sample_ch3_reg_n_0_[12]\,
      I3 => \audio_sample_ch3_reg_n_0_[11]\,
      I4 => \audio_sample_ch3_reg_n_0_[14]\,
      I5 => \audio_sample_ch3_reg_n_0_[13]\,
      O => ch3_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch3_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch3_reg_n_0_[21]\,
      I1 => \audio_sample_ch3_reg_n_0_[22]\,
      I2 => \audio_sample_ch3_reg_n_0_[18]\,
      I3 => \audio_sample_ch3_reg_n_0_[17]\,
      I4 => \audio_sample_ch3_reg_n_0_[20]\,
      I5 => \audio_sample_ch3_reg_n_0_[19]\,
      O => ch3_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch3_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch3_reg_n_0_[9]\,
      I1 => \audio_sample_ch3_reg_n_0_[10]\,
      I2 => audio_sample_ch3(6),
      I3 => audio_sample_ch3(5),
      I4 => \audio_sample_ch3_reg_n_0_[8]\,
      I5 => audio_sample_ch3(7),
      O => ch3_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch3_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch3(3),
      I1 => audio_sample_ch3(4),
      I2 => audio_sample_ch3(0),
      I3 => p_1_in,
      I4 => audio_sample_ch3(2),
      I5 => audio_sample_ch3(1),
      O => ch3_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch3_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch3_wr_index(0),
      O => \ch3_wr_index[0]_i_1_n_0\
    );
\ch3_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch3_wr_index(0),
      I1 => ch3_wr_index(1),
      O => \ch3_wr_index[1]_i_1_n_0\
    );
\ch3_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch3_wr_index(0),
      I1 => ch3_wr_index(1),
      I2 => ch3_wr_index(2),
      O => \ch3_wr_index[2]_i_1_n_0\
    );
\ch3_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch3_wr_index[0]_i_1_n_0\,
      Q => ch3_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch3_wr_index[1]_i_1_n_0\,
      Q => ch3_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch3_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch3_wr_index[2]_i_1_n_0\,
      Q => ch3_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(10),
      Q => ch4_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(11),
      Q => ch4_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(12),
      Q => ch4_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(13),
      Q => ch4_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(14),
      Q => ch4_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(15),
      Q => ch4_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(16),
      Q => ch4_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(17),
      Q => ch4_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(18),
      Q => ch4_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(19),
      Q => ch4_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(20),
      Q => ch4_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(21),
      Q => ch4_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(22),
      Q => ch4_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(23),
      Q => ch4_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(24),
      Q => ch4_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(25),
      Q => ch4_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(26),
      Q => ch4_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(27),
      Q => ch4_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(30),
      Q => ch4_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(31),
      Q => ch4_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(4),
      Q => ch4_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(5),
      Q => ch4_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(6),
      Q => ch4_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(7),
      Q => ch4_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(8),
      Q => ch4_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch4_rd_data0(9),
      Q => ch4_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch4_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch4_wr_index(2 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch4(1 downto 0),
      DID(1 downto 0) => audio_sample_ch4(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch4(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch4(7 downto 6),
      DIG(1) => \audio_sample_ch4_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch4_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch4_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch4_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch4_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch4_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch4_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch4_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch4_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch4_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch4_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch4_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch4_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch4_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch4_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch4_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch4_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch4_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch4_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch4_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch4_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch4_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch4_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch4_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch4_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch4_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch4_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch4_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch4_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch4_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch4_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch4_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample4,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch4_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch4_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch4_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch4_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch4_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch4_reg_n_0_[23]\,
      I3 => ch4_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch4_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample4
    );
ch4_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch4_reg_n_0_[15]\,
      I1 => \audio_sample_ch4_reg_n_0_[16]\,
      I2 => \audio_sample_ch4_reg_n_0_[12]\,
      I3 => \audio_sample_ch4_reg_n_0_[11]\,
      I4 => \audio_sample_ch4_reg_n_0_[14]\,
      I5 => \audio_sample_ch4_reg_n_0_[13]\,
      O => ch4_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch4_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch4_reg_n_0_[21]\,
      I1 => \audio_sample_ch4_reg_n_0_[22]\,
      I2 => \audio_sample_ch4_reg_n_0_[18]\,
      I3 => \audio_sample_ch4_reg_n_0_[17]\,
      I4 => \audio_sample_ch4_reg_n_0_[20]\,
      I5 => \audio_sample_ch4_reg_n_0_[19]\,
      O => ch4_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch4_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch4_reg_n_0_[9]\,
      I1 => \audio_sample_ch4_reg_n_0_[10]\,
      I2 => audio_sample_ch4(6),
      I3 => audio_sample_ch4(5),
      I4 => \audio_sample_ch4_reg_n_0_[8]\,
      I5 => audio_sample_ch4(7),
      O => ch4_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch4_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch4(3),
      I1 => audio_sample_ch4(4),
      I2 => audio_sample_ch4(0),
      I3 => p_1_in,
      I4 => audio_sample_ch4(2),
      I5 => audio_sample_ch4(1),
      O => ch4_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch4_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch4_wr_index(0),
      O => \ch4_wr_index[0]_i_1_n_0\
    );
\ch4_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch4_wr_index(0),
      I1 => ch4_wr_index(1),
      O => \ch4_wr_index[1]_i_1_n_0\
    );
\ch4_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch4_wr_index(0),
      I1 => ch4_wr_index(1),
      I2 => ch4_wr_index(2),
      O => \ch4_wr_index[2]_i_1_n_0\
    );
\ch4_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch4_wr_index[0]_i_1_n_0\,
      Q => ch4_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch4_wr_index[1]_i_1_n_0\,
      Q => ch4_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch4_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch4_wr_index[2]_i_1_n_0\,
      Q => ch4_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(0),
      Q => ch5_rd_data(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(10),
      Q => ch5_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(11),
      Q => ch5_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(12),
      Q => ch5_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(13),
      Q => ch5_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(14),
      Q => ch5_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(15),
      Q => ch5_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(16),
      Q => ch5_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(17),
      Q => ch5_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(18),
      Q => ch5_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(19),
      Q => ch5_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(1),
      Q => ch5_rd_data(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(20),
      Q => ch5_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(21),
      Q => ch5_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(22),
      Q => ch5_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(23),
      Q => ch5_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(24),
      Q => ch5_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(25),
      Q => ch5_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(26),
      Q => ch5_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(27),
      Q => ch5_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(30),
      Q => ch5_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(31),
      Q => ch5_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(4),
      Q => ch5_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(5),
      Q => ch5_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(6),
      Q => ch5_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(7),
      Q => ch5_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(8),
      Q => ch5_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch5_rd_data0(9),
      Q => ch5_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch5_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch5_wr_index(2 downto 0),
      DIA(1) => preamble_frame(1),
      DIA(0) => ch1_sample_queue_reg_0_7_0_13_i_3_n_0,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch5(1 downto 0),
      DID(1 downto 0) => audio_sample_ch5(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch5(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch5(7 downto 6),
      DIG(1) => \audio_sample_ch5_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch5_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch5_rd_data0(1 downto 0),
      DOB(1 downto 0) => NLW_ch5_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch5_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch5_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch5_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch5_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch5_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch5_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch5_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch5_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch5_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch5_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch5_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch5_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch5_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch5_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch5_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch5_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch5_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch5_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch5_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch5_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch5_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch5_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch5_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch5_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch5_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch5_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch5_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch5_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch5_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch5_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch5_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch5_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample5,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch5_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch5_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch5_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch5_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch5_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch5_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch5_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch5_reg_n_0_[23]\,
      I3 => ch5_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch5_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample5
    );
ch5_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch5_reg_n_0_[15]\,
      I1 => \audio_sample_ch5_reg_n_0_[16]\,
      I2 => \audio_sample_ch5_reg_n_0_[12]\,
      I3 => \audio_sample_ch5_reg_n_0_[11]\,
      I4 => \audio_sample_ch5_reg_n_0_[14]\,
      I5 => \audio_sample_ch5_reg_n_0_[13]\,
      O => ch5_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch5_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch5_reg_n_0_[21]\,
      I1 => \audio_sample_ch5_reg_n_0_[22]\,
      I2 => \audio_sample_ch5_reg_n_0_[18]\,
      I3 => \audio_sample_ch5_reg_n_0_[17]\,
      I4 => \audio_sample_ch5_reg_n_0_[20]\,
      I5 => \audio_sample_ch5_reg_n_0_[19]\,
      O => ch5_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch5_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch5_reg_n_0_[9]\,
      I1 => \audio_sample_ch5_reg_n_0_[10]\,
      I2 => audio_sample_ch5(6),
      I3 => audio_sample_ch5(5),
      I4 => \audio_sample_ch5_reg_n_0_[8]\,
      I5 => audio_sample_ch5(7),
      O => ch5_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch5_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch5(3),
      I1 => audio_sample_ch5(4),
      I2 => audio_sample_ch5(0),
      I3 => p_1_in,
      I4 => audio_sample_ch5(2),
      I5 => audio_sample_ch5(1),
      O => ch5_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch5_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch5_wr_index(0),
      O => \ch5_wr_index[0]_i_1_n_0\
    );
\ch5_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch5_wr_index(0),
      I1 => ch5_wr_index(1),
      O => \ch5_wr_index[1]_i_1_n_0\
    );
\ch5_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch5_wr_index(0),
      I1 => ch5_wr_index(1),
      I2 => ch5_wr_index(2),
      O => \ch5_wr_index[2]_i_1_n_0\
    );
\ch5_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch5_wr_index[0]_i_1_n_0\,
      Q => ch5_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch5_wr_index[1]_i_1_n_0\,
      Q => ch5_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch5_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch5_wr_index[2]_i_1_n_0\,
      Q => ch5_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(10),
      Q => ch6_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(11),
      Q => ch6_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(12),
      Q => ch6_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(13),
      Q => ch6_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(14),
      Q => ch6_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(15),
      Q => ch6_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(16),
      Q => ch6_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(17),
      Q => ch6_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(18),
      Q => ch6_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(19),
      Q => ch6_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(20),
      Q => ch6_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(21),
      Q => ch6_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(22),
      Q => ch6_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(23),
      Q => ch6_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(24),
      Q => ch6_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(25),
      Q => ch6_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(26),
      Q => ch6_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(27),
      Q => ch6_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(30),
      Q => ch6_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(31),
      Q => ch6_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(4),
      Q => ch6_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(5),
      Q => ch6_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(6),
      Q => ch6_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(7),
      Q => ch6_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(8),
      Q => ch6_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch6_rd_data0(9),
      Q => ch6_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch6_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch6_wr_index(2 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch6(1 downto 0),
      DID(1 downto 0) => audio_sample_ch6(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch6(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch6(7 downto 6),
      DIG(1) => \audio_sample_ch6_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch6_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch6_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch6_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch6_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch6_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch6_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch6_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch6_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch6_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch6_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch6_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch6_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch6_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch6_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch6_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch6_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch6_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch6_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch6_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch6_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch6_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch6_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch6_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch6_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch6_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch6_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch6_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch6_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch6_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch6_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch6_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample6,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch6_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch6_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch6_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch6_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch6_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch6_reg_n_0_[23]\,
      I3 => ch6_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch6_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample6
    );
ch6_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch6_reg_n_0_[15]\,
      I1 => \audio_sample_ch6_reg_n_0_[16]\,
      I2 => \audio_sample_ch6_reg_n_0_[12]\,
      I3 => \audio_sample_ch6_reg_n_0_[11]\,
      I4 => \audio_sample_ch6_reg_n_0_[14]\,
      I5 => \audio_sample_ch6_reg_n_0_[13]\,
      O => ch6_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch6_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch6_reg_n_0_[21]\,
      I1 => \audio_sample_ch6_reg_n_0_[22]\,
      I2 => \audio_sample_ch6_reg_n_0_[18]\,
      I3 => \audio_sample_ch6_reg_n_0_[17]\,
      I4 => \audio_sample_ch6_reg_n_0_[20]\,
      I5 => \audio_sample_ch6_reg_n_0_[19]\,
      O => ch6_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch6_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch6_reg_n_0_[9]\,
      I1 => \audio_sample_ch6_reg_n_0_[10]\,
      I2 => audio_sample_ch6(6),
      I3 => audio_sample_ch6(5),
      I4 => \audio_sample_ch6_reg_n_0_[8]\,
      I5 => audio_sample_ch6(7),
      O => ch6_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch6_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch6(3),
      I1 => audio_sample_ch6(4),
      I2 => audio_sample_ch6(0),
      I3 => p_1_in,
      I4 => audio_sample_ch6(2),
      I5 => audio_sample_ch6(1),
      O => ch6_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch6_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch6_wr_index(0),
      O => \ch6_wr_index[0]_i_1_n_0\
    );
\ch6_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch6_wr_index(0),
      I1 => ch6_wr_index(1),
      O => \ch6_wr_index[1]_i_1_n_0\
    );
\ch6_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch6_wr_index(0),
      I1 => ch6_wr_index(1),
      I2 => ch6_wr_index(2),
      O => \ch6_wr_index[2]_i_1_n_0\
    );
\ch6_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch6_wr_index[0]_i_1_n_0\,
      Q => ch6_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch6_wr_index[1]_i_1_n_0\,
      Q => ch6_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch6_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch6_wr_index[2]_i_1_n_0\,
      Q => ch6_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(0),
      Q => ch7_rd_data(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(10),
      Q => ch7_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(11),
      Q => ch7_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(12),
      Q => ch7_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(13),
      Q => ch7_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(14),
      Q => ch7_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(15),
      Q => ch7_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(16),
      Q => ch7_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(17),
      Q => ch7_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(18),
      Q => ch7_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(19),
      Q => ch7_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(1),
      Q => ch7_rd_data(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(20),
      Q => ch7_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(21),
      Q => ch7_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(22),
      Q => ch7_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(23),
      Q => ch7_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(24),
      Q => ch7_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(25),
      Q => ch7_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(26),
      Q => ch7_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(27),
      Q => ch7_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(30),
      Q => ch7_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(31),
      Q => ch7_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(4),
      Q => ch7_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(5),
      Q => ch7_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(6),
      Q => ch7_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(7),
      Q => ch7_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(8),
      Q => ch7_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch7_rd_data0(9),
      Q => ch7_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch7_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch7_wr_index(2 downto 0),
      DIA(1) => preamble_frame(1),
      DIA(0) => ch1_sample_queue_reg_0_7_0_13_i_3_n_0,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => audio_sample_ch7(1 downto 0),
      DID(1 downto 0) => audio_sample_ch7(3 downto 2),
      DIE(1 downto 0) => audio_sample_ch7(5 downto 4),
      DIF(1 downto 0) => audio_sample_ch7(7 downto 6),
      DIG(1) => \audio_sample_ch7_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch7_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch7_rd_data0(1 downto 0),
      DOB(1 downto 0) => NLW_ch7_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch7_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch7_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch7_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch7_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch7_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch7_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch7_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch7_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch7_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch7_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch7_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch7_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch7_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch7_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch7_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch7_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch7_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch7_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch7_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch7_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch7_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch7_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch7_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch7_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch7_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch7_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch7_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch7_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch7_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch7_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch7_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch7_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample7,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch7_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch7_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch7_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch7_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch7_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch7_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch7_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch7_reg_n_0_[23]\,
      I3 => ch7_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch7_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample7
    );
ch7_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch7_reg_n_0_[15]\,
      I1 => \audio_sample_ch7_reg_n_0_[16]\,
      I2 => \audio_sample_ch7_reg_n_0_[12]\,
      I3 => \audio_sample_ch7_reg_n_0_[11]\,
      I4 => \audio_sample_ch7_reg_n_0_[14]\,
      I5 => \audio_sample_ch7_reg_n_0_[13]\,
      O => ch7_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch7_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch7_reg_n_0_[21]\,
      I1 => \audio_sample_ch7_reg_n_0_[22]\,
      I2 => \audio_sample_ch7_reg_n_0_[18]\,
      I3 => \audio_sample_ch7_reg_n_0_[17]\,
      I4 => \audio_sample_ch7_reg_n_0_[20]\,
      I5 => \audio_sample_ch7_reg_n_0_[19]\,
      O => ch7_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch7_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch7_reg_n_0_[9]\,
      I1 => \audio_sample_ch7_reg_n_0_[10]\,
      I2 => audio_sample_ch7(6),
      I3 => audio_sample_ch7(5),
      I4 => \audio_sample_ch7_reg_n_0_[8]\,
      I5 => audio_sample_ch7(7),
      O => ch7_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch7_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => audio_sample_ch7(3),
      I1 => audio_sample_ch7(4),
      I2 => audio_sample_ch7(0),
      I3 => p_1_in,
      I4 => audio_sample_ch7(2),
      I5 => audio_sample_ch7(1),
      O => ch7_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch7_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch7_wr_index(0),
      O => \ch7_wr_index[0]_i_1_n_0\
    );
\ch7_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch7_wr_index(0),
      I1 => ch7_wr_index(1),
      O => \ch7_wr_index[1]_i_1_n_0\
    );
\ch7_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch7_wr_index(0),
      I1 => ch7_wr_index(1),
      I2 => ch7_wr_index(2),
      O => \ch7_wr_index[2]_i_1_n_0\
    );
\ch7_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch7_wr_index[0]_i_1_n_0\,
      Q => ch7_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch7_wr_index[1]_i_1_n_0\,
      Q => ch7_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch7_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch7_wr_index[2]_i_1_n_0\,
      Q => ch7_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(10),
      Q => ch8_rd_data(10),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(11),
      Q => ch8_rd_data(11),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(12),
      Q => ch8_rd_data(12),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(13),
      Q => ch8_rd_data(13),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(14),
      Q => ch8_rd_data(14),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(15),
      Q => ch8_rd_data(15),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(16),
      Q => ch8_rd_data(16),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(17),
      Q => ch8_rd_data(17),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(18),
      Q => ch8_rd_data(18),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(19),
      Q => ch8_rd_data(19),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(20),
      Q => ch8_rd_data(20),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(21),
      Q => ch8_rd_data(21),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(22),
      Q => ch8_rd_data(22),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(23),
      Q => ch8_rd_data(23),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(24),
      Q => ch8_rd_data(24),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(25),
      Q => ch8_rd_data(25),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(26),
      Q => ch8_rd_data(26),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(27),
      Q => ch8_rd_data(27),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(30),
      Q => ch8_rd_data(30),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(31),
      Q => ch8_rd_data(31),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(4),
      Q => ch8_rd_data(4),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(5),
      Q => ch8_rd_data(5),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(6),
      Q => ch8_rd_data(6),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(7),
      Q => ch8_rd_data(7),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(8),
      Q => ch8_rd_data(8),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => ch8_rd_data0(9),
      Q => ch8_rd_data(9),
      R => \ch8_rd_data_reg[4]_0\
    );
ch8_sample_queue_reg_0_7_0_13: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch8_wr_index(2 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"00",
      DIC(1) => \audio_sample_ch8_reg_n_0_[1]\,
      DIC(0) => \audio_sample_ch8_reg_n_0_[0]\,
      DID(1) => \audio_sample_ch8_reg_n_0_[3]\,
      DID(0) => \audio_sample_ch8_reg_n_0_[2]\,
      DIE(1) => \audio_sample_ch8_reg_n_0_[5]\,
      DIE(0) => \audio_sample_ch8_reg_n_0_[4]\,
      DIF(1) => \audio_sample_ch8_reg_n_0_[7]\,
      DIF(0) => \audio_sample_ch8_reg_n_0_[6]\,
      DIG(1) => \audio_sample_ch8_reg_n_0_[9]\,
      DIG(0) => \audio_sample_ch8_reg_n_0_[8]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_0_13_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_0_13_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => ch8_rd_data0(5 downto 4),
      DOD(1 downto 0) => ch8_rd_data0(7 downto 6),
      DOE(1 downto 0) => ch8_rd_data0(9 downto 8),
      DOF(1 downto 0) => ch8_rd_data0(11 downto 10),
      DOG(1 downto 0) => ch8_rd_data0(13 downto 12),
      DOH(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch8_sample_queue_reg_0_7_14_27: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => ch8_wr_index(2 downto 0),
      DIA(1) => \audio_sample_ch8_reg_n_0_[11]\,
      DIA(0) => \audio_sample_ch8_reg_n_0_[10]\,
      DIB(1) => \audio_sample_ch8_reg_n_0_[13]\,
      DIB(0) => \audio_sample_ch8_reg_n_0_[12]\,
      DIC(1) => \audio_sample_ch8_reg_n_0_[15]\,
      DIC(0) => \audio_sample_ch8_reg_n_0_[14]\,
      DID(1) => \audio_sample_ch8_reg_n_0_[17]\,
      DID(0) => \audio_sample_ch8_reg_n_0_[16]\,
      DIE(1) => \audio_sample_ch8_reg_n_0_[19]\,
      DIE(0) => \audio_sample_ch8_reg_n_0_[18]\,
      DIF(1) => \audio_sample_ch8_reg_n_0_[21]\,
      DIF(0) => \audio_sample_ch8_reg_n_0_[20]\,
      DIG(1) => \audio_sample_ch8_reg_n_0_[23]\,
      DIG(0) => \audio_sample_ch8_reg_n_0_[22]\,
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => ch8_rd_data0(15 downto 14),
      DOB(1 downto 0) => ch8_rd_data0(17 downto 16),
      DOC(1 downto 0) => ch8_rd_data0(19 downto 18),
      DOD(1 downto 0) => ch8_rd_data0(21 downto 20),
      DOE(1 downto 0) => ch8_rd_data0(23 downto 22),
      DOF(1 downto 0) => ch8_rd_data0(25 downto 24),
      DOG(1 downto 0) => ch8_rd_data0(27 downto 26),
      DOH(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch8_sample_queue_reg_0_7_28_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => ch_rd_index(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => ch8_wr_index(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => parity_sample8,
      DIB(0) => p_1_in,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_28_31_DOA_UNCONNECTED(1 downto 0),
      DOB(1 downto 0) => ch8_rd_data0(31 downto 30),
      DOC(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ch8_sample_queue_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => axis_clk,
      WE => ch1_sample_queue_reg_0_7_0_13_i_1_n_0
    );
ch8_sample_queue_reg_0_7_28_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => ch8_sample_queue_reg_0_7_28_31_i_2_n_0,
      I1 => ch8_sample_queue_reg_0_7_28_31_i_3_n_0,
      I2 => \audio_sample_ch8_reg_n_0_[23]\,
      I3 => ch8_sample_queue_reg_0_7_28_31_i_4_n_0,
      I4 => ch8_sample_queue_reg_0_7_28_31_i_5_n_0,
      O => parity_sample8
    );
ch8_sample_queue_reg_0_7_28_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch8_reg_n_0_[15]\,
      I1 => \audio_sample_ch8_reg_n_0_[16]\,
      I2 => \audio_sample_ch8_reg_n_0_[12]\,
      I3 => \audio_sample_ch8_reg_n_0_[11]\,
      I4 => \audio_sample_ch8_reg_n_0_[14]\,
      I5 => \audio_sample_ch8_reg_n_0_[13]\,
      O => ch8_sample_queue_reg_0_7_28_31_i_2_n_0
    );
ch8_sample_queue_reg_0_7_28_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch8_reg_n_0_[21]\,
      I1 => \audio_sample_ch8_reg_n_0_[22]\,
      I2 => \audio_sample_ch8_reg_n_0_[18]\,
      I3 => \audio_sample_ch8_reg_n_0_[17]\,
      I4 => \audio_sample_ch8_reg_n_0_[20]\,
      I5 => \audio_sample_ch8_reg_n_0_[19]\,
      O => ch8_sample_queue_reg_0_7_28_31_i_3_n_0
    );
ch8_sample_queue_reg_0_7_28_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch8_reg_n_0_[9]\,
      I1 => \audio_sample_ch8_reg_n_0_[10]\,
      I2 => \audio_sample_ch8_reg_n_0_[6]\,
      I3 => \audio_sample_ch8_reg_n_0_[5]\,
      I4 => \audio_sample_ch8_reg_n_0_[8]\,
      I5 => \audio_sample_ch8_reg_n_0_[7]\,
      O => ch8_sample_queue_reg_0_7_28_31_i_4_n_0
    );
ch8_sample_queue_reg_0_7_28_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_ch8_reg_n_0_[3]\,
      I1 => \audio_sample_ch8_reg_n_0_[4]\,
      I2 => \audio_sample_ch8_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \audio_sample_ch8_reg_n_0_[2]\,
      I5 => \audio_sample_ch8_reg_n_0_[1]\,
      O => ch8_sample_queue_reg_0_7_28_31_i_5_n_0
    );
\ch8_wr_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch8_wr_index(0),
      O => \ch8_wr_index[0]_i_1_n_0\
    );
\ch8_wr_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch8_wr_index(0),
      I1 => ch8_wr_index(1),
      O => \ch8_wr_index[1]_i_1_n_0\
    );
\ch8_wr_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch8_wr_index(0),
      I1 => ch8_wr_index(1),
      I2 => ch8_wr_index(2),
      O => \ch8_wr_index[2]_i_1_n_0\
    );
\ch8_wr_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch8_wr_index[0]_i_1_n_0\,
      Q => ch8_wr_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_wr_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch8_wr_index[1]_i_1_n_0\,
      Q => ch8_wr_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch8_wr_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => \ch8_wr_index[2]_i_1_n_0\,
      Q => ch8_wr_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch_en[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => load_value_toggle,
      I1 => i_axis_id_egress_q(2),
      I2 => i_axis_id_egress_q(0),
      I3 => i_axis_id_egress_q(1),
      O => load_value_toggle0
    );
\ch_en[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => i_axis_id_egress_q(1),
      I1 => i_axis_id_egress_q(0),
      I2 => i_axis_id_egress_q(2),
      I3 => load_value_toggle,
      O => \ch_en[8]_i_1_n_0\
    );
\ch_en[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \ch_en_reg[8]_0\(0),
      I1 => load_value_toggle,
      I2 => i_axis_id_egress_q(2),
      I3 => i_axis_id_egress_q(0),
      I4 => i_axis_id_egress_q(1),
      O => \ch_en[8]_i_2_n_0\
    );
\ch_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[1]_0\,
      Q => \ch_en_reg_n_0_[1]\,
      R => DST_RST_IN0
    );
\ch_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[2]_0\,
      Q => data1,
      R => DST_RST_IN0
    );
\ch_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[3]_0\,
      Q => data2,
      R => DST_RST_IN0
    );
\ch_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[4]_0\,
      Q => data3,
      R => DST_RST_IN0
    );
\ch_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[5]_0\,
      Q => data4,
      R => DST_RST_IN0
    );
\ch_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[6]_0\,
      Q => data5,
      R => DST_RST_IN0
    );
\ch_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en_reg[7]_0\,
      Q => data6,
      R => DST_RST_IN0
    );
\ch_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \ch_en[8]_i_1_n_0\,
      D => \ch_en[8]_i_2_n_0\,
      Q => data7,
      R => DST_RST_IN0
    );
\ch_rd_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ch_rd_index(0),
      O => \ch_rd_index[0]_i_1_n_0\
    );
\ch_rd_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ch_rd_index(0),
      I1 => ch_rd_index(1),
      O => \ch_rd_index[1]_i_1_n_0\
    );
\ch_rd_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ch_rd_index(0),
      I1 => ch_rd_index(1),
      I2 => ch_rd_index(2),
      O => \ch_rd_index[2]_i_1_n_0\
    );
\ch_rd_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => \ch_rd_index[0]_i_1_n_0\,
      Q => ch_rd_index(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch_rd_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => \ch_rd_index[1]_i_1_n_0\,
      Q => ch_rd_index(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\ch_rd_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \^q\(0),
      D => \ch_rd_index[2]_i_1_n_0\,
      Q => ch_rd_index(2),
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      O => \channel_status[0]_i_1_n_0\
    );
\channel_status[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[99]\,
      O => \channel_status[100]_i_1_n_0\
    );
\channel_status[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[100]\,
      O => \channel_status[101]_i_1_n_0\
    );
\channel_status[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[101]\,
      O => \channel_status[102]_i_1_n_0\
    );
\channel_status[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[102]\,
      O => \channel_status[103]_i_1_n_0\
    );
\channel_status[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[103]\,
      O => \channel_status[104]_i_1_n_0\
    );
\channel_status[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[104]\,
      O => \channel_status[105]_i_1_n_0\
    );
\channel_status[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[105]\,
      O => \channel_status[106]_i_1_n_0\
    );
\channel_status[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[106]\,
      O => \channel_status[107]_i_1_n_0\
    );
\channel_status[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[107]\,
      O => \channel_status[108]_i_1_n_0\
    );
\channel_status[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[108]\,
      O => \channel_status[109]_i_1_n_0\
    );
\channel_status[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[9]\,
      O => \channel_status[10]_i_1_n_0\
    );
\channel_status[110]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[109]\,
      O => \channel_status[110]_i_1_n_0\
    );
\channel_status[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[110]\,
      O => \channel_status[111]_i_1_n_0\
    );
\channel_status[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[111]\,
      O => \channel_status[112]_i_1_n_0\
    );
\channel_status[113]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[112]\,
      O => \channel_status[113]_i_1_n_0\
    );
\channel_status[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[113]\,
      O => \channel_status[114]_i_1_n_0\
    );
\channel_status[115]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[114]\,
      O => \channel_status[115]_i_1_n_0\
    );
\channel_status[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[115]\,
      O => \channel_status[116]_i_1_n_0\
    );
\channel_status[117]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[116]\,
      O => \channel_status[117]_i_1_n_0\
    );
\channel_status[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[117]\,
      O => \channel_status[118]_i_1_n_0\
    );
\channel_status[119]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[118]\,
      O => \channel_status[119]_i_1_n_0\
    );
\channel_status[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[10]\,
      O => \channel_status[11]_i_1_n_0\
    );
\channel_status[120]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[119]\,
      O => \channel_status[120]_i_1_n_0\
    );
\channel_status[121]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[120]\,
      O => \channel_status[121]_i_1_n_0\
    );
\channel_status[122]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[121]\,
      O => \channel_status[122]_i_1_n_0\
    );
\channel_status[123]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[122]\,
      O => \channel_status[123]_i_1_n_0\
    );
\channel_status[124]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[123]\,
      O => \channel_status[124]_i_1_n_0\
    );
\channel_status[125]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[124]\,
      O => \channel_status[125]_i_1_n_0\
    );
\channel_status[126]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[125]\,
      O => \channel_status[126]_i_1_n_0\
    );
\channel_status[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[126]\,
      O => \channel_status[127]_i_1_n_0\
    );
\channel_status[128]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[127]\,
      O => \channel_status[128]_i_1_n_0\
    );
\channel_status[129]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[128]\,
      O => \channel_status[129]_i_1_n_0\
    );
\channel_status[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[11]\,
      O => \channel_status[12]_i_1_n_0\
    );
\channel_status[130]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[129]\,
      O => \channel_status[130]_i_1_n_0\
    );
\channel_status[131]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[130]\,
      O => \channel_status[131]_i_1_n_0\
    );
\channel_status[132]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[131]\,
      O => \channel_status[132]_i_1_n_0\
    );
\channel_status[133]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[132]\,
      O => \channel_status[133]_i_1_n_0\
    );
\channel_status[134]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[133]\,
      O => \channel_status[134]_i_1_n_0\
    );
\channel_status[135]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[134]\,
      O => \channel_status[135]_i_1_n_0\
    );
\channel_status[136]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[135]\,
      O => \channel_status[136]_i_1_n_0\
    );
\channel_status[137]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[136]\,
      O => \channel_status[137]_i_1_n_0\
    );
\channel_status[138]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[137]\,
      O => \channel_status[138]_i_1_n_0\
    );
\channel_status[139]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[138]\,
      O => \channel_status[139]_i_1_n_0\
    );
\channel_status[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[12]\,
      O => \channel_status[13]_i_1_n_0\
    );
\channel_status[140]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[139]\,
      O => \channel_status[140]_i_1_n_0\
    );
\channel_status[141]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[140]\,
      O => \channel_status[141]_i_1_n_0\
    );
\channel_status[142]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[141]\,
      O => \channel_status[142]_i_1_n_0\
    );
\channel_status[143]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[142]\,
      O => \channel_status[143]_i_1_n_0\
    );
\channel_status[144]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[143]\,
      O => \channel_status[144]_i_1_n_0\
    );
\channel_status[145]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[144]\,
      O => \channel_status[145]_i_1_n_0\
    );
\channel_status[146]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[145]\,
      O => \channel_status[146]_i_1_n_0\
    );
\channel_status[147]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[146]\,
      O => \channel_status[147]_i_1_n_0\
    );
\channel_status[148]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[147]\,
      O => \channel_status[148]_i_1_n_0\
    );
\channel_status[149]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \ch8_rd_data_reg[4]_0\,
      I1 => p_0_in,
      I2 => \aud_blk_seq_reg_n_0_[0]\,
      I3 => gen_subframe_preamble,
      O => \channel_status[149]_i_1_n_0\
    );
\channel_status[149]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[148]\,
      O => \channel_status[149]_i_2_n_0\
    );
\channel_status[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[13]\,
      O => \channel_status[14]_i_1_n_0\
    );
\channel_status[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[149]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(0),
      O => \channel_status[150]_i_1_n_0\
    );
\channel_status[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[150]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(1),
      O => \channel_status[151]_i_1_n_0\
    );
\channel_status[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[151]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(2),
      O => \channel_status[152]_i_1_n_0\
    );
\channel_status[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[152]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(3),
      O => \channel_status[153]_i_1_n_0\
    );
\channel_status[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[153]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(4),
      O => \channel_status[154]_i_1_n_0\
    );
\channel_status[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[154]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(5),
      O => \channel_status[155]_i_1_n_0\
    );
\channel_status[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[155]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(6),
      O => \channel_status[156]_i_1_n_0\
    );
\channel_status[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[156]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(7),
      O => \channel_status[157]_i_1_n_0\
    );
\channel_status[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[157]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(8),
      O => \channel_status[158]_i_1_n_0\
    );
\channel_status[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[158]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(9),
      O => \channel_status[159]_i_1_n_0\
    );
\channel_status[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[14]\,
      O => \channel_status[15]_i_1_n_0\
    );
\channel_status[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[159]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(10),
      O => \channel_status[160]_i_1_n_0\
    );
\channel_status[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[160]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(11),
      O => \channel_status[161]_i_1_n_0\
    );
\channel_status[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[161]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(12),
      O => \channel_status[162]_i_1_n_0\
    );
\channel_status[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[162]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(13),
      O => \channel_status[163]_i_1_n_0\
    );
\channel_status[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[163]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(14),
      O => \channel_status[164]_i_1_n_0\
    );
\channel_status[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[164]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(15),
      O => \channel_status[165]_i_1_n_0\
    );
\channel_status[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[165]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(16),
      O => \channel_status[166]_i_1_n_0\
    );
\channel_status[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[166]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(17),
      O => \channel_status[167]_i_1_n_0\
    );
\channel_status[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[167]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(18),
      O => \channel_status[168]_i_1_n_0\
    );
\channel_status[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[168]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(19),
      O => \channel_status[169]_i_1_n_0\
    );
\channel_status[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[15]\,
      O => \channel_status[16]_i_1_n_0\
    );
\channel_status[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[169]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(20),
      O => \channel_status[170]_i_1_n_0\
    );
\channel_status[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[170]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(21),
      O => \channel_status[171]_i_1_n_0\
    );
\channel_status[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[171]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(22),
      O => \channel_status[172]_i_1_n_0\
    );
\channel_status[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[172]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(23),
      O => \channel_status[173]_i_1_n_0\
    );
\channel_status[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[173]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(24),
      O => \channel_status[174]_i_1_n_0\
    );
\channel_status[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[174]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(25),
      O => \channel_status[175]_i_1_n_0\
    );
\channel_status[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[175]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(26),
      O => \channel_status[176]_i_1_n_0\
    );
\channel_status[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[176]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(27),
      O => \channel_status[177]_i_1_n_0\
    );
\channel_status[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[177]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(28),
      O => \channel_status[178]_i_1_n_0\
    );
\channel_status[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[178]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(29),
      O => \channel_status[179]_i_1_n_0\
    );
\channel_status[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[16]\,
      O => \channel_status[17]_i_1_n_0\
    );
\channel_status[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[179]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(30),
      O => \channel_status[180]_i_1_n_0\
    );
\channel_status[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[180]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(31),
      O => \channel_status[181]_i_1_n_0\
    );
\channel_status[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[181]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(32),
      O => \channel_status[182]_i_1_n_0\
    );
\channel_status[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[182]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(33),
      O => \channel_status[183]_i_1_n_0\
    );
\channel_status[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[183]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(34),
      O => \channel_status[184]_i_1_n_0\
    );
\channel_status[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[184]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(35),
      O => \channel_status[185]_i_1_n_0\
    );
\channel_status[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[185]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(36),
      O => \channel_status[186]_i_1_n_0\
    );
\channel_status[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[186]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(37),
      O => \channel_status[187]_i_1_n_0\
    );
\channel_status[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[187]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(38),
      O => \channel_status[188]_i_1_n_0\
    );
\channel_status[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[188]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(39),
      O => \channel_status[189]_i_1_n_0\
    );
\channel_status[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[17]\,
      O => \channel_status[18]_i_1_n_0\
    );
\channel_status[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[189]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(40),
      O => \channel_status[190]_i_1_n_0\
    );
\channel_status[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => gen_subframe_preamble,
      I2 => \aud_blk_seq_reg_n_0_[0]\,
      O => \channel_status[191]_i_1_n_0\
    );
\channel_status[191]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status_reg_n_0_[190]\,
      I1 => p_0_in,
      I2 => aud_spdif_channel_status_latched(41),
      O => \channel_status[191]_i_2_n_0\
    );
\channel_status[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[18]\,
      O => \channel_status[19]_i_1_n_0\
    );
\channel_status[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[0]\,
      O => \channel_status[1]_i_1_n_0\
    );
\channel_status[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[19]\,
      O => \channel_status[20]_i_1_n_0\
    );
\channel_status[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[20]\,
      O => \channel_status[21]_i_1_n_0\
    );
\channel_status[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[21]\,
      O => \channel_status[22]_i_1_n_0\
    );
\channel_status[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[22]\,
      O => \channel_status[23]_i_1_n_0\
    );
\channel_status[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[23]\,
      O => \channel_status[24]_i_1_n_0\
    );
\channel_status[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[24]\,
      O => \channel_status[25]_i_1_n_0\
    );
\channel_status[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[25]\,
      O => \channel_status[26]_i_1_n_0\
    );
\channel_status[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[26]\,
      O => \channel_status[27]_i_1_n_0\
    );
\channel_status[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[27]\,
      O => \channel_status[28]_i_1_n_0\
    );
\channel_status[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[28]\,
      O => \channel_status[29]_i_1_n_0\
    );
\channel_status[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[1]\,
      O => \channel_status[2]_i_1_n_0\
    );
\channel_status[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[29]\,
      O => \channel_status[30]_i_1_n_0\
    );
\channel_status[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[30]\,
      O => \channel_status[31]_i_1_n_0\
    );
\channel_status[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[31]\,
      O => \channel_status[32]_i_1_n_0\
    );
\channel_status[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[32]\,
      O => \channel_status[33]_i_1_n_0\
    );
\channel_status[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[33]\,
      O => \channel_status[34]_i_1_n_0\
    );
\channel_status[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[34]\,
      O => \channel_status[35]_i_1_n_0\
    );
\channel_status[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[35]\,
      O => \channel_status[36]_i_1_n_0\
    );
\channel_status[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[36]\,
      O => \channel_status[37]_i_1_n_0\
    );
\channel_status[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[37]\,
      O => \channel_status[38]_i_1_n_0\
    );
\channel_status[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[38]\,
      O => \channel_status[39]_i_1_n_0\
    );
\channel_status[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[2]\,
      O => \channel_status[3]_i_1_n_0\
    );
\channel_status[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[39]\,
      O => \channel_status[40]_i_1_n_0\
    );
\channel_status[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[40]\,
      O => \channel_status[41]_i_1_n_0\
    );
\channel_status[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[41]\,
      O => \channel_status[42]_i_1_n_0\
    );
\channel_status[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[42]\,
      O => \channel_status[43]_i_1_n_0\
    );
\channel_status[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[43]\,
      O => \channel_status[44]_i_1_n_0\
    );
\channel_status[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[44]\,
      O => \channel_status[45]_i_1_n_0\
    );
\channel_status[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[45]\,
      O => \channel_status[46]_i_1_n_0\
    );
\channel_status[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[46]\,
      O => \channel_status[47]_i_1_n_0\
    );
\channel_status[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[47]\,
      O => \channel_status[48]_i_1_n_0\
    );
\channel_status[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[48]\,
      O => \channel_status[49]_i_1_n_0\
    );
\channel_status[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[3]\,
      O => \channel_status[4]_i_1_n_0\
    );
\channel_status[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[49]\,
      O => \channel_status[50]_i_1_n_0\
    );
\channel_status[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[50]\,
      O => \channel_status[51]_i_1_n_0\
    );
\channel_status[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[51]\,
      O => \channel_status[52]_i_1_n_0\
    );
\channel_status[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[52]\,
      O => \channel_status[53]_i_1_n_0\
    );
\channel_status[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[53]\,
      O => \channel_status[54]_i_1_n_0\
    );
\channel_status[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[54]\,
      O => \channel_status[55]_i_1_n_0\
    );
\channel_status[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[55]\,
      O => \channel_status[56]_i_1_n_0\
    );
\channel_status[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[56]\,
      O => \channel_status[57]_i_1_n_0\
    );
\channel_status[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[57]\,
      O => \channel_status[58]_i_1_n_0\
    );
\channel_status[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[58]\,
      O => \channel_status[59]_i_1_n_0\
    );
\channel_status[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[4]\,
      O => \channel_status[5]_i_1_n_0\
    );
\channel_status[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[59]\,
      O => \channel_status[60]_i_1_n_0\
    );
\channel_status[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[60]\,
      O => \channel_status[61]_i_1_n_0\
    );
\channel_status[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[61]\,
      O => \channel_status[62]_i_1_n_0\
    );
\channel_status[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[62]\,
      O => \channel_status[63]_i_1_n_0\
    );
\channel_status[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[63]\,
      O => \channel_status[64]_i_1_n_0\
    );
\channel_status[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[64]\,
      O => \channel_status[65]_i_1_n_0\
    );
\channel_status[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[65]\,
      O => \channel_status[66]_i_1_n_0\
    );
\channel_status[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[66]\,
      O => \channel_status[67]_i_1_n_0\
    );
\channel_status[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[67]\,
      O => \channel_status[68]_i_1_n_0\
    );
\channel_status[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[68]\,
      O => \channel_status[69]_i_1_n_0\
    );
\channel_status[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[5]\,
      O => \channel_status[6]_i_1_n_0\
    );
\channel_status[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[69]\,
      O => \channel_status[70]_i_1_n_0\
    );
\channel_status[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[70]\,
      O => \channel_status[71]_i_1_n_0\
    );
\channel_status[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[71]\,
      O => \channel_status[72]_i_1_n_0\
    );
\channel_status[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[72]\,
      O => \channel_status[73]_i_1_n_0\
    );
\channel_status[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[73]\,
      O => \channel_status[74]_i_1_n_0\
    );
\channel_status[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[74]\,
      O => \channel_status[75]_i_1_n_0\
    );
\channel_status[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[75]\,
      O => \channel_status[76]_i_1_n_0\
    );
\channel_status[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[76]\,
      O => \channel_status[77]_i_1_n_0\
    );
\channel_status[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[77]\,
      O => \channel_status[78]_i_1_n_0\
    );
\channel_status[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[78]\,
      O => \channel_status[79]_i_1_n_0\
    );
\channel_status[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[6]\,
      O => \channel_status[7]_i_1_n_0\
    );
\channel_status[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[79]\,
      O => \channel_status[80]_i_1_n_0\
    );
\channel_status[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[80]\,
      O => \channel_status[81]_i_1_n_0\
    );
\channel_status[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[81]\,
      O => \channel_status[82]_i_1_n_0\
    );
\channel_status[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[82]\,
      O => \channel_status[83]_i_1_n_0\
    );
\channel_status[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[83]\,
      O => \channel_status[84]_i_1_n_0\
    );
\channel_status[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[84]\,
      O => \channel_status[85]_i_1_n_0\
    );
\channel_status[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[85]\,
      O => \channel_status[86]_i_1_n_0\
    );
\channel_status[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[86]\,
      O => \channel_status[87]_i_1_n_0\
    );
\channel_status[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[87]\,
      O => \channel_status[88]_i_1_n_0\
    );
\channel_status[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[88]\,
      O => \channel_status[89]_i_1_n_0\
    );
\channel_status[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[7]\,
      O => \channel_status[8]_i_1_n_0\
    );
\channel_status[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[89]\,
      O => \channel_status[90]_i_1_n_0\
    );
\channel_status[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[90]\,
      O => \channel_status[91]_i_1_n_0\
    );
\channel_status[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[91]\,
      O => \channel_status[92]_i_1_n_0\
    );
\channel_status[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[92]\,
      O => \channel_status[93]_i_1_n_0\
    );
\channel_status[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[93]\,
      O => \channel_status[94]_i_1_n_0\
    );
\channel_status[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[94]\,
      O => \channel_status[95]_i_1_n_0\
    );
\channel_status[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[95]\,
      O => \channel_status[96]_i_1_n_0\
    );
\channel_status[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[96]\,
      O => \channel_status[97]_i_1_n_0\
    );
\channel_status[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[97]\,
      O => \channel_status[98]_i_1_n_0\
    );
\channel_status[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[98]\,
      O => \channel_status[99]_i_1_n_0\
    );
\channel_status[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => \channel_status_reg_n_0_[8]\,
      O => \channel_status[9]_i_1_n_0\
    );
\channel_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[0]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[0]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[100]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[100]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[101]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[101]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[102]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[102]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[103]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[103]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[104]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[104]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[105]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[105]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[106]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[106]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[107]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[107]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[108]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[108]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[109]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[109]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[10]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[10]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[110]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[110]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[111]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[111]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[112]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[112]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[113]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[113]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[114]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[114]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[115]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[115]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[116]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[116]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[117]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[117]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[118]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[118]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[119]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[119]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[11]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[11]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[120]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[120]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[121]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[121]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[122]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[122]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[123]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[123]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[124]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[124]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[125]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[125]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[126]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[126]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[127]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[127]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[128]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[128]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[129]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[129]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[12]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[12]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[130]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[130]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[131]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[131]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[132]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[132]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[133]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[133]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[134]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[134]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[135]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[135]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[136]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[136]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[137]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[137]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[138]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[138]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[139]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[139]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[13]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[13]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[140]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[140]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[141]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[141]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[142]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[142]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[143]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[143]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[144]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[144]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[145]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[145]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[146]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[146]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[147]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[147]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[148]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[148]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[149]_i_2_n_0\,
      Q => \channel_status_reg_n_0_[149]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[14]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[14]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[150]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[150]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[151]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[151]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[152]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[152]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[153]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[153]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[154]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[154]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[155]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[155]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[156]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[156]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[157]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[157]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[158]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[158]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[159]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[159]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[15]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[15]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[160]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[160]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[161]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[161]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[162]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[162]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[163]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[163]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[164]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[164]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[165]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[165]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[166]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[166]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[167]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[167]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[168]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[168]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[169]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[169]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[16]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[16]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[170]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[170]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[171]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[171]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[172]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[172]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[173]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[173]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[174]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[174]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[175]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[175]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[176]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[176]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[177]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[177]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[178]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[178]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[179]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[179]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[17]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[17]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[180]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[180]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[181]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[181]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[182]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[182]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[183]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[183]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[184]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[184]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[185]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[185]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[186]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[186]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[187]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[187]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[188]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[188]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[189]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[189]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[18]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[18]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[190]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[190]\,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[191]_i_2_n_0\,
      Q => p_1_in,
      R => \ch8_rd_data_reg[4]_0\
    );
\channel_status_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[19]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[19]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[1]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[1]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[20]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[20]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[21]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[21]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[22]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[22]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[23]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[23]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[24]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[24]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[25]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[25]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[26]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[26]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[27]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[27]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[28]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[28]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[29]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[29]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[2]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[2]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[30]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[30]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[31]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[31]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[32]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[32]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[33]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[33]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[34]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[34]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[35]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[35]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[36]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[36]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[37]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[37]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[38]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[38]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[39]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[39]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[3]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[3]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[40]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[40]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[41]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[41]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[42]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[42]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[43]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[43]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[44]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[44]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[45]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[45]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[46]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[46]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[47]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[47]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[48]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[48]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[49]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[49]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[4]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[4]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[50]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[50]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[51]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[51]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[52]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[52]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[53]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[53]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[54]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[54]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[55]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[55]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[56]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[56]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[57]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[57]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[58]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[58]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[59]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[59]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[5]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[5]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[60]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[60]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[61]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[61]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[62]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[62]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[63]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[63]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[64]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[64]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[65]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[65]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[66]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[66]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[67]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[67]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[68]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[68]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[69]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[69]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[6]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[6]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[70]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[70]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[71]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[71]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[72]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[72]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[73]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[73]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[74]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[74]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[75]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[75]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[76]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[76]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[77]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[77]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[78]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[78]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[79]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[79]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[7]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[7]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[80]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[80]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[81]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[81]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[82]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[82]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[83]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[83]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[84]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[84]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[85]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[85]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[86]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[86]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[87]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[87]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[88]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[88]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[89]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[89]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[8]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[8]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[90]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[90]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[91]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[91]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[92]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[92]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[93]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[93]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[94]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[94]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[95]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[95]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[96]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[96]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[97]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[97]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[98]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[98]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[99]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[99]\,
      R => \channel_status[149]_i_1_n_0\
    );
\channel_status_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => \channel_status[191]_i_1_n_0\,
      D => \channel_status[9]_i_1_n_0\,
      Q => \channel_status_reg_n_0_[9]\,
      R => \channel_status[149]_i_1_n_0\
    );
\cntr_250ms_ch1[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(0),
      O => \cntr_250ms_ch1[0]_i_3_n_0\
    );
\cntr_250ms_ch1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_15\,
      Q => cntr_250ms_ch1_reg(0),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \cntr_250ms_ch1_reg[0]_i_2_n_0\,
      CO(6) => \cntr_250ms_ch1_reg[0]_i_2_n_1\,
      CO(5) => \cntr_250ms_ch1_reg[0]_i_2_n_2\,
      CO(4) => \cntr_250ms_ch1_reg[0]_i_2_n_3\,
      CO(3) => \cntr_250ms_ch1_reg[0]_i_2_n_4\,
      CO(2) => \cntr_250ms_ch1_reg[0]_i_2_n_5\,
      CO(1) => \cntr_250ms_ch1_reg[0]_i_2_n_6\,
      CO(0) => \cntr_250ms_ch1_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \cntr_250ms_ch1_reg[0]_i_2_n_8\,
      O(6) => \cntr_250ms_ch1_reg[0]_i_2_n_9\,
      O(5) => \cntr_250ms_ch1_reg[0]_i_2_n_10\,
      O(4) => \cntr_250ms_ch1_reg[0]_i_2_n_11\,
      O(3) => \cntr_250ms_ch1_reg[0]_i_2_n_12\,
      O(2) => \cntr_250ms_ch1_reg[0]_i_2_n_13\,
      O(1) => \cntr_250ms_ch1_reg[0]_i_2_n_14\,
      O(0) => \cntr_250ms_ch1_reg[0]_i_2_n_15\,
      S(7 downto 1) => cntr_250ms_ch1_reg(7 downto 1),
      S(0) => \cntr_250ms_ch1[0]_i_3_n_0\
    );
\cntr_250ms_ch1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_13\,
      Q => cntr_250ms_ch1_reg(10),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_12\,
      Q => cntr_250ms_ch1_reg(11),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_11\,
      Q => cntr_250ms_ch1_reg(12),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_10\,
      Q => cntr_250ms_ch1_reg(13),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_9\,
      Q => cntr_250ms_ch1_reg(14),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_8\,
      Q => cntr_250ms_ch1_reg(15),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_15\,
      Q => cntr_250ms_ch1_reg(16),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cntr_250ms_ch1_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_cntr_250ms_ch1_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \cntr_250ms_ch1_reg[16]_i_1_n_1\,
      CO(5) => \cntr_250ms_ch1_reg[16]_i_1_n_2\,
      CO(4) => \cntr_250ms_ch1_reg[16]_i_1_n_3\,
      CO(3) => \cntr_250ms_ch1_reg[16]_i_1_n_4\,
      CO(2) => \cntr_250ms_ch1_reg[16]_i_1_n_5\,
      CO(1) => \cntr_250ms_ch1_reg[16]_i_1_n_6\,
      CO(0) => \cntr_250ms_ch1_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \cntr_250ms_ch1_reg[16]_i_1_n_8\,
      O(6) => \cntr_250ms_ch1_reg[16]_i_1_n_9\,
      O(5) => \cntr_250ms_ch1_reg[16]_i_1_n_10\,
      O(4) => \cntr_250ms_ch1_reg[16]_i_1_n_11\,
      O(3) => \cntr_250ms_ch1_reg[16]_i_1_n_12\,
      O(2) => \cntr_250ms_ch1_reg[16]_i_1_n_13\,
      O(1) => \cntr_250ms_ch1_reg[16]_i_1_n_14\,
      O(0) => \cntr_250ms_ch1_reg[16]_i_1_n_15\,
      S(7 downto 0) => cntr_250ms_ch1_reg(23 downto 16)
    );
\cntr_250ms_ch1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_14\,
      Q => cntr_250ms_ch1_reg(17),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_13\,
      Q => cntr_250ms_ch1_reg(18),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_12\,
      Q => cntr_250ms_ch1_reg(19),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_14\,
      Q => cntr_250ms_ch1_reg(1),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_11\,
      Q => cntr_250ms_ch1_reg(20),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_10\,
      Q => cntr_250ms_ch1_reg(21),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_9\,
      Q => cntr_250ms_ch1_reg(22),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[16]_i_1_n_8\,
      Q => cntr_250ms_ch1_reg(23),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_13\,
      Q => cntr_250ms_ch1_reg(2),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_12\,
      Q => cntr_250ms_ch1_reg(3),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_11\,
      Q => cntr_250ms_ch1_reg(4),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_10\,
      Q => cntr_250ms_ch1_reg(5),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_9\,
      Q => cntr_250ms_ch1_reg(6),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[0]_i_2_n_8\,
      Q => cntr_250ms_ch1_reg(7),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_15\,
      Q => cntr_250ms_ch1_reg(8),
      R => PULSE_SYNC_INST_n_3
    );
\cntr_250ms_ch1_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cntr_250ms_ch1_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \cntr_250ms_ch1_reg[8]_i_1_n_0\,
      CO(6) => \cntr_250ms_ch1_reg[8]_i_1_n_1\,
      CO(5) => \cntr_250ms_ch1_reg[8]_i_1_n_2\,
      CO(4) => \cntr_250ms_ch1_reg[8]_i_1_n_3\,
      CO(3) => \cntr_250ms_ch1_reg[8]_i_1_n_4\,
      CO(2) => \cntr_250ms_ch1_reg[8]_i_1_n_5\,
      CO(1) => \cntr_250ms_ch1_reg[8]_i_1_n_6\,
      CO(0) => \cntr_250ms_ch1_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \cntr_250ms_ch1_reg[8]_i_1_n_8\,
      O(6) => \cntr_250ms_ch1_reg[8]_i_1_n_9\,
      O(5) => \cntr_250ms_ch1_reg[8]_i_1_n_10\,
      O(4) => \cntr_250ms_ch1_reg[8]_i_1_n_11\,
      O(3) => \cntr_250ms_ch1_reg[8]_i_1_n_12\,
      O(2) => \cntr_250ms_ch1_reg[8]_i_1_n_13\,
      O(1) => \cntr_250ms_ch1_reg[8]_i_1_n_14\,
      O(0) => \cntr_250ms_ch1_reg[8]_i_1_n_15\,
      S(7 downto 0) => cntr_250ms_ch1_reg(15 downto 8)
    );
\cntr_250ms_ch1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \cntr_250ms_ch1_reg[8]_i_1_n_14\,
      Q => cntr_250ms_ch1_reg(9),
      R => PULSE_SYNC_INST_n_3
    );
gen_subframe_preamble_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gen_subframe_preamble,
      O => gen_subframe_preamble0
    );
gen_subframe_preamble_reg: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => p_0_in,
      D => gen_subframe_preamble0,
      Q => gen_subframe_preamble,
      R => \ch8_rd_data_reg[4]_0\
    );
\i_axis_id_egress_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_axis_id_egress_q(0),
      O => \i_axis_id_egress_q[0]_i_1_n_0\
    );
\i_axis_id_egress_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_axis_id_egress_q(0),
      I1 => i_axis_id_egress_q(1),
      O => \i_axis_id_egress_q[1]_i_1_n_0\
    );
\i_axis_id_egress_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_axis_id_egress_q(0),
      I1 => i_axis_id_egress_q(1),
      I2 => i_axis_id_egress_q(2),
      O => \i_axis_id_egress_q[2]_i_2_n_0\
    );
\i_axis_id_egress_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \i_axis_id_egress_q[0]_i_1_n_0\,
      Q => i_axis_id_egress_q(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\i_axis_id_egress_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \i_axis_id_egress_q[1]_i_1_n_0\,
      Q => i_axis_id_egress_q(1),
      R => \ch8_rd_data_reg[4]_0\
    );
\i_axis_id_egress_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => E(0),
      D => \i_axis_id_egress_q[2]_i_2_n_0\,
      Q => i_axis_id_egress_q(2),
      R => \ch8_rd_data_reg[4]_0\
    );
load_value_toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => AUD_CONFIG_UPDATE_SYNC_INST_n_3,
      Q => load_value_toggle,
      R => '0'
    );
\ping_pattern_ch1[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(0),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(0),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(2),
      I3 => cntr_250ms_ch1_reg(2),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(1),
      I5 => cntr_250ms_ch1_reg(1),
      O => \ping_pattern_ch1[7]_i_10_n_0\
    );
\ping_pattern_ch1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(21),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(21),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(23),
      I3 => cntr_250ms_ch1_reg(23),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(22),
      I5 => cntr_250ms_ch1_reg(22),
      O => \ping_pattern_ch1[7]_i_3_n_0\
    );
\ping_pattern_ch1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(18),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(18),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(20),
      I3 => cntr_250ms_ch1_reg(20),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(19),
      I5 => cntr_250ms_ch1_reg(19),
      O => \ping_pattern_ch1[7]_i_4_n_0\
    );
\ping_pattern_ch1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(15),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(15),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(17),
      I3 => cntr_250ms_ch1_reg(17),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(16),
      I5 => cntr_250ms_ch1_reg(16),
      O => \ping_pattern_ch1[7]_i_5_n_0\
    );
\ping_pattern_ch1[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(12),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(12),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(14),
      I3 => cntr_250ms_ch1_reg(14),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(13),
      I5 => cntr_250ms_ch1_reg(13),
      O => \ping_pattern_ch1[7]_i_6_n_0\
    );
\ping_pattern_ch1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(9),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(9),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(11),
      I3 => cntr_250ms_ch1_reg(11),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(10),
      I5 => cntr_250ms_ch1_reg(10),
      O => \ping_pattern_ch1[7]_i_7_n_0\
    );
\ping_pattern_ch1[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(6),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(6),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(8),
      I3 => cntr_250ms_ch1_reg(8),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(7),
      I5 => cntr_250ms_ch1_reg(7),
      O => \ping_pattern_ch1[7]_i_8_n_0\
    );
\ping_pattern_ch1[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cntr_250ms_ch1_reg(3),
      I1 => \ping_pattern_ch1_reg[7]_i_2_0\(3),
      I2 => \ping_pattern_ch1_reg[7]_i_2_0\(5),
      I3 => cntr_250ms_ch1_reg(5),
      I4 => \ping_pattern_ch1_reg[7]_i_2_0\(4),
      I5 => cntr_250ms_ch1_reg(4),
      O => \ping_pattern_ch1[7]_i_9_n_0\
    );
\ping_pattern_ch1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[1]\,
      Q => \ping_pattern_ch1_reg_n_0_[0]\,
      S => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[2]\,
      Q => \ping_pattern_ch1_reg_n_0_[1]\,
      R => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[3]\,
      Q => \ping_pattern_ch1_reg_n_0_[2]\,
      S => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[4]\,
      Q => \ping_pattern_ch1_reg_n_0_[3]\,
      R => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[5]\,
      Q => \ping_pattern_ch1_reg_n_0_[4]\,
      S => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[6]\,
      Q => \ping_pattern_ch1_reg_n_0_[5]\,
      R => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[7]\,
      Q => \ping_pattern_ch1_reg_n_0_[6]\,
      S => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => cntr_250ms_ch1,
      D => \ping_pattern_ch1_reg_n_0_[0]\,
      Q => \ping_pattern_ch1_reg_n_0_[7]\,
      R => \sine_pattern_reg[0]_1\(0)
    );
\ping_pattern_ch1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \ping_pattern_ch1_reg[7]_i_2_n_0\,
      CO(6) => \ping_pattern_ch1_reg[7]_i_2_n_1\,
      CO(5) => \ping_pattern_ch1_reg[7]_i_2_n_2\,
      CO(4) => \ping_pattern_ch1_reg[7]_i_2_n_3\,
      CO(3) => \ping_pattern_ch1_reg[7]_i_2_n_4\,
      CO(2) => \ping_pattern_ch1_reg[7]_i_2_n_5\,
      CO(1) => \ping_pattern_ch1_reg[7]_i_2_n_6\,
      CO(0) => \ping_pattern_ch1_reg[7]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ping_pattern_ch1_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ping_pattern_ch1[7]_i_3_n_0\,
      S(6) => \ping_pattern_ch1[7]_i_4_n_0\,
      S(5) => \ping_pattern_ch1[7]_i_5_n_0\,
      S(4) => \ping_pattern_ch1[7]_i_6_n_0\,
      S(3) => \ping_pattern_ch1[7]_i_7_n_0\,
      S(2) => \ping_pattern_ch1[7]_i_8_n_0\,
      S(1) => \ping_pattern_ch1[7]_i_9_n_0\,
      S(0) => \ping_pattern_ch1[7]_i_10_n_0\
    );
\ping_sine_sample_ch_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(2),
      Q => \ping_sine_sample_ch_reg_n_0_[10]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => p_0_out(11),
      Q => \ping_sine_sample_ch_reg_n_0_[11]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => p_0_out(12),
      Q => \ping_sine_sample_ch_reg_n_0_[12]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(3),
      Q => \ping_sine_sample_ch_reg_n_0_[13]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => p_0_out(14),
      Q => \ping_sine_sample_ch_reg_n_0_[14]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(4),
      Q => \ping_sine_sample_ch_reg_n_0_[15]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(5),
      Q => \ping_sine_sample_ch_reg_n_0_[16]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(6),
      Q => \ping_sine_sample_ch_reg_n_0_[17]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => p_0_out(18),
      Q => \ping_sine_sample_ch_reg_n_0_[18]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(7),
      Q => \ping_sine_sample_ch_reg_n_0_[19]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(8),
      Q => \ping_sine_sample_ch_reg_n_0_[20]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(9),
      Q => \ping_sine_sample_ch_reg_n_0_[21]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(10),
      Q => \ping_sine_sample_ch_reg_n_0_[22]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => p_0_out(23),
      Q => \ping_sine_sample_ch_reg_n_0_[23]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(0),
      Q => \ping_sine_sample_ch_reg_n_0_[8]\,
      R => PULSE_SYNC_INST_n_6
    );
\ping_sine_sample_ch_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => ping_sine_sample_ch,
      D => D(1),
      Q => \ping_sine_sample_ch_reg_n_0_[9]\,
      R => PULSE_SYNC_INST_n_6
    );
\pulse_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pulse_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\pulse_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pulse_cntr_reg(0),
      I1 => pulse_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\pulse_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pulse_cntr_reg(1),
      I1 => pulse_cntr_reg(0),
      I2 => pulse_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\pulse_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => pulse_cntr_reg(2),
      I1 => pulse_cntr_reg(0),
      I2 => pulse_cntr_reg(1),
      I3 => pulse_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\pulse_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pulse_cntr_reg(3),
      I1 => pulse_cntr_reg(1),
      I2 => pulse_cntr_reg(0),
      I3 => pulse_cntr_reg(2),
      I4 => pulse_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\pulse_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pulse_cntr_reg(4),
      I1 => pulse_cntr_reg(2),
      I2 => pulse_cntr_reg(0),
      I3 => pulse_cntr_reg(1),
      I4 => pulse_cntr_reg(3),
      I5 => pulse_cntr_reg(5),
      O => \p_0_in__0\(5)
    );
\pulse_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pulse_i_3_n_0,
      I1 => pulse_cntr_reg(6),
      O => \p_0_in__0\(6)
    );
\pulse_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => pulse_cntr_reg(6),
      I1 => pulse_i_3_n_0,
      I2 => pulse_cntr_reg(7),
      O => \p_0_in__0\(7)
    );
\pulse_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => pulse_cntr_reg(7),
      I1 => pulse_i_3_n_0,
      I2 => pulse_cntr_reg(6),
      I3 => pulse_cntr_reg(8),
      O => \p_0_in__0\(8)
    );
\pulse_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => pulse_cntr_reg(0),
      R => SR(0)
    );
\pulse_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => pulse_cntr_reg(1),
      R => SR(0)
    );
\pulse_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => pulse_cntr_reg(2),
      R => SR(0)
    );
\pulse_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => pulse_cntr_reg(3),
      R => SR(0)
    );
\pulse_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => pulse_cntr_reg(4),
      R => SR(0)
    );
\pulse_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => pulse_cntr_reg(5),
      R => SR(0)
    );
\pulse_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => pulse_cntr_reg(6),
      R => SR(0)
    );
\pulse_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => pulse_cntr_reg(7),
      R => SR(0)
    );
\pulse_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => pulse_cntr_reg(8),
      R => SR(0)
    );
pulse_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => pulse_cntr_reg(8),
      I1 => pulse_cntr_reg(7),
      I2 => pulse_i_3_n_0,
      I3 => pulse_cntr_reg(6),
      O => pulse_i_2_n_0
    );
pulse_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pulse_cntr_reg(4),
      I1 => pulse_cntr_reg(2),
      I2 => pulse_cntr_reg(0),
      I3 => pulse_cntr_reg(1),
      I4 => pulse_cntr_reg(3),
      I5 => pulse_cntr_reg(5),
      O => pulse_i_3_n_0
    );
pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => aud_clk,
      CE => '1',
      D => pulse_i_2_n_0,
      Q => \^pulse\,
      R => SR(0)
    );
\pulse_sync_axis_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => p_0_in,
      Q => \^q\(0),
      R => \ch8_rd_data_reg[4]_0\
    );
\pulse_sync_axis_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => '1',
      D => PULSE_SYNC_INST_n_7,
      Q => p_0_in,
      R => \ch8_rd_data_reg[4]_0\
    );
\sine_addr_cntr_44[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sine_addr_cntr_44(0),
      O => \sine_addr_cntr_44[0]_i_1_n_0\
    );
\sine_addr_cntr_44[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333CC4C"
    )
        port map (
      I0 => sine_addr_cntr_44(4),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(3),
      I4 => sine_addr_cntr_44(1),
      O => \sine_addr_cntr_44[1]_i_1_n_0\
    );
\sine_addr_cntr_44[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C3CF070"
    )
        port map (
      I0 => sine_addr_cntr_44(4),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(3),
      I4 => sine_addr_cntr_44(1),
      O => \sine_addr_cntr_44[2]_i_1_n_0\
    );
\sine_addr_cntr_44[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => sine_addr_cntr_44(0),
      I1 => sine_addr_cntr_44(2),
      I2 => sine_addr_cntr_44(3),
      I3 => sine_addr_cntr_44(1),
      O => \sine_addr_cntr_44[3]_i_1_n_0\
    );
\sine_addr_cntr_44[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAA2A"
    )
        port map (
      I0 => sine_addr_cntr_44(4),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(3),
      I4 => sine_addr_cntr_44(1),
      O => \sine_addr_cntr_44[4]_i_1_n_0\
    );
\sine_addr_cntr_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_44[0]_i_1_n_0\,
      Q => sine_addr_cntr_44(0),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_44[1]_i_1_n_0\,
      Q => sine_addr_cntr_44(1),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_44[2]_i_1_n_0\,
      Q => sine_addr_cntr_44(2),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_44[3]_i_1_n_0\,
      Q => sine_addr_cntr_44(3),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_44_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_44[4]_i_1_n_0\,
      Q => sine_addr_cntr_44(4),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_48[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sine_addr_cntr_48(0),
      O => \sine_addr_cntr_48[0]_i_1_n_0\
    );
\sine_addr_cntr_48[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sine_addr_cntr_48(0),
      I1 => sine_addr_cntr_48(1),
      O => \sine_addr_cntr_48[1]_i_1_n_0\
    );
\sine_addr_cntr_48[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sine_addr_cntr_48(0),
      I1 => sine_addr_cntr_48(1),
      I2 => sine_addr_cntr_48(2),
      O => \sine_addr_cntr_48[2]_i_1_n_0\
    );
\sine_addr_cntr_48[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF4000"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(0),
      I2 => sine_addr_cntr_48(1),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(3),
      O => \sine_addr_cntr_48[3]_i_1_n_0\
    );
\sine_addr_cntr_48[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA2AAA"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(0),
      I2 => sine_addr_cntr_48(1),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(3),
      O => \sine_addr_cntr_48[4]_i_3_n_0\
    );
\sine_addr_cntr_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_48[0]_i_1_n_0\,
      Q => sine_addr_cntr_48(0),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_48[1]_i_1_n_0\,
      Q => sine_addr_cntr_48(1),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_48[2]_i_1_n_0\,
      Q => sine_addr_cntr_48(2),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_48_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_48[3]_i_1_n_0\,
      Q => sine_addr_cntr_48(3),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_addr_cntr_48_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => \sine_addr_cntr_48[4]_i_3_n_0\,
      Q => sine_addr_cntr_48(4),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF107794"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(3),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(2),
      O => \sine_addr_cntr_44_reg[1]_1\
    );
\sine_pattern[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"62EA05EA"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(2),
      I2 => sine_addr_cntr_48(3),
      I3 => sine_addr_cntr_48(0),
      I4 => sine_addr_cntr_48(1),
      O => Sine_new_48k(2)
    );
\sine_pattern[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBBB8B8B8"
    )
        port map (
      I0 => Sine_new_44k(3),
      I1 => \sine_pattern_reg[23]_8\,
      I2 => sine_addr_cntr_48(4),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(3),
      I5 => sine_addr_cntr_48(0),
      O => p_0_out(11)
    );
\sine_pattern[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC670FC9"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => Sine_new_44k(3)
    );
\sine_pattern[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBBB8B8B8"
    )
        port map (
      I0 => Sine_new_44k(4),
      I1 => \sine_pattern_reg[23]_8\,
      I2 => sine_addr_cntr_48(4),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(3),
      I5 => sine_addr_cntr_48(0),
      O => p_0_out(12)
    );
\sine_pattern[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07350703"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(3),
      O => Sine_new_44k(4)
    );
\sine_pattern[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF480C79"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => \sine_addr_cntr_44_reg[3]_1\(2)
    );
\sine_pattern[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBBB8B8B8"
    )
        port map (
      I0 => Sine_new_44k(6),
      I1 => \sine_pattern_reg[23]_8\,
      I2 => sine_addr_cntr_48(4),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(3),
      I5 => sine_addr_cntr_48(0),
      O => p_0_out(14)
    );
\sine_pattern[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1EF00B"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => Sine_new_44k(6)
    );
\sine_pattern[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"049F0473"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(3),
      O => \sine_addr_cntr_44_reg[3]_1\(3)
    );
\sine_pattern[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09910985"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(3),
      O => \sine_addr_cntr_44_reg[3]_1\(4)
    );
\sine_pattern[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024248A5D"
    )
        port map (
      I0 => sine_addr_cntr_48(1),
      I1 => sine_addr_cntr_48(2),
      I2 => sine_addr_cntr_48(0),
      I3 => sine_addr_cntr_48(3),
      I4 => sine_addr_cntr_48(4),
      I5 => \sine_pattern_reg[23]_8\,
      O => \sine_addr_cntr_48_reg[1]_0\
    );
\sine_pattern[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF156601"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(3),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(2),
      O => \sine_addr_cntr_44_reg[1]_3\
    );
\sine_pattern[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8BBBB8B8B8"
    )
        port map (
      I0 => Sine_new_44k(10),
      I1 => \sine_pattern_reg[23]_8\,
      I2 => sine_addr_cntr_48(4),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(3),
      I5 => sine_addr_cntr_48(0),
      O => p_0_out(18)
    );
\sine_pattern[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F01F0CD2"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => Sine_new_44k(10)
    );
\sine_pattern[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF35EE80"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(3),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(2),
      O => \sine_addr_cntr_44_reg[1]_2\
    );
\sine_pattern[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000404011FE"
    )
        port map (
      I0 => sine_addr_cntr_48(0),
      I1 => sine_addr_cntr_48(1),
      I2 => sine_addr_cntr_48(2),
      I3 => sine_addr_cntr_48(3),
      I4 => sine_addr_cntr_48(4),
      I5 => \sine_pattern_reg[23]_8\,
      O => \sine_addr_cntr_48_reg[0]_0\
    );
\sine_pattern[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF17AA88"
    )
        port map (
      I0 => sine_addr_cntr_44(1),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(3),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(2),
      O => \sine_addr_cntr_44_reg[1]_0\
    );
\sine_pattern[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A11B154"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(3),
      I2 => sine_addr_cntr_48(2),
      I3 => sine_addr_cntr_48(1),
      I4 => sine_addr_cntr_48(0),
      O => Sine_new_48k(3)
    );
\sine_pattern[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC760075"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => \sine_addr_cntr_44_reg[3]_1\(5)
    );
\sine_pattern[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111154B1"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(3),
      I2 => sine_addr_cntr_48(2),
      I3 => sine_addr_cntr_48(1),
      I4 => sine_addr_cntr_48(0),
      O => Sine_new_48k(4)
    );
\sine_pattern[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5500D6"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(0),
      I2 => sine_addr_cntr_44(1),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(2),
      O => \sine_addr_cntr_44_reg[3]_0\
    );
\sine_pattern[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4703BB30"
    )
        port map (
      I0 => sine_addr_cntr_48(0),
      I1 => sine_addr_cntr_48(4),
      I2 => sine_addr_cntr_48(3),
      I3 => sine_addr_cntr_48(2),
      I4 => sine_addr_cntr_48(1),
      O => Sine_new_48k(5)
    );
\sine_pattern[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888BB88BB88"
    )
        port map (
      I0 => \sine_pattern[23]_i_2_n_0\,
      I1 => \sine_pattern_reg[23]_8\,
      I2 => \sine_pattern[23]_i_4_n_0\,
      I3 => sine_addr_cntr_48(4),
      I4 => sine_addr_cntr_48(3),
      I5 => sine_addr_cntr_48(2),
      O => p_0_out(23)
    );
\sine_pattern[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCFF80"
    )
        port map (
      I0 => sine_addr_cntr_44(0),
      I1 => sine_addr_cntr_44(3),
      I2 => sine_addr_cntr_44(1),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(2),
      O => \sine_pattern[23]_i_2_n_0\
    );
\sine_pattern[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sine_addr_cntr_48(1),
      I1 => sine_addr_cntr_48(0),
      O => \sine_pattern[23]_i_4_n_0\
    );
\sine_pattern[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0349"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => \sine_addr_cntr_44_reg[3]_1\(0)
    );
\sine_pattern[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA45B41"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(3),
      I2 => sine_addr_cntr_48(2),
      I3 => sine_addr_cntr_48(0),
      I4 => sine_addr_cntr_48(1),
      O => Sine_new_48k(0)
    );
\sine_pattern[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0057FC75"
    )
        port map (
      I0 => sine_addr_cntr_44(3),
      I1 => sine_addr_cntr_44(1),
      I2 => sine_addr_cntr_44(2),
      I3 => sine_addr_cntr_44(4),
      I4 => sine_addr_cntr_44(0),
      O => \sine_addr_cntr_44_reg[3]_1\(1)
    );
\sine_pattern[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A11FBFE"
    )
        port map (
      I0 => sine_addr_cntr_48(4),
      I1 => sine_addr_cntr_48(3),
      I2 => sine_addr_cntr_48(2),
      I3 => sine_addr_cntr_48(1),
      I4 => sine_addr_cntr_48(0),
      O => Sine_new_48k(1)
    );
\sine_pattern_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => '0',
      Q => \^sine_pattern_reg[0]_0\(0),
      S => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(2),
      Q => sine_pattern(10),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => p_0_out(11),
      Q => sine_pattern(11),
      S => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => p_0_out(12),
      Q => sine_pattern(12),
      S => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(3),
      Q => sine_pattern(13),
      S => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => p_0_out(14),
      Q => sine_pattern(14),
      S => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(4),
      Q => sine_pattern(15),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(5),
      Q => sine_pattern(16),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(6),
      Q => sine_pattern(17),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => p_0_out(18),
      Q => sine_pattern(18),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(7),
      Q => sine_pattern(19),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(8),
      Q => sine_pattern(20),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(9),
      Q => sine_pattern(21),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(10),
      Q => sine_pattern(22),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => p_0_out(23),
      Q => sine_pattern(23),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(0),
      Q => sine_pattern(8),
      R => \sine_pattern_reg[0]_1\(0)
    );
\sine_pattern_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => axis_clk,
      CE => PULSE_SYNC_INST_n_7,
      D => D(1),
      Q => sine_pattern(9),
      S => \sine_pattern_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_top is
  port (
    axis_aud_pattern_tdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awready : out STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rvalid : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_aud_pattern_tid_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_aud_pattern_tready_out : out STD_LOGIC;
    axis_aud_pattern_tvalid_out : out STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    axis_aud_pattern_tdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aud_clk : in STD_LOGIC;
    axis_aud_pattern_tready_in : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_arvalid : in STD_LOGIC;
    axis_aud_pattern_tid_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_aud_pattern_tvalid_in : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_top : entity is "aud_pat_gen_v1_0_0_top";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_top;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_top is
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_CHANNEL_COUNT_SYNC_INST_n_7 : STD_LOGIC;
  signal \AUD_CONFIG_UPDATE_SYNC_INST/pls_i_d1\ : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN1_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN2_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN3_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN4_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN5_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN6_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN7_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PATTERN8_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD1_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD2_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD3_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD4_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD5_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD6_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD7_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_0 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_1 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_2 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_3 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_4 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_5 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_6 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_7 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_8 : STD_LOGIC;
  signal AUD_PERIOD8_RATE_SYNC_INST_n_9 : STD_LOGIC;
  signal AUD_SAMPLE_RATE_SYNC_INST_n_11 : STD_LOGIC;
  signal AXIS_START_SYNC_INST_n_1 : STD_LOGIC;
  signal AXIS_START_SYNC_INST_n_7 : STD_LOGIC;
  signal \PULSE_SYNC_INST/pls_i_d1\ : STD_LOGIC;
  signal Sine_new_44k : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Sine_new_48k : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal aud_channel_count : STD_LOGIC_VECTOR ( 3 to 3 );
  signal aud_channel_status_1 : STD_LOGIC_VECTOR ( 191 downto 150 );
  signal aud_config_update : STD_LOGIC;
  signal aud_config_update_sync : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal aud_offset_addr_cntr : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal aud_pat_gen_v1_0_0_dport_inst_n_0 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_1 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_100 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_101 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_102 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_103 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_104 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_105 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_106 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_107 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_108 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_109 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_110 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_111 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_112 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_113 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_114 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_115 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_116 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_117 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_118 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_119 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_120 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_121 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_122 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_123 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_124 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_125 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_126 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_127 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_128 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_129 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_130 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_131 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_132 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_133 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_134 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_135 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_136 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_137 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_138 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_139 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_140 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_141 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_142 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_143 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_144 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_145 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_146 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_147 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_148 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_149 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_150 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_151 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_5 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_6 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_64 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_65 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_66 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_67 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_68 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_70 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_71 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_72 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_73 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_74 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_75 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_76 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_77 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_78 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_79 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_80 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_81 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_82 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_83 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_84 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_85 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_86 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_87 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_88 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_89 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_90 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_91 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_92 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_93 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_94 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_95 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_96 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_97 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_98 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_dport_inst_n_99 : STD_LOGIC;
  signal aud_pat_gen_v1_0_0_regs_inst_n_1 : STD_LOGIC;
  signal aud_pattern1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern7 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_pattern8 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aud_reset : STD_LOGIC;
  signal aud_reset_0 : STD_LOGIC;
  signal aud_start_sync : STD_LOGIC;
  signal audio_sample_ch10 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch20 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch30 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch40 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch50 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch60 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch70 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal audio_sample_ch80 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal axi_auddrop : STD_LOGIC;
  signal axi_audstart : STD_LOGIC;
  signal axi_channel_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_channel_status : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal axi_config_update : STD_LOGIC;
  signal axi_offset_addr_cntr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal axi_pattern1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern7 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_pattern8 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_period1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_period8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_sample_rate : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_ch_handshake : STD_LOGIC_VECTOR ( 8 to 8 );
  signal axis_start_sync : STD_LOGIC;
  signal axis_tdata_from_patgen : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_tid_from_patgen : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axis_tready_to_patgen : STD_LOGIC;
  signal i_axis_id_egress_q0 : STD_LOGIC;
  signal load_value_toggle0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 22 downto 8 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pls_i_d1_i_1_n_0 : STD_LOGIC;
  signal pulse : STD_LOGIC;
  signal pulse_cntr0 : STD_LOGIC;
  signal \req_i_1__0_n_0\ : STD_LOGIC;
  signal req_i_1_n_0 : STD_LOGIC;
  signal sine_pattern : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[0]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[10]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[11]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[12]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[13]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[14]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[15]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[16]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[17]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[18]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[19]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[1]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[20]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[21]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[22]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[23]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[24]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[25]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[26]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[27]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[30]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[4]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[5]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[6]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[7]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[8]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tdata_out[9]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tid_out[0]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tid_out[1]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \axis_aud_pattern_tid_out[2]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of pls_i_d1_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \req_i_1__0\ : label is "soft_lutpair169";
begin
AUD_CFGUPD_CLK_CROSS_INST: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_pls_cdc
     port map (
      SR(0) => aud_reset_0,
      aud_clk => aud_clk,
      aud_config_update => aud_config_update,
      axi_aclk => axi_aclk,
      axi_config_update => axi_config_update,
      pls_i_d1_reg_0 => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_CHANNEL_COUNT_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__2\
     port map (
      Q(3 downto 0) => axi_channel_count(3 downto 0),
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      \dest_hsdata_ff_reg[2]\ => AUD_CHANNEL_COUNT_SYNC_INST_n_5,
      \dest_hsdata_ff_reg[2]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_6,
      \dest_hsdata_ff_reg[2]_1\ => AUD_CHANNEL_COUNT_SYNC_INST_n_7,
      \dest_hsdata_ff_reg[3]\ => AUD_CHANNEL_COUNT_SYNC_INST_n_1,
      \dest_hsdata_ff_reg[3]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_2,
      \dest_hsdata_ff_reg[3]_1\ => AUD_CHANNEL_COUNT_SYNC_INST_n_3,
      \dest_hsdata_ff_reg[3]_2\ => AUD_CHANNEL_COUNT_SYNC_INST_n_4,
      dest_out(0) => aud_channel_count(3),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1,
      load_value_toggle0 => load_value_toggle0
    );
AUD_CHANNEL_STATUS_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized1\
     port map (
      D(41 downto 0) => aud_channel_status_1(191 downto 150),
      Q(191 downto 0) => axi_channel_status(191 downto 0),
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized3\
     port map (
      Q(13 downto 2) => axi_offset_addr_cntr(15 downto 4),
      Q(1 downto 0) => axi_offset_addr_cntr(2 downto 1),
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      dest_out(23 downto 0) => aud_offset_addr_cntr(23 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN1_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__1\
     port map (
      D(6) => AUD_PATTERN1_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN1_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN1_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN1_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN1_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN1_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN1_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch10(7 downto 1),
      Q(1 downto 0) => axi_pattern1(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch1_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch1_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern1(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN2_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__2\
     port map (
      D(6) => AUD_PATTERN2_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN2_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN2_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN2_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN2_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN2_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN2_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch20(7 downto 1),
      Q(1 downto 0) => axi_pattern2(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch2_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch2_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern2(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN3_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__3\
     port map (
      D(6) => AUD_PATTERN3_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN3_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN3_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN3_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN3_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN3_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN3_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch30(7 downto 1),
      Q(1 downto 0) => axi_pattern3(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch3_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch3_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern3(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN4_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__4\
     port map (
      D(6) => AUD_PATTERN4_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN4_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN4_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN4_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN4_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN4_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN4_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch40(7 downto 1),
      Q(1 downto 0) => axi_pattern4(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch4_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch4_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern4(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN5_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__5\
     port map (
      D(6) => AUD_PATTERN5_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN5_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN5_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN5_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN5_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN5_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN5_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch50(7 downto 1),
      Q(1 downto 0) => axi_pattern5(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch5_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch5_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern5(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN6_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__6\
     port map (
      D(6) => AUD_PATTERN6_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN6_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN6_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN6_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN6_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN6_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN6_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch60(7 downto 1),
      Q(1 downto 0) => axi_pattern6(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch6_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch6_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern6(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN7_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2__xdcDup__7\
     port map (
      D(6) => AUD_PATTERN7_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN7_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN7_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN7_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN7_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN7_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN7_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch70(7 downto 1),
      Q(1 downto 0) => axi_pattern7(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch7_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch7_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern7(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PATTERN8_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized2\
     port map (
      D(6) => AUD_PATTERN8_RATE_SYNC_INST_n_2,
      D(5) => AUD_PATTERN8_RATE_SYNC_INST_n_3,
      D(4) => AUD_PATTERN8_RATE_SYNC_INST_n_4,
      D(3) => AUD_PATTERN8_RATE_SYNC_INST_n_5,
      D(2) => AUD_PATTERN8_RATE_SYNC_INST_n_6,
      D(1) => AUD_PATTERN8_RATE_SYNC_INST_n_7,
      D(0) => AUD_PATTERN8_RATE_SYNC_INST_n_8,
      O(6 downto 0) => audio_sample_ch80(7 downto 1),
      Q(1 downto 0) => axi_pattern8(1 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch8_reg[3]\(0) => sine_pattern(0),
      \audio_sample_ch8_reg[7]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      axi_aclk => axi_aclk,
      dest_out(1 downto 0) => aud_pattern8(1 downto 0),
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD1_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__3\
     port map (
      D(9) => AUD_PERIOD1_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD1_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD1_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD1_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD1_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD1_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD1_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD1_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD1_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD1_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period1(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch1_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_147,
      \audio_sample_ch1_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_146,
      \audio_sample_ch1_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_145,
      \audio_sample_ch1_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_144,
      \audio_sample_ch1_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_143,
      \audio_sample_ch1_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_142,
      \audio_sample_ch1_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_141,
      \audio_sample_ch1_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch1_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_140,
      \audio_sample_ch1_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_149,
      \audio_sample_ch1_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_148,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD2_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__4\
     port map (
      D(9) => AUD_PERIOD2_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD2_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD2_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD2_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD2_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD2_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD2_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD2_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD2_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD2_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period2(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch2_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_137,
      \audio_sample_ch2_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_136,
      \audio_sample_ch2_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_135,
      \audio_sample_ch2_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_134,
      \audio_sample_ch2_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_133,
      \audio_sample_ch2_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_132,
      \audio_sample_ch2_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_131,
      \audio_sample_ch2_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch2_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_130,
      \audio_sample_ch2_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_139,
      \audio_sample_ch2_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_138,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD3_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__5\
     port map (
      D(9) => AUD_PERIOD3_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD3_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD3_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD3_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD3_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD3_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD3_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD3_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD3_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD3_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period3(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch3_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_127,
      \audio_sample_ch3_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_126,
      \audio_sample_ch3_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_125,
      \audio_sample_ch3_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_124,
      \audio_sample_ch3_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_123,
      \audio_sample_ch3_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_122,
      \audio_sample_ch3_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_121,
      \audio_sample_ch3_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch3_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_120,
      \audio_sample_ch3_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_129,
      \audio_sample_ch3_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_128,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD4_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__6\
     port map (
      D(9) => AUD_PERIOD4_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD4_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD4_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD4_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD4_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD4_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD4_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD4_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD4_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD4_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period4(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch4_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_117,
      \audio_sample_ch4_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_116,
      \audio_sample_ch4_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_115,
      \audio_sample_ch4_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_114,
      \audio_sample_ch4_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_113,
      \audio_sample_ch4_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_112,
      \audio_sample_ch4_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_111,
      \audio_sample_ch4_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch4_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_110,
      \audio_sample_ch4_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_119,
      \audio_sample_ch4_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_118,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD5_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__7\
     port map (
      D(9) => AUD_PERIOD5_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD5_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD5_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD5_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD5_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD5_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD5_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD5_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD5_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD5_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period5(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch5_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_107,
      \audio_sample_ch5_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_106,
      \audio_sample_ch5_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_105,
      \audio_sample_ch5_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_104,
      \audio_sample_ch5_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_103,
      \audio_sample_ch5_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_102,
      \audio_sample_ch5_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_101,
      \audio_sample_ch5_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch5_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_100,
      \audio_sample_ch5_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_109,
      \audio_sample_ch5_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_108,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD6_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__8\
     port map (
      D(9) => AUD_PERIOD6_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD6_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD6_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD6_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD6_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD6_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD6_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD6_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD6_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD6_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period6(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch6_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_97,
      \audio_sample_ch6_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_96,
      \audio_sample_ch6_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_95,
      \audio_sample_ch6_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_94,
      \audio_sample_ch6_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_93,
      \audio_sample_ch6_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_92,
      \audio_sample_ch6_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_91,
      \audio_sample_ch6_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch6_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_90,
      \audio_sample_ch6_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_99,
      \audio_sample_ch6_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_98,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD7_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__9\
     port map (
      D(9) => AUD_PERIOD7_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD7_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD7_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD7_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD7_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD7_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD7_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD7_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD7_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD7_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period7(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch7_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_87,
      \audio_sample_ch7_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_86,
      \audio_sample_ch7_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_85,
      \audio_sample_ch7_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_84,
      \audio_sample_ch7_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_83,
      \audio_sample_ch7_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_82,
      \audio_sample_ch7_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_81,
      \audio_sample_ch7_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch7_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_80,
      \audio_sample_ch7_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_89,
      \audio_sample_ch7_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_88,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_PERIOD8_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0\
     port map (
      D(9) => AUD_PERIOD8_RATE_SYNC_INST_n_0,
      D(8) => AUD_PERIOD8_RATE_SYNC_INST_n_1,
      D(7) => AUD_PERIOD8_RATE_SYNC_INST_n_2,
      D(6) => AUD_PERIOD8_RATE_SYNC_INST_n_3,
      D(5) => AUD_PERIOD8_RATE_SYNC_INST_n_4,
      D(4) => AUD_PERIOD8_RATE_SYNC_INST_n_5,
      D(3) => AUD_PERIOD8_RATE_SYNC_INST_n_6,
      D(2) => AUD_PERIOD8_RATE_SYNC_INST_n_7,
      D(1) => AUD_PERIOD8_RATE_SYNC_INST_n_8,
      D(0) => AUD_PERIOD8_RATE_SYNC_INST_n_9,
      Q(3 downto 0) => axi_period8(3 downto 0),
      aud_clk => aud_clk,
      \audio_sample_ch8_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_77,
      \audio_sample_ch8_reg[11]\ => aud_pat_gen_v1_0_0_dport_inst_n_76,
      \audio_sample_ch8_reg[12]\ => aud_pat_gen_v1_0_0_dport_inst_n_75,
      \audio_sample_ch8_reg[13]\ => aud_pat_gen_v1_0_0_dport_inst_n_74,
      \audio_sample_ch8_reg[14]\ => aud_pat_gen_v1_0_0_dport_inst_n_73,
      \audio_sample_ch8_reg[15]\ => aud_pat_gen_v1_0_0_dport_inst_n_72,
      \audio_sample_ch8_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_71,
      \audio_sample_ch8_reg[23]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \audio_sample_ch8_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_70,
      \audio_sample_ch8_reg[8]\ => aud_pat_gen_v1_0_0_dport_inst_n_79,
      \audio_sample_ch8_reg[9]\ => aud_pat_gen_v1_0_0_dport_inst_n_78,
      axi_aclk => axi_aclk,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1
    );
AUD_RST_CLK_CROSS_INST: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_rst
     port map (
      SR(0) => pulse_cntr0,
      aud_clk => aud_clk,
      aud_reset => aud_reset,
      axi_aclk => axi_aclk,
      dest_out => aud_start_sync,
      dest_rst => aud_reset_0
    );
AUD_SAMPLE_RATE_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__parameterized0__xdcDup__1\
     port map (
      D(10 downto 7) => p_0_out(22 downto 19),
      D(6 downto 4) => p_0_out(17 downto 15),
      D(3) => p_0_out(13),
      D(2 downto 0) => p_0_out(10 downto 8),
      Q(3 downto 0) => axi_sample_rate(3 downto 0),
      Sine_new_44k(5) => Sine_new_44k(13),
      Sine_new_44k(4 downto 3) => Sine_new_44k(8 downto 7),
      Sine_new_44k(2) => Sine_new_44k(5),
      Sine_new_44k(1 downto 0) => Sine_new_44k(1 downto 0),
      Sine_new_48k(5 downto 3) => Sine_new_48k(14 downto 12),
      Sine_new_48k(2 downto 0) => Sine_new_48k(2 downto 0),
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      \dest_hsdata_ff_reg[0]\ => AUD_SAMPLE_RATE_SYNC_INST_n_11,
      \gen_handshake.aclk_src_send_reg_0\ => aud_pat_gen_v1_0_0_regs_inst_n_1,
      \ping_sine_sample_ch_reg[10]\ => aud_pat_gen_v1_0_0_dport_inst_n_65,
      \ping_sine_sample_ch_reg[16]\ => aud_pat_gen_v1_0_0_dport_inst_n_151,
      \ping_sine_sample_ch_reg[17]\ => aud_pat_gen_v1_0_0_dport_inst_n_67,
      \ping_sine_sample_ch_reg[19]\ => aud_pat_gen_v1_0_0_dport_inst_n_66,
      \ping_sine_sample_ch_reg[19]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_150,
      \ping_sine_sample_ch_reg[20]\ => aud_pat_gen_v1_0_0_dport_inst_n_64,
      \ping_sine_sample_ch_reg[22]\ => aud_pat_gen_v1_0_0_dport_inst_n_68
    );
AUD_START_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__4\
     port map (
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      dest_out => aud_start_sync,
      src_in => axi_audstart
    );
AXISCLK_AUDDROP_SYNC_INST: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc
     port map (
      axi_aclk => axi_aclk,
      axis_aud_pattern_tready_in => axis_aud_pattern_tready_in,
      axis_aud_pattern_tready_out => axis_aud_pattern_tready_out,
      axis_clk => axis_clk,
      dest_out => axis_start_sync,
      src_in => axi_auddrop
    );
AXIS_START_SYNC_INST: entity work.\exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_lib_cdc__xdcDup__5\
     port map (
      E(0) => i_axis_id_egress_q0,
      Q(0) => aud_pat_gen_v1_0_0_dport_inst_n_5,
      SR(0) => \p_1_in__0\(0),
      axi_aclk => axi_aclk,
      axis_aud_pattern_tdata_in(3 downto 2) => axis_aud_pattern_tdata_in(29 downto 28),
      axis_aud_pattern_tdata_in(1 downto 0) => axis_aud_pattern_tdata_in(3 downto 2),
      axis_aud_pattern_tdata_out(3 downto 2) => axis_aud_pattern_tdata_out(29 downto 28),
      axis_aud_pattern_tdata_out(1 downto 0) => axis_aud_pattern_tdata_out(3 downto 2),
      axis_aud_pattern_tready_in => axis_aud_pattern_tready_in,
      axis_clk => axis_clk,
      axis_resetn => axis_resetn,
      axis_resetn_0 => AXIS_START_SYNC_INST_n_1,
      dest_out => axis_start_sync,
      \i_axis_id_egress_q_reg[2]\(0) => axis_ch_handshake(8),
      \pulse_sync_axis_q_reg[1]\(0) => AXIS_START_SYNC_INST_n_7,
      \sine_pattern_reg[0]\ => aud_pat_gen_v1_0_0_dport_inst_n_6,
      src_in => axi_audstart,
      \syncstages_ff_reg[1]\(0) => axis_tready_to_patgen
    );
aud_pat_gen_v1_0_0_dport_inst: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_dport
     port map (
      D(10 downto 7) => p_0_out(22 downto 19),
      D(6 downto 4) => p_0_out(17 downto 15),
      D(3) => p_0_out(13),
      D(2 downto 0) => p_0_out(10 downto 8),
      E(0) => i_axis_id_egress_q0,
      O(6 downto 0) => audio_sample_ch80(7 downto 1),
      Q(0) => aud_pat_gen_v1_0_0_dport_inst_n_5,
      SR(0) => pulse_cntr0,
      Sine_new_48k(5 downto 3) => Sine_new_48k(14 downto 12),
      Sine_new_48k(2 downto 0) => Sine_new_48k(2 downto 0),
      aud_clk => aud_clk,
      \aud_config_update_sync_reg[0]_0\(0) => aud_config_update,
      \aud_config_update_sync_reg[2]_0\(1 downto 0) => aud_config_update_sync(2 downto 1),
      \aud_spdif_channel_status_latched_reg[41]_0\(41 downto 0) => aud_channel_status_1(191 downto 150),
      \audio_sample_ch1_reg[0]_0\(6 downto 0) => audio_sample_ch10(7 downto 1),
      \audio_sample_ch1_reg[22]_0\(1 downto 0) => aud_pattern1(1 downto 0),
      \audio_sample_ch1_reg[23]_0\(16) => AUD_PERIOD1_RATE_SYNC_INST_n_0,
      \audio_sample_ch1_reg[23]_0\(15) => AUD_PERIOD1_RATE_SYNC_INST_n_1,
      \audio_sample_ch1_reg[23]_0\(14) => AUD_PERIOD1_RATE_SYNC_INST_n_2,
      \audio_sample_ch1_reg[23]_0\(13) => AUD_PERIOD1_RATE_SYNC_INST_n_3,
      \audio_sample_ch1_reg[23]_0\(12) => AUD_PERIOD1_RATE_SYNC_INST_n_4,
      \audio_sample_ch1_reg[23]_0\(11) => AUD_PERIOD1_RATE_SYNC_INST_n_5,
      \audio_sample_ch1_reg[23]_0\(10) => AUD_PERIOD1_RATE_SYNC_INST_n_6,
      \audio_sample_ch1_reg[23]_0\(9) => AUD_PERIOD1_RATE_SYNC_INST_n_7,
      \audio_sample_ch1_reg[23]_0\(8) => AUD_PERIOD1_RATE_SYNC_INST_n_8,
      \audio_sample_ch1_reg[23]_0\(7) => AUD_PERIOD1_RATE_SYNC_INST_n_9,
      \audio_sample_ch1_reg[23]_0\(6) => AUD_PATTERN1_RATE_SYNC_INST_n_2,
      \audio_sample_ch1_reg[23]_0\(5) => AUD_PATTERN1_RATE_SYNC_INST_n_3,
      \audio_sample_ch1_reg[23]_0\(4) => AUD_PATTERN1_RATE_SYNC_INST_n_4,
      \audio_sample_ch1_reg[23]_0\(3) => AUD_PATTERN1_RATE_SYNC_INST_n_5,
      \audio_sample_ch1_reg[23]_0\(2) => AUD_PATTERN1_RATE_SYNC_INST_n_6,
      \audio_sample_ch1_reg[23]_0\(1) => AUD_PATTERN1_RATE_SYNC_INST_n_7,
      \audio_sample_ch1_reg[23]_0\(0) => AUD_PATTERN1_RATE_SYNC_INST_n_8,
      \audio_sample_ch2_reg[0]_0\(6 downto 0) => audio_sample_ch20(7 downto 1),
      \audio_sample_ch2_reg[22]_0\(1 downto 0) => aud_pattern2(1 downto 0),
      \audio_sample_ch2_reg[23]_0\(16) => AUD_PERIOD2_RATE_SYNC_INST_n_0,
      \audio_sample_ch2_reg[23]_0\(15) => AUD_PERIOD2_RATE_SYNC_INST_n_1,
      \audio_sample_ch2_reg[23]_0\(14) => AUD_PERIOD2_RATE_SYNC_INST_n_2,
      \audio_sample_ch2_reg[23]_0\(13) => AUD_PERIOD2_RATE_SYNC_INST_n_3,
      \audio_sample_ch2_reg[23]_0\(12) => AUD_PERIOD2_RATE_SYNC_INST_n_4,
      \audio_sample_ch2_reg[23]_0\(11) => AUD_PERIOD2_RATE_SYNC_INST_n_5,
      \audio_sample_ch2_reg[23]_0\(10) => AUD_PERIOD2_RATE_SYNC_INST_n_6,
      \audio_sample_ch2_reg[23]_0\(9) => AUD_PERIOD2_RATE_SYNC_INST_n_7,
      \audio_sample_ch2_reg[23]_0\(8) => AUD_PERIOD2_RATE_SYNC_INST_n_8,
      \audio_sample_ch2_reg[23]_0\(7) => AUD_PERIOD2_RATE_SYNC_INST_n_9,
      \audio_sample_ch2_reg[23]_0\(6) => AUD_PATTERN2_RATE_SYNC_INST_n_2,
      \audio_sample_ch2_reg[23]_0\(5) => AUD_PATTERN2_RATE_SYNC_INST_n_3,
      \audio_sample_ch2_reg[23]_0\(4) => AUD_PATTERN2_RATE_SYNC_INST_n_4,
      \audio_sample_ch2_reg[23]_0\(3) => AUD_PATTERN2_RATE_SYNC_INST_n_5,
      \audio_sample_ch2_reg[23]_0\(2) => AUD_PATTERN2_RATE_SYNC_INST_n_6,
      \audio_sample_ch2_reg[23]_0\(1) => AUD_PATTERN2_RATE_SYNC_INST_n_7,
      \audio_sample_ch2_reg[23]_0\(0) => AUD_PATTERN2_RATE_SYNC_INST_n_8,
      \audio_sample_ch3_reg[0]_0\(6 downto 0) => audio_sample_ch30(7 downto 1),
      \audio_sample_ch3_reg[22]_0\(1 downto 0) => aud_pattern3(1 downto 0),
      \audio_sample_ch3_reg[23]_0\(16) => AUD_PERIOD3_RATE_SYNC_INST_n_0,
      \audio_sample_ch3_reg[23]_0\(15) => AUD_PERIOD3_RATE_SYNC_INST_n_1,
      \audio_sample_ch3_reg[23]_0\(14) => AUD_PERIOD3_RATE_SYNC_INST_n_2,
      \audio_sample_ch3_reg[23]_0\(13) => AUD_PERIOD3_RATE_SYNC_INST_n_3,
      \audio_sample_ch3_reg[23]_0\(12) => AUD_PERIOD3_RATE_SYNC_INST_n_4,
      \audio_sample_ch3_reg[23]_0\(11) => AUD_PERIOD3_RATE_SYNC_INST_n_5,
      \audio_sample_ch3_reg[23]_0\(10) => AUD_PERIOD3_RATE_SYNC_INST_n_6,
      \audio_sample_ch3_reg[23]_0\(9) => AUD_PERIOD3_RATE_SYNC_INST_n_7,
      \audio_sample_ch3_reg[23]_0\(8) => AUD_PERIOD3_RATE_SYNC_INST_n_8,
      \audio_sample_ch3_reg[23]_0\(7) => AUD_PERIOD3_RATE_SYNC_INST_n_9,
      \audio_sample_ch3_reg[23]_0\(6) => AUD_PATTERN3_RATE_SYNC_INST_n_2,
      \audio_sample_ch3_reg[23]_0\(5) => AUD_PATTERN3_RATE_SYNC_INST_n_3,
      \audio_sample_ch3_reg[23]_0\(4) => AUD_PATTERN3_RATE_SYNC_INST_n_4,
      \audio_sample_ch3_reg[23]_0\(3) => AUD_PATTERN3_RATE_SYNC_INST_n_5,
      \audio_sample_ch3_reg[23]_0\(2) => AUD_PATTERN3_RATE_SYNC_INST_n_6,
      \audio_sample_ch3_reg[23]_0\(1) => AUD_PATTERN3_RATE_SYNC_INST_n_7,
      \audio_sample_ch3_reg[23]_0\(0) => AUD_PATTERN3_RATE_SYNC_INST_n_8,
      \audio_sample_ch4_reg[0]_0\(6 downto 0) => audio_sample_ch40(7 downto 1),
      \audio_sample_ch4_reg[22]_0\(1 downto 0) => aud_pattern4(1 downto 0),
      \audio_sample_ch4_reg[23]_0\(16) => AUD_PERIOD4_RATE_SYNC_INST_n_0,
      \audio_sample_ch4_reg[23]_0\(15) => AUD_PERIOD4_RATE_SYNC_INST_n_1,
      \audio_sample_ch4_reg[23]_0\(14) => AUD_PERIOD4_RATE_SYNC_INST_n_2,
      \audio_sample_ch4_reg[23]_0\(13) => AUD_PERIOD4_RATE_SYNC_INST_n_3,
      \audio_sample_ch4_reg[23]_0\(12) => AUD_PERIOD4_RATE_SYNC_INST_n_4,
      \audio_sample_ch4_reg[23]_0\(11) => AUD_PERIOD4_RATE_SYNC_INST_n_5,
      \audio_sample_ch4_reg[23]_0\(10) => AUD_PERIOD4_RATE_SYNC_INST_n_6,
      \audio_sample_ch4_reg[23]_0\(9) => AUD_PERIOD4_RATE_SYNC_INST_n_7,
      \audio_sample_ch4_reg[23]_0\(8) => AUD_PERIOD4_RATE_SYNC_INST_n_8,
      \audio_sample_ch4_reg[23]_0\(7) => AUD_PERIOD4_RATE_SYNC_INST_n_9,
      \audio_sample_ch4_reg[23]_0\(6) => AUD_PATTERN4_RATE_SYNC_INST_n_2,
      \audio_sample_ch4_reg[23]_0\(5) => AUD_PATTERN4_RATE_SYNC_INST_n_3,
      \audio_sample_ch4_reg[23]_0\(4) => AUD_PATTERN4_RATE_SYNC_INST_n_4,
      \audio_sample_ch4_reg[23]_0\(3) => AUD_PATTERN4_RATE_SYNC_INST_n_5,
      \audio_sample_ch4_reg[23]_0\(2) => AUD_PATTERN4_RATE_SYNC_INST_n_6,
      \audio_sample_ch4_reg[23]_0\(1) => AUD_PATTERN4_RATE_SYNC_INST_n_7,
      \audio_sample_ch4_reg[23]_0\(0) => AUD_PATTERN4_RATE_SYNC_INST_n_8,
      \audio_sample_ch5_reg[0]_0\(6 downto 0) => audio_sample_ch50(7 downto 1),
      \audio_sample_ch5_reg[22]_0\(1 downto 0) => aud_pattern5(1 downto 0),
      \audio_sample_ch5_reg[23]_0\(16) => AUD_PERIOD5_RATE_SYNC_INST_n_0,
      \audio_sample_ch5_reg[23]_0\(15) => AUD_PERIOD5_RATE_SYNC_INST_n_1,
      \audio_sample_ch5_reg[23]_0\(14) => AUD_PERIOD5_RATE_SYNC_INST_n_2,
      \audio_sample_ch5_reg[23]_0\(13) => AUD_PERIOD5_RATE_SYNC_INST_n_3,
      \audio_sample_ch5_reg[23]_0\(12) => AUD_PERIOD5_RATE_SYNC_INST_n_4,
      \audio_sample_ch5_reg[23]_0\(11) => AUD_PERIOD5_RATE_SYNC_INST_n_5,
      \audio_sample_ch5_reg[23]_0\(10) => AUD_PERIOD5_RATE_SYNC_INST_n_6,
      \audio_sample_ch5_reg[23]_0\(9) => AUD_PERIOD5_RATE_SYNC_INST_n_7,
      \audio_sample_ch5_reg[23]_0\(8) => AUD_PERIOD5_RATE_SYNC_INST_n_8,
      \audio_sample_ch5_reg[23]_0\(7) => AUD_PERIOD5_RATE_SYNC_INST_n_9,
      \audio_sample_ch5_reg[23]_0\(6) => AUD_PATTERN5_RATE_SYNC_INST_n_2,
      \audio_sample_ch5_reg[23]_0\(5) => AUD_PATTERN5_RATE_SYNC_INST_n_3,
      \audio_sample_ch5_reg[23]_0\(4) => AUD_PATTERN5_RATE_SYNC_INST_n_4,
      \audio_sample_ch5_reg[23]_0\(3) => AUD_PATTERN5_RATE_SYNC_INST_n_5,
      \audio_sample_ch5_reg[23]_0\(2) => AUD_PATTERN5_RATE_SYNC_INST_n_6,
      \audio_sample_ch5_reg[23]_0\(1) => AUD_PATTERN5_RATE_SYNC_INST_n_7,
      \audio_sample_ch5_reg[23]_0\(0) => AUD_PATTERN5_RATE_SYNC_INST_n_8,
      \audio_sample_ch6_reg[0]_0\(6 downto 0) => audio_sample_ch60(7 downto 1),
      \audio_sample_ch6_reg[22]_0\(1 downto 0) => aud_pattern6(1 downto 0),
      \audio_sample_ch6_reg[23]_0\(16) => AUD_PERIOD6_RATE_SYNC_INST_n_0,
      \audio_sample_ch6_reg[23]_0\(15) => AUD_PERIOD6_RATE_SYNC_INST_n_1,
      \audio_sample_ch6_reg[23]_0\(14) => AUD_PERIOD6_RATE_SYNC_INST_n_2,
      \audio_sample_ch6_reg[23]_0\(13) => AUD_PERIOD6_RATE_SYNC_INST_n_3,
      \audio_sample_ch6_reg[23]_0\(12) => AUD_PERIOD6_RATE_SYNC_INST_n_4,
      \audio_sample_ch6_reg[23]_0\(11) => AUD_PERIOD6_RATE_SYNC_INST_n_5,
      \audio_sample_ch6_reg[23]_0\(10) => AUD_PERIOD6_RATE_SYNC_INST_n_6,
      \audio_sample_ch6_reg[23]_0\(9) => AUD_PERIOD6_RATE_SYNC_INST_n_7,
      \audio_sample_ch6_reg[23]_0\(8) => AUD_PERIOD6_RATE_SYNC_INST_n_8,
      \audio_sample_ch6_reg[23]_0\(7) => AUD_PERIOD6_RATE_SYNC_INST_n_9,
      \audio_sample_ch6_reg[23]_0\(6) => AUD_PATTERN6_RATE_SYNC_INST_n_2,
      \audio_sample_ch6_reg[23]_0\(5) => AUD_PATTERN6_RATE_SYNC_INST_n_3,
      \audio_sample_ch6_reg[23]_0\(4) => AUD_PATTERN6_RATE_SYNC_INST_n_4,
      \audio_sample_ch6_reg[23]_0\(3) => AUD_PATTERN6_RATE_SYNC_INST_n_5,
      \audio_sample_ch6_reg[23]_0\(2) => AUD_PATTERN6_RATE_SYNC_INST_n_6,
      \audio_sample_ch6_reg[23]_0\(1) => AUD_PATTERN6_RATE_SYNC_INST_n_7,
      \audio_sample_ch6_reg[23]_0\(0) => AUD_PATTERN6_RATE_SYNC_INST_n_8,
      \audio_sample_ch7_reg[0]_0\(6 downto 0) => audio_sample_ch70(7 downto 1),
      \audio_sample_ch7_reg[22]_0\(1 downto 0) => aud_pattern7(1 downto 0),
      \audio_sample_ch7_reg[23]_0\(16) => AUD_PERIOD7_RATE_SYNC_INST_n_0,
      \audio_sample_ch7_reg[23]_0\(15) => AUD_PERIOD7_RATE_SYNC_INST_n_1,
      \audio_sample_ch7_reg[23]_0\(14) => AUD_PERIOD7_RATE_SYNC_INST_n_2,
      \audio_sample_ch7_reg[23]_0\(13) => AUD_PERIOD7_RATE_SYNC_INST_n_3,
      \audio_sample_ch7_reg[23]_0\(12) => AUD_PERIOD7_RATE_SYNC_INST_n_4,
      \audio_sample_ch7_reg[23]_0\(11) => AUD_PERIOD7_RATE_SYNC_INST_n_5,
      \audio_sample_ch7_reg[23]_0\(10) => AUD_PERIOD7_RATE_SYNC_INST_n_6,
      \audio_sample_ch7_reg[23]_0\(9) => AUD_PERIOD7_RATE_SYNC_INST_n_7,
      \audio_sample_ch7_reg[23]_0\(8) => AUD_PERIOD7_RATE_SYNC_INST_n_8,
      \audio_sample_ch7_reg[23]_0\(7) => AUD_PERIOD7_RATE_SYNC_INST_n_9,
      \audio_sample_ch7_reg[23]_0\(6) => AUD_PATTERN7_RATE_SYNC_INST_n_2,
      \audio_sample_ch7_reg[23]_0\(5) => AUD_PATTERN7_RATE_SYNC_INST_n_3,
      \audio_sample_ch7_reg[23]_0\(4) => AUD_PATTERN7_RATE_SYNC_INST_n_4,
      \audio_sample_ch7_reg[23]_0\(3) => AUD_PATTERN7_RATE_SYNC_INST_n_5,
      \audio_sample_ch7_reg[23]_0\(2) => AUD_PATTERN7_RATE_SYNC_INST_n_6,
      \audio_sample_ch7_reg[23]_0\(1) => AUD_PATTERN7_RATE_SYNC_INST_n_7,
      \audio_sample_ch7_reg[23]_0\(0) => AUD_PATTERN7_RATE_SYNC_INST_n_8,
      \audio_sample_ch8_reg[23]_0\(16) => AUD_PERIOD8_RATE_SYNC_INST_n_0,
      \audio_sample_ch8_reg[23]_0\(15) => AUD_PERIOD8_RATE_SYNC_INST_n_1,
      \audio_sample_ch8_reg[23]_0\(14) => AUD_PERIOD8_RATE_SYNC_INST_n_2,
      \audio_sample_ch8_reg[23]_0\(13) => AUD_PERIOD8_RATE_SYNC_INST_n_3,
      \audio_sample_ch8_reg[23]_0\(12) => AUD_PERIOD8_RATE_SYNC_INST_n_4,
      \audio_sample_ch8_reg[23]_0\(11) => AUD_PERIOD8_RATE_SYNC_INST_n_5,
      \audio_sample_ch8_reg[23]_0\(10) => AUD_PERIOD8_RATE_SYNC_INST_n_6,
      \audio_sample_ch8_reg[23]_0\(9) => AUD_PERIOD8_RATE_SYNC_INST_n_7,
      \audio_sample_ch8_reg[23]_0\(8) => AUD_PERIOD8_RATE_SYNC_INST_n_8,
      \audio_sample_ch8_reg[23]_0\(7) => AUD_PERIOD8_RATE_SYNC_INST_n_9,
      \audio_sample_ch8_reg[23]_0\(6) => AUD_PATTERN8_RATE_SYNC_INST_n_2,
      \audio_sample_ch8_reg[23]_0\(5) => AUD_PATTERN8_RATE_SYNC_INST_n_3,
      \audio_sample_ch8_reg[23]_0\(4) => AUD_PATTERN8_RATE_SYNC_INST_n_4,
      \audio_sample_ch8_reg[23]_0\(3) => AUD_PATTERN8_RATE_SYNC_INST_n_5,
      \audio_sample_ch8_reg[23]_0\(2) => AUD_PATTERN8_RATE_SYNC_INST_n_6,
      \audio_sample_ch8_reg[23]_0\(1) => AUD_PATTERN8_RATE_SYNC_INST_n_7,
      \audio_sample_ch8_reg[23]_0\(0) => AUD_PATTERN8_RATE_SYNC_INST_n_8,
      axis_aud_pattern_tvalid_in => axis_aud_pattern_tvalid_in,
      axis_aud_pattern_tvalid_out => axis_aud_pattern_tvalid_out,
      axis_aud_pattern_tvalid_out_0 => axis_start_sync,
      \axis_ch_handshake_reg[0]_0\(0) => axis_tready_to_patgen,
      \axis_ch_handshake_reg[7]_0\(0) => AXIS_START_SYNC_INST_n_7,
      \axis_ch_handshake_reg[8]_0\(0) => axis_ch_handshake(8),
      axis_clk => axis_clk,
      \axis_data_egress_reg[31]_0\(27 downto 26) => axis_tdata_from_patgen(31 downto 30),
      \axis_data_egress_reg[31]_0\(25 downto 2) => axis_tdata_from_patgen(27 downto 4),
      \axis_data_egress_reg[31]_0\(1 downto 0) => axis_tdata_from_patgen(1 downto 0),
      \axis_id_egress_reg[2]_0\(2 downto 0) => axis_tid_from_patgen(2 downto 0),
      axis_resetn => axis_resetn,
      \ch8_rd_data_reg[4]_0\ => AXIS_START_SYNC_INST_n_1,
      \ch_en_reg[1]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_7,
      \ch_en_reg[2]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_6,
      \ch_en_reg[3]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_5,
      \ch_en_reg[4]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_4,
      \ch_en_reg[5]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_3,
      \ch_en_reg[6]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_2,
      \ch_en_reg[7]_0\ => AUD_CHANNEL_COUNT_SYNC_INST_n_1,
      \ch_en_reg[8]_0\(0) => aud_channel_count(3),
      dest_out(1 downto 0) => aud_pattern8(1 downto 0),
      load_value_toggle0 => load_value_toggle0,
      \ping_pattern_ch1_reg[7]_i_2_0\(23 downto 0) => aud_offset_addr_cntr(23 downto 0),
      pls_i_d1 => \PULSE_SYNC_INST/pls_i_d1\,
      pls_i_d1_0 => \AUD_CONFIG_UPDATE_SYNC_INST/pls_i_d1\,
      pls_i_d1_reg(0) => aud_reset_0,
      pls_i_d1_reg_0 => pls_i_d1_i_1_n_0,
      pulse => pulse,
      req_reg => aud_pat_gen_v1_0_0_dport_inst_n_1,
      req_reg_0 => req_i_1_n_0,
      req_reg_1 => \req_i_1__0_n_0\,
      req_synced_d1_reg => aud_pat_gen_v1_0_0_dport_inst_n_6,
      \sine_addr_cntr_44_reg[1]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_64,
      \sine_addr_cntr_44_reg[1]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_65,
      \sine_addr_cntr_44_reg[1]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_66,
      \sine_addr_cntr_44_reg[1]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_67,
      \sine_addr_cntr_44_reg[3]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_68,
      \sine_addr_cntr_44_reg[3]_1\(5) => Sine_new_44k(13),
      \sine_addr_cntr_44_reg[3]_1\(4 downto 3) => Sine_new_44k(8 downto 7),
      \sine_addr_cntr_44_reg[3]_1\(2) => Sine_new_44k(5),
      \sine_addr_cntr_44_reg[3]_1\(1 downto 0) => Sine_new_44k(1 downto 0),
      \sine_addr_cntr_48_reg[0]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_150,
      \sine_addr_cntr_48_reg[1]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_151,
      \sine_pattern_reg[0]_0\(0) => sine_pattern(0),
      \sine_pattern_reg[0]_1\(0) => \p_1_in__0\(0),
      \sine_pattern_reg[10]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_77,
      \sine_pattern_reg[10]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_87,
      \sine_pattern_reg[10]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_97,
      \sine_pattern_reg[10]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_107,
      \sine_pattern_reg[10]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_117,
      \sine_pattern_reg[10]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_127,
      \sine_pattern_reg[10]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_137,
      \sine_pattern_reg[10]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_147,
      \sine_pattern_reg[11]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_76,
      \sine_pattern_reg[11]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_86,
      \sine_pattern_reg[11]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_96,
      \sine_pattern_reg[11]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_106,
      \sine_pattern_reg[11]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_116,
      \sine_pattern_reg[11]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_126,
      \sine_pattern_reg[11]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_136,
      \sine_pattern_reg[11]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_146,
      \sine_pattern_reg[12]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_75,
      \sine_pattern_reg[12]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_85,
      \sine_pattern_reg[12]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_95,
      \sine_pattern_reg[12]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_105,
      \sine_pattern_reg[12]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_115,
      \sine_pattern_reg[12]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_125,
      \sine_pattern_reg[12]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_135,
      \sine_pattern_reg[12]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_145,
      \sine_pattern_reg[13]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_74,
      \sine_pattern_reg[13]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_84,
      \sine_pattern_reg[13]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_94,
      \sine_pattern_reg[13]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_104,
      \sine_pattern_reg[13]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_114,
      \sine_pattern_reg[13]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_124,
      \sine_pattern_reg[13]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_134,
      \sine_pattern_reg[13]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_144,
      \sine_pattern_reg[14]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_73,
      \sine_pattern_reg[14]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_83,
      \sine_pattern_reg[14]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_93,
      \sine_pattern_reg[14]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_103,
      \sine_pattern_reg[14]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_113,
      \sine_pattern_reg[14]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_123,
      \sine_pattern_reg[14]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_133,
      \sine_pattern_reg[14]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_143,
      \sine_pattern_reg[15]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_72,
      \sine_pattern_reg[15]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_82,
      \sine_pattern_reg[15]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_92,
      \sine_pattern_reg[15]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_102,
      \sine_pattern_reg[15]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_112,
      \sine_pattern_reg[15]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_122,
      \sine_pattern_reg[15]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_132,
      \sine_pattern_reg[15]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_142,
      \sine_pattern_reg[17]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_71,
      \sine_pattern_reg[17]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_81,
      \sine_pattern_reg[17]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_91,
      \sine_pattern_reg[17]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_101,
      \sine_pattern_reg[17]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_111,
      \sine_pattern_reg[17]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_121,
      \sine_pattern_reg[17]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_131,
      \sine_pattern_reg[17]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_141,
      \sine_pattern_reg[23]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_70,
      \sine_pattern_reg[23]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_80,
      \sine_pattern_reg[23]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_90,
      \sine_pattern_reg[23]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_100,
      \sine_pattern_reg[23]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_110,
      \sine_pattern_reg[23]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_120,
      \sine_pattern_reg[23]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_130,
      \sine_pattern_reg[23]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_140,
      \sine_pattern_reg[23]_8\ => AUD_SAMPLE_RATE_SYNC_INST_n_11,
      \sine_pattern_reg[8]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_79,
      \sine_pattern_reg[8]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_89,
      \sine_pattern_reg[8]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_99,
      \sine_pattern_reg[8]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_109,
      \sine_pattern_reg[8]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_119,
      \sine_pattern_reg[8]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_129,
      \sine_pattern_reg[8]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_139,
      \sine_pattern_reg[8]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_149,
      \sine_pattern_reg[9]_0\ => aud_pat_gen_v1_0_0_dport_inst_n_78,
      \sine_pattern_reg[9]_1\ => aud_pat_gen_v1_0_0_dport_inst_n_88,
      \sine_pattern_reg[9]_2\ => aud_pat_gen_v1_0_0_dport_inst_n_98,
      \sine_pattern_reg[9]_3\ => aud_pat_gen_v1_0_0_dport_inst_n_108,
      \sine_pattern_reg[9]_4\ => aud_pat_gen_v1_0_0_dport_inst_n_118,
      \sine_pattern_reg[9]_5\ => aud_pat_gen_v1_0_0_dport_inst_n_128,
      \sine_pattern_reg[9]_6\ => aud_pat_gen_v1_0_0_dport_inst_n_138,
      \sine_pattern_reg[9]_7\ => aud_pat_gen_v1_0_0_dport_inst_n_148,
      src_in => aud_pat_gen_v1_0_0_dport_inst_n_0
    );
aud_pat_gen_v1_0_0_regs_inst: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_regs
     port map (
      Q(3 downto 0) => axi_sample_rate(3 downto 0),
      \aud_channel_count_reg[3]_0\(3 downto 0) => axi_channel_count(3 downto 0),
      \aud_channel_status_reg[191]_0\(191 downto 0) => axi_channel_status(191 downto 0),
      aud_drop_reg_0 => axi_auddrop,
      \aud_pattern1_reg[1]_0\(1 downto 0) => axi_pattern1(1 downto 0),
      \aud_pattern2_reg[1]_0\(1 downto 0) => axi_pattern2(1 downto 0),
      \aud_pattern3_reg[1]_0\(1 downto 0) => axi_pattern3(1 downto 0),
      \aud_pattern4_reg[1]_0\(1 downto 0) => axi_pattern4(1 downto 0),
      \aud_pattern5_reg[1]_0\(1 downto 0) => axi_pattern5(1 downto 0),
      \aud_pattern6_reg[1]_0\(1 downto 0) => axi_pattern6(1 downto 0),
      \aud_pattern7_reg[1]_0\(1 downto 0) => axi_pattern7(1 downto 0),
      \aud_pattern8_reg[1]_0\(1 downto 0) => axi_pattern8(1 downto 0),
      \aud_period1_reg[3]_0\(3 downto 0) => axi_period1(3 downto 0),
      \aud_period2_reg[3]_0\(3 downto 0) => axi_period2(3 downto 0),
      \aud_period3_reg[3]_0\(3 downto 0) => axi_period3(3 downto 0),
      \aud_period4_reg[3]_0\(3 downto 0) => axi_period4(3 downto 0),
      \aud_period5_reg[3]_0\(3 downto 0) => axi_period5(3 downto 0),
      \aud_period6_reg[3]_0\(3 downto 0) => axi_period6(3 downto 0),
      \aud_period7_reg[3]_0\(3 downto 0) => axi_period7(3 downto 0),
      \aud_period8_reg[3]_0\(3 downto 0) => axi_period8(3 downto 0),
      aud_reset => aud_reset,
      axi_aclk => axi_aclk,
      axi_araddr(5 downto 0) => axi_araddr(5 downto 0),
      axi_aresetn => axi_aresetn,
      axi_aresetn_0 => aud_pat_gen_v1_0_0_regs_inst_n_1,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(5 downto 0) => axi_awaddr(5 downto 0),
      axi_awready => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_config_update => axi_config_update,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      \offset_addr_cntr_reg[15]_0\(13 downto 2) => axi_offset_addr_cntr(15 downto 4),
      \offset_addr_cntr_reg[15]_0\(1 downto 0) => axi_offset_addr_cntr(2 downto 1),
      src_in => axi_audstart
    );
\axis_aud_pattern_tdata_out[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(0),
      I1 => axis_aud_pattern_tdata_in(0),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(0)
    );
\axis_aud_pattern_tdata_out[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(10),
      I1 => axis_aud_pattern_tdata_in(10),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(10)
    );
\axis_aud_pattern_tdata_out[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(11),
      I1 => axis_aud_pattern_tdata_in(11),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(11)
    );
\axis_aud_pattern_tdata_out[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(12),
      I1 => axis_aud_pattern_tdata_in(12),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(12)
    );
\axis_aud_pattern_tdata_out[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(13),
      I1 => axis_aud_pattern_tdata_in(13),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(13)
    );
\axis_aud_pattern_tdata_out[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(14),
      I1 => axis_aud_pattern_tdata_in(14),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(14)
    );
\axis_aud_pattern_tdata_out[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(15),
      I1 => axis_aud_pattern_tdata_in(15),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(15)
    );
\axis_aud_pattern_tdata_out[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(16),
      I1 => axis_aud_pattern_tdata_in(16),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(16)
    );
\axis_aud_pattern_tdata_out[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(17),
      I1 => axis_aud_pattern_tdata_in(17),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(17)
    );
\axis_aud_pattern_tdata_out[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(18),
      I1 => axis_aud_pattern_tdata_in(18),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(18)
    );
\axis_aud_pattern_tdata_out[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(19),
      I1 => axis_aud_pattern_tdata_in(19),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(19)
    );
\axis_aud_pattern_tdata_out[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(1),
      I1 => axis_aud_pattern_tdata_in(1),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(1)
    );
\axis_aud_pattern_tdata_out[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(20),
      I1 => axis_aud_pattern_tdata_in(20),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(20)
    );
\axis_aud_pattern_tdata_out[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(21),
      I1 => axis_aud_pattern_tdata_in(21),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(21)
    );
\axis_aud_pattern_tdata_out[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(22),
      I1 => axis_aud_pattern_tdata_in(22),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(22)
    );
\axis_aud_pattern_tdata_out[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(23),
      I1 => axis_aud_pattern_tdata_in(23),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(23)
    );
\axis_aud_pattern_tdata_out[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(24),
      I1 => axis_aud_pattern_tdata_in(24),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(24)
    );
\axis_aud_pattern_tdata_out[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(25),
      I1 => axis_aud_pattern_tdata_in(25),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(25)
    );
\axis_aud_pattern_tdata_out[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(26),
      I1 => axis_aud_pattern_tdata_in(26),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(26)
    );
\axis_aud_pattern_tdata_out[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(27),
      I1 => axis_aud_pattern_tdata_in(27),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(27)
    );
\axis_aud_pattern_tdata_out[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(30),
      I1 => axis_aud_pattern_tdata_in(30),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(30)
    );
\axis_aud_pattern_tdata_out[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(31),
      I1 => axis_aud_pattern_tdata_in(31),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(31)
    );
\axis_aud_pattern_tdata_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(4),
      I1 => axis_aud_pattern_tdata_in(4),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(4)
    );
\axis_aud_pattern_tdata_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(5),
      I1 => axis_aud_pattern_tdata_in(5),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(5)
    );
\axis_aud_pattern_tdata_out[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(6),
      I1 => axis_aud_pattern_tdata_in(6),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(6)
    );
\axis_aud_pattern_tdata_out[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(7),
      I1 => axis_aud_pattern_tdata_in(7),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(7)
    );
\axis_aud_pattern_tdata_out[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(8),
      I1 => axis_aud_pattern_tdata_in(8),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(8)
    );
\axis_aud_pattern_tdata_out[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => axis_tdata_from_patgen(9),
      I1 => axis_aud_pattern_tdata_in(9),
      I2 => axis_start_sync,
      O => axis_aud_pattern_tdata_out(9)
    );
\axis_aud_pattern_tid_out[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axis_tid_from_patgen(0),
      I1 => axis_start_sync,
      I2 => axis_aud_pattern_tid_in(0),
      O => axis_aud_pattern_tid_out(0)
    );
\axis_aud_pattern_tid_out[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axis_tid_from_patgen(1),
      I1 => axis_start_sync,
      I2 => axis_aud_pattern_tid_in(1),
      O => axis_aud_pattern_tid_out(1)
    );
\axis_aud_pattern_tid_out[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axis_tid_from_patgen(2),
      I1 => axis_start_sync,
      I2 => axis_aud_pattern_tid_in(2),
      O => axis_aud_pattern_tid_out(2)
    );
pls_i_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => aud_config_update_sync(1),
      I1 => aud_config_update_sync(2),
      O => pls_i_d1_i_1_n_0
    );
req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \PULSE_SYNC_INST/pls_i_d1\,
      I1 => pulse,
      I2 => aud_pat_gen_v1_0_0_dport_inst_n_0,
      O => req_i_1_n_0
    );
\req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \AUD_CONFIG_UPDATE_SYNC_INST/pls_i_d1\,
      I1 => aud_config_update_sync(1),
      I2 => aud_config_update_sync(2),
      I3 => aud_pat_gen_v1_0_0_dport_inst_n_1,
      O => \req_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0 is
  port (
    axi_aclk : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aud_clk : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    axis_aud_pattern_tdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_aud_pattern_tid_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_aud_pattern_tvalid_in : in STD_LOGIC;
    axis_aud_pattern_tready_out : out STD_LOGIC;
    axis_aud_pattern_tdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_aud_pattern_tid_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_aud_pattern_tvalid_out : out STD_LOGIC;
    axis_aud_pattern_tready_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0 : entity is "aud_pat_gen_v1_0_0";
end exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0;

architecture STRUCTURE of exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal n_0_1006 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aud_clk : signal is "xilinx.com:signal:clock:1.0 aud_clk CLK";
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "ASSOCIATED_BUSIF axi, ASSOCIATED_RESET axi_aresetn";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 axi ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 axi ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 axi AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 axi AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 axi BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 axi BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 axi RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 axi RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 axi WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 axi WVALID";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tready_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TREADY";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tready_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TREADY";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tvalid_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TVALID";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tvalid_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TVALID";
  attribute X_INTERFACE_INFO of axis_clk : signal is "xilinx.com:signal:clock:1.0 axis_clk CLK";
  attribute X_INTERFACE_PARAMETER of axis_clk : signal is "ASSOCIATED_BUSIF axis_audio_in:axis_audio_out, ASSOCIATED_RESET axis_resetn";
  attribute X_INTERFACE_INFO of axis_resetn : signal is "xilinx.com:signal:reset:1.0 axis_resetn RST";
  attribute X_INTERFACE_PARAMETER of axis_resetn : signal is "POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 axi ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 axi ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 axi AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 axi AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 axi BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 axi RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 axi RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 axi WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 axi WSTRB";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tdata_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TDATA";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tdata_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TDATA";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tid_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TID";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tid_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TID";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rresp(1) <= \<const0>\;
  axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
aud_pat_gen_v1_0_0_top_inst: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0_top
     port map (
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      axi_araddr(5 downto 0) => axi_araddr(7 downto 2),
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(5 downto 0) => axi_awaddr(7 downto 2),
      axi_awready => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      axis_aud_pattern_tdata_in(31 downto 0) => axis_aud_pattern_tdata_in(31 downto 0),
      axis_aud_pattern_tdata_out(31 downto 0) => axis_aud_pattern_tdata_out(31 downto 0),
      axis_aud_pattern_tid_in(2 downto 0) => axis_aud_pattern_tid_in(2 downto 0),
      axis_aud_pattern_tid_out(2 downto 0) => axis_aud_pattern_tid_out(2 downto 0),
      axis_aud_pattern_tready_in => axis_aud_pattern_tready_in,
      axis_aud_pattern_tready_out => axis_aud_pattern_tready_out,
      axis_aud_pattern_tvalid_in => axis_aud_pattern_tvalid_in,
      axis_aud_pattern_tvalid_out => axis_aud_pattern_tvalid_out,
      axis_clk => axis_clk,
      axis_resetn => axis_resetn
    );
i_1006: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axis_resetn,
      O => n_0_1006
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exdes_aud_pat_gen_0 is
  port (
    axi_aclk : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    aud_clk : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    axis_resetn : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axis_aud_pattern_tdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_aud_pattern_tid_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_aud_pattern_tvalid_in : in STD_LOGIC;
    axis_aud_pattern_tready_out : out STD_LOGIC;
    axis_aud_pattern_tvalid_out : out STD_LOGIC;
    axis_aud_pattern_tready_in : in STD_LOGIC;
    axis_aud_pattern_tdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_aud_pattern_tid_out : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of exdes_aud_pat_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of exdes_aud_pat_gen_0 : entity is "exdes_aud_pat_gen_0,aud_pat_gen_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of exdes_aud_pat_gen_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of exdes_aud_pat_gen_0 : entity is "aud_pat_gen_v1_0_0,Vivado 2022.2";
end exdes_aud_pat_gen_0;

architecture STRUCTURE of exdes_aud_pat_gen_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aud_clk : signal is "xilinx.com:signal:clock:1.0 aud_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aud_clk : signal is "XIL_INTERFACENAME aud_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME axi_aclk, ASSOCIATED_BUSIF axi, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "XIL_INTERFACENAME axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 axi ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 axi ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 axi AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 axi AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 axi BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 axi BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 axi RREADY";
  attribute X_INTERFACE_PARAMETER of axi_rready : signal is "XIL_INTERFACENAME axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 axi RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 axi WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 axi WVALID";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tready_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TREADY";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tready_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TREADY";
  attribute X_INTERFACE_PARAMETER of axis_aud_pattern_tready_out : signal is "XIL_INTERFACENAME axis_audio_in, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 3, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN exdes_clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tvalid_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TVALID";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tvalid_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TVALID";
  attribute X_INTERFACE_INFO of axis_clk : signal is "xilinx.com:signal:clock:1.0 axis_clk CLK";
  attribute X_INTERFACE_PARAMETER of axis_clk : signal is "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF axis_audio_in:axis_audio_out, ASSOCIATED_RESET axis_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axis_resetn : signal is "xilinx.com:signal:reset:1.0 axis_resetn RST";
  attribute X_INTERFACE_PARAMETER of axis_resetn : signal is "XIL_INTERFACENAME axis_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 axi ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 axi ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 axi AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 axi AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 axi BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 axi RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 axi RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 axi WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 axi WSTRB";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tdata_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TDATA";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tdata_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TDATA";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tid_in : signal is "xilinx.com:interface:axis:1.0 axis_audio_in TID";
  attribute X_INTERFACE_INFO of axis_aud_pattern_tid_out : signal is "xilinx.com:interface:axis:1.0 axis_audio_out TID";
  attribute X_INTERFACE_PARAMETER of axis_aud_pattern_tid_out : signal is "XIL_INTERFACENAME axis_audio_out, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 3, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN exdes_clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rresp(1) <= \<const0>\;
  axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.exdes_aud_pat_gen_0_aud_pat_gen_v1_0_0
     port map (
      aud_clk => aud_clk,
      axi_aclk => axi_aclk,
      axi_araddr(31 downto 8) => B"000000000000000000000000",
      axi_araddr(7 downto 2) => axi_araddr(7 downto 2),
      axi_araddr(1 downto 0) => B"00",
      axi_aresetn => axi_aresetn,
      axi_arprot(2 downto 0) => B"000",
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(31 downto 8) => B"000000000000000000000000",
      axi_awaddr(7 downto 2) => axi_awaddr(7 downto 2),
      axi_awaddr(1 downto 0) => B"00",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bresp(1 downto 0) => NLW_inst_axi_bresp_UNCONNECTED(1 downto 0),
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rresp(1 downto 0) => NLW_inst_axi_rresp_UNCONNECTED(1 downto 0),
      axi_rvalid => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      axis_aud_pattern_tdata_in(31 downto 0) => axis_aud_pattern_tdata_in(31 downto 0),
      axis_aud_pattern_tdata_out(31 downto 0) => axis_aud_pattern_tdata_out(31 downto 0),
      axis_aud_pattern_tid_in(2 downto 0) => axis_aud_pattern_tid_in(2 downto 0),
      axis_aud_pattern_tid_out(2 downto 0) => axis_aud_pattern_tid_out(2 downto 0),
      axis_aud_pattern_tready_in => axis_aud_pattern_tready_in,
      axis_aud_pattern_tready_out => axis_aud_pattern_tready_out,
      axis_aud_pattern_tvalid_in => axis_aud_pattern_tvalid_in,
      axis_aud_pattern_tvalid_out => axis_aud_pattern_tvalid_out,
      axis_clk => axis_clk,
      axis_resetn => axis_resetn
    );
end STRUCTURE;
