```python
# <complete ModelNew code with optimized Triton kernels>

import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        # Large tiles for big GEMMs
        triton.Config(
            {"BLOCK_M": 128, "BLOCK_N": 128, "BLOCK_K": 32, "GROUP_M": 8},
            num_warps=8,
            num_stages=2,
        ),
        triton.Config(
            {"BLOCK_M": 128, "BLOCK_N": 64, "BLOCK_K": 32, "GROUP_M": 8},
            num_warps=4,
            num_stages=2,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 128, "BLOCK_K": 32, "GROUP_M": 8},
            num_warps=4,
            num_stages=2,
        ),
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 64, "BLOCK_K": 32, "GROUP_M": 8},
            num_warps=4,
            num_stages=2,
        ),
        # Deeper K tiles for very compute-heavy shapes
        triton.Config(
            {"BLOCK_M": 64, "BLOCK_N": 128, "BLOCK_K": 64, "GROUP_M": 8},
            num_warps=8,
            num_stages=2,
        ),
        triton.Config(
            {"BLOCK_M": 128, "BLOCK_N": 64, "BLOCK_K": 64, "GROUP_M": 8},
            num_warps=8,
            num_stages=2,
        ),
    ],
    key=["M", "N", "K"],
)
@triton.jit
def linear_bias_relu_kernel(
    a_ptr,       # [M, K], row-major
    b_ptr,       # [N, K], row-major (PyTorch nn.Linear.weight)
    bias_ptr,    # [N]
    c_ptr,       # [M, N]
    M: tl.constexpr,
    N: tl.constexpr,
    K: tl.constexpr,
    stride_am,
    stride_ak,
    stride_bn,
    stride_bk,
    stride_cm,
    stride_cn,
    APPLY_RELU: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
    GROUP_M: tl.constexpr,
):
    # 1D program id with grouping along M for better L2 reuse of B
    pid = tl.program_id(axis=0)

    num_pid_m = tl.cdiv(M, BLOCK_M)
    num_pid_n = tl.cdiv(N, BLOCK_N)
    num_pid_in_group = GROUP_M * num_pid_n

    group_id = pid // num_pid_in_group
    first_pid_m = group_id * GROUP_M
    group_size_m = tl.minimum(num_pid_m - first_pid_m, GROUP_M)
    pid_m = first_pid_m + (pid % group_size_m)
    pid_n = (pid % num_pid_in_group) // group_size_m

    # Offsets for this program
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    offs_k = tl.arange(0, BLOCK_K)

    # Hints for compiler: help vectorization & coalescing
    tl.multiple_of(offs_m, BLOCK_M)
    tl.multiple_of(offs_n, BLOCK_N)
    tl.max_contiguous(offs_m, BLOCK_M)
    tl.max_contiguous(offs_n, BLOCK_N)
    tl.multiple_of(offs_k, BLOCK_K)

    # Masks for M and N bounds (shared across K tiles)
    mask_m = offs_m[:, None] < M
    mask_n = offs_n[None, :] < N

    # Base pointers for first K tile:
    # A: [M, K], row-major
    a_ptrs = a_ptr + offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak
    # B: [N, K], but we access as B^T: [K, N]
    b_ptrs = b_ptr + offs_n[None, :] * stride_bn + offs_k[:, None] * stride_bk

    # Accumulator in fp32 for numerical stability and Tensor Core usage
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Split K-loop into:
    #   - full tiles (no K masking, cheaper)
    #   - one tail tile (masked) if needed
    k_iter = 0
    K_full = (K // BLOCK_K) * BLOCK_K

    # Full K tiles: only M/N masks, no K masks
    while k_iter < K_full:
        a = tl.load(a_ptrs, mask=mask_m, other=0.0)
        b = tl.load(b_ptrs, mask=mask_n, other=0.0)
        acc += tl.dot(a, b, out_dtype=tl.float32, allow_tf32=True)

        a_ptrs += BLOCK_K * stride_ak
        b_ptrs += BLOCK_K * stride_bk
        k_iter += BLOCK_K

    # Tail K tile (if K not divisible by BLOCK_K)
    if k_iter < K:
        k_remaining = K - k_iter
        k_mask_row = offs_k[None, :] < k_remaining    # (1, BLOCK_K)
        k_mask_col = offs_k[:, None] < k_remaining    # (BLOCK_K, 1)

        a_mask = mask_m & k_mask_row
        b_mask = k_mask_col & mask_n

        a = tl.load(a_ptrs, mask=a_mask, other=0.0)
        b = tl.load(b_ptrs, mask=b_mask, other=0.0)
        acc += tl.dot(a, b, out_dtype=tl.float32, allow_tf32=True)

    # Load bias once per output column tile and fuse add + ReLU in registers
    bias = tl.load(bias_ptr + offs_n, mask=offs_n < N, other=0.0)
    acc += bias[None, :]

    if APPLY_RELU:
        acc = tl.maximum(acc, 0.0)

    # Single store of final result
    c_ptrs = c_ptr + offs_m[:, None] * stride_cm + offs_n[None, :] * stride_cn
    c_mask = mask_m & mask_n
    tl.store(c_ptrs, acc, mask=c_mask)


def _run_linear_bias_relu(x: torch.Tensor,
                          weight: torch.Tensor,
                          bias: torch.Tensor,
                          apply_relu: bool) -> torch.Tensor:
    """
    x:      [M, K]
    weight: [N, K] (nn.Linear.weight, row-major)
    bias:   [N]
    """
    # Fallback to PyTorch if on CPU or bias is missing
    if (not x.is_cuda) or (bias is None):
        out = torch.nn.functional.linear(x, weight, bias)
        if apply_relu:
            out = torch.nn.functional.relu(out)
        return out

    # Ensure contiguous for best memory access pattern
    if not x.is_contiguous():
        x = x.contiguous()
    if not weight.is_contiguous():
        weight = weight.contiguous()
    if not bias.is_contiguous():
        bias = bias.contiguous()

    M, K = x.shape
    N = weight.shape[0]
    assert K == weight.shape[1], "Incompatible shapes for x and weight"

    # Output
    c = torch.empty((M, N), device=x.device, dtype=x.dtype)

    # Strides
    stride_am = x.stride(0)
    stride_ak = x.stride(1)
    stride_bn = weight.stride(0)
    stride_bk = weight.stride(1)
    stride_cm = c.stride(0)
    stride_cn = c.stride(1)

    # 1D grid: total number of program instances = #tiles in MxN
    def grid(meta):
        return (
            triton.cdiv(M, meta["BLOCK_M"]) * triton.cdiv(N, meta["BLOCK_N"]),
        )

    linear_bias_relu_kernel[grid](
        x,
        weight,
        bias,
        c,
        M,
        N,
        K,
        stride_am,
        stride_ak,
        stride_bn,
        stride_bk,
        stride_cm,
        stride_cn,
        APPLY_RELU=apply_relu,
    )
    return c


def fused_linear_relu(x, weight, bias):
    return _run_linear_bias_relu(x, weight, bias, apply_relu=True)


def fused_linear(x, weight, bias):
    return _run_linear_bias_relu(x, weight, bias, apply_relu=False)


class ModelNew(nn.Module):
    def __init__(self, input_size, hidden_layer_sizes, output_size):
        """
        :param input_size: The number of input features
        :param hidden_layer_sizes: A list of ints containing the sizes of each hidden layer
        :param output_size: The number of output features
        """
        super(ModelNew, self).__init__()

        class TritonLinear(nn.Module):
            """
            Drop-in replacement for nn.Linear that uses a fused Triton kernel.
            Optionally applies ReLU inside the kernel.
            """

            def __init__(self, in_features, out_features, apply_relu: bool):
                super().__init__()
                self.linear = nn.Linear(in_features, out_features)
                self.apply_relu = apply_relu

            @property
            def weight(self):
                return self.linear.weight

            @property
            def bias(self):
                return self.linear.bias

            def forward(self, x):
                if self.apply_relu:
                    return fused_linear_relu(x, self.weight, self.bias)
                else:
                    return fused_linear(x, self.weight, self.bias)

        layers = []
        current_input_size = input_size

        # Hidden layers: Linear + ReLU fused
        for hidden_size in hidden_layer_sizes:
            layers.append(TritonLinear(current_input_size, hidden_size, apply_relu=True))
            current_input_size = hidden_size

        # Output layer: Linear only
        layers.append(TritonLinear(current_input_size, output_size, apply_relu=False))

        self.network = nn.Sequential(*layers)

    def forward(self, x):
        """
        :param x: The input tensor, shape (batch_size, input_size)
        :return: The output tensor, shape (batch_size, output_size)
        """
        return self.network(x)
```