                                                                                  Si80xx-1kV
1 K V T HREE T O S I X -C HANNEL D IGITAL I SOLATORS
Features
   High-speed operation                 Default low output
    DC   to 10 Mbps                    Precise timing (typical)
   No start-up initialization required   40  ns propagation delay
   Wide Operating Supply Voltage         20  ns pulse width distortion
    3.15  – 5.5 V                       100 ns minimum pulse width
   Up to 1000 VRMS isolation            Transient Immunity 50 kV/µs
 High electromagnetic immunity  AEC-Q100 qualification
 Low power consumption (typical)  Wide temperature range
                                          –40  to 125 °C
    2.3  mA per channel at 10 Mbps                                             Ordering Information:
   Tri-state outputs with ENABLE        RoHS-compliant packages
                                                                                     See page 17.
                                          QSOP-16
   Schmitt trigger inputs
Applications
   Industrial automation systems        Isolated ADC, DAC
 Medical electronics                    Power inverters
 Hybrid electric vehicles               Communication systems
Description
Silicon Lab's family of low-power digital isolators are CMOS devices
offering substantial data rate, propagation delay, power, size, reliability,
and external BOM advantages over legacy isolation technologies. The
operating parameters of these products remain stable across wide
temperature ranges and throughout device service life for ease of
design and highly uniform performance. All device versions have
Schmitt trigger inputs for high noise immunity and only require VDD
bypass capacitors. Data rates up to 10 Mbps are supported, and all
devices achieve propagation delays of less than 65 ns. Enable inputs
provide a single point control for enabling and disabling output drive.
Ordering options include a choice of 1kVRMS isolation ratings.
Rev. 1.1 7/18                           Copyright © 2018 by Silicon Laboratories                    Si80xx-1kV


                                                                                                                      Si80xx
TABLE O F C ONTENTS
Section                                                                                                                         Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
     2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
     3.1. Device Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
     3.2. Undervoltage Lockout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
     3.3. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
     3.4. Fail-Safe Operating Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
4. Pin Descriptions (Si8030/35) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5. Pin Descriptions (Si8040/45) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
6. Pin Descriptions (Si8050) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
7. Pin Descriptions (Si8055) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
8. Pin Descriptions (Si8065) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
9. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
10. Package Outline: 16-Pin QSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
11. Land Pattern: 16-Pin QSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
12. Top Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
     12.1. Top Marking (16-Pin QSOP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
     12.2. Top Marking Explanation (16-Pin QSOP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
                                                          Rev. 1.1                                                                      2


                                                                                                                 Si80xx
1. Electrical Specifications
Table 1. Recommended Operating Conditions
                     Parameter                             Symbol            Min             Typ             Max          Unit
 Ambient Operating Temperature*                               TA             –40              25              125          ºC
 Supply Voltage                                             VDD1            3.15              —               5.5           V
                                                            VDD2            3.15              —               5.5           V
 *Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,
        and supply voltage.
Table 2. Electrical Characteristics
(VDD1 = 3.15 to 5.5 V, VDD2 = 3.15 to 5.5 V, TA = –40 to 125 ºC)
          Parameter               Symbol              Test Condition                  Min            Typ          Max      Unit
 VDD Undervoltage                VDDUV+              VDD1, VDD2 rising               2.65            2.80         3.05       V
 Threshold
 VDD Undervoltage                VDDUV–              VDD1, VDD2 falling                2.2           2.50         2.75       V
 Threshold
 VDD Undervoltage                 VDDHYS                                               —              270          —        mV
 Threshold Hysteresis
 Positive-Going Input               VT+               All inputs rising                1.4            1.6          1.9       V
 Threshold
 Negative-Going                     VT–               All inputs falling               1.0            1.2          1.4       V
 Input Threshold
 Input Hysteresis                  VHYS                                                —             0.40          —         V
 High Level Input Voltage            VIH                                               2.0             —           —         V
 Low Level input voltage             VIL                                               —               —           0.8       V
 High Level Output Voltage          VOH                 loh = –4 mA              VDD1,VDD2 –          4.8          —         V
                                                                                       0.4
 Low Level Output Voltage           VOL                   lol = 4 mA                   —              0.2          0.4       V
 Input Leakage Current                IL                                               —               —          ±10       µA
 Output  Impedance1                  ZO                                                —               50          —         
 Enable Input High Current          IENH                 VENx = VIH                    —              2.0          —        µA
 Enable Input Low Current           IENL                  VENx = VIL                   —               16          —        µA
 Supply Current (DC)
 VDD1                                                      VI = 0, 1                   —              4.4          7.5      mA
 VDD2                                                    CL = 15 pF                    —              7.5          10       mA
 Notes:
    1. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of
        the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
        where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
        impedance PCB traces.
    2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
        the same supply voltages, load, and ambient temperature.
    3. Start-up time is the time period from the application of power to valid data at the output.
                                                               Rev. 1.1                                                          3


Si80xx
Table 2. Electrical Characteristics (Continued)
(VDD1 = 3.15 to 5.5 V, VDD2 = 3.15 to 5.5 V, TA = –40 to 125 ºC)
          Parameter               Symbol              Test Condition                   Min           Typ         Max       Unit
 Supply Current (10 Mbps)
 VDD1                                                    VI = 5 MHz                     —             4.4        7.5        mA
 VDD2                                                    CL = 15 pF                     —             9.4         12        mA
 Maximum Data Rate                                                                       0            —           10      Mbps
 Minimum Pulse Width                                                                    —             —          100         ns
 Propagation Delay               tPHL, tPLH             See Figure 2                    20            40          65         ns
 Pulse Width Distortion             PWD                 See Figure 2                    —             20          30         ns
 |tPLH – tPHL|
 Propagation Delay Skew2          tPSK(P-P)                                             —             20          30         ns
 Channel-Channel Skew               tPSK                                                —             20          30         ns
 Output Rise Time                      tr                CL = 15 pF                     —                                    ns
                                                                                                      2.5        4.0
                                                        See Figure 2
 Output Fall Time                      tf                CL = 15 pF                     —                                    ns
                                                                                                      2.5        4.0
                                                        See Figure 2
 Common Mode                        CMTI              VI = VDD or 0 V                   35            50          —       kV/µs
 Transient Immunity                            VCM = 1500 V (see Figure 3)
 Enable to Data Valid                ten1               See Figure 1                    —             10          —          ns
 Enable to Data Tri-State            ten2               See Figure 1                    —             10          —          ns
                3
 Start-up Time                       tSU                                                —             40          —          µs
 Notes:
     1. The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination of
        the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
        where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
        impedance PCB traces.
     2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
        the same supply voltages, load, and ambient temperature.
     3. Start-up time is the time period from the application of power to valid data at the output.
               ENABLE
             OUTPUTS
                                            ten1                                             ten2
                                           Figure 1. ENABLE Timing Diagram
4                                                             Rev. 1.1


                                                                                        Si80xx
                    1.4 V
            Typical
            Input
                              tPLH                tPHL
                                90%         90%
                    1.4 V
           Typical              10%         10%
           Output
                                 tr                  tf
                                 Figure 2. Propagation Delay Timing
                                                                  3.15 to 5.5 V
                                                                     Supply
                                         Si80xx
                                    VDD1        VDD2
          Input
          Signal                    INPUT    OUTPUT
         Switch
  3.15 to 5.5 V
Isolated Supply
                                                                                       Oscilloscope
                                    GND1       GND2
Isolated
Ground                                                            High Voltage  Output
                                                            Input  Differential
                                                                     Probe
                                   Vcm Surge
                                     Output
                                 High Voltage
                               Surge Generator
                     Figure 3. Common Mode Transient Immunity Test Circuit
                                                    Rev. 1.1                                        5


Si80xx
Table 3. Thermal Characteristics
                        Parameter                                  Symbol                  QSOP-16           Unit
 IC Junction-to-Air Thermal Resistance                                JA                     105           ºC/W
 Max Junction Temperature                                              TJ                     130             ºC
Table 4. Absolute Maximum Ratings1
                          Parameter                                    Symbol            Min      Typ   Max       Unit
 Storage  Temperature2                                                  TSTG             –65       —    150        ºC
 Ambient Temperature Under Bias                                           TA             –40       —    125        ºC
 Junction Temperature                                                     TJ              —        —     150       °C
 Supply Voltage                                                     VDD1, VDD2           –0.5      —     7.0        V
 Input Voltage                                                            VI             –0.5      —  VDD + 0.5     V
 Output Voltage                                                           VO             –0.5      —  VDD + 0.5     V
 Output Current Drive Channel                                             IO              —        —     22        mA
 Latchup Immunity3                                                                        —        —     100      V/ns
 Lead Solder Temperature (10 s)                                                           —        —     260       ºC
 Maximum Isolation (Input to Output) (1 sec)
                                                                                          —        —    1500      VRMS
 QSOP-16
 Notes:
    1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be
        restricted to conditions as specified in the operational sections of this data sheet.
    2. VDE certifies storage temperature from –40 to 150 °C.
    3. Latchup immunity specification is for slew rate applied across GND1 and GND2.
6                                                             Rev. 1.1


                                                                                                         Si80xx
2. Functional Description
2.1. Theory of Operation
The Si80xx comprises a transmitter and a receiver separated by a semiconductor-based isolation barrier. The
Si80xx uses a high-frequency internal oscillator on the transmitter to modulate digital input signals across the
capacitive isolation barrier. On the receiver side, these signals are demodulated back to the corresponding digital
output signals that are galvanically isolated from the input. This simple and elegant architecture provides a robust
data path and requires no special considerations or initialization at start-up. A simplified block diagram for an
Si80xx data channel is shown in Figure 4.
                                                         Si80xx
          Transmitter                                                                                  Receiver
                                            Serializer                  Demodulator    Deserializer
                                               High
                                            Frequency
                                                            Isolation
                                            Oscillator                     Clock                      Output
               Input        Input                                                         Packet
 A                                                                      Recovery and                  Latch
                                                                                                                  B
               Latch       Selector                                                      Decoder
                                            Modulator/                  Demodulator
                                              Packet
                                             Encoder
                                      Figure 4. Simplified Channel Diagram
The transmitter consists of an input stage that latches in data from up to six asynchronous channels, followed by a
serializer stage where the data is compressed into serial data packets that are then coupled across the capacitive
isolation barrier. The receiver consists of a demodulator block that converts the modulated signal back into serial
data packets that are then deserialized and latched to the output.
                                                         Rev. 1.1                                                     7


Si80xx
3. Device Operation
Device behavior during start-up, normal operation, and shutdown is shown in Figure 5, where UVLO+ and UVLO-
are the positive-going and negative-going thresholds respectively. Refer to Table 5 to determine outputs when
power supply (VDD) is not present. Additionally, refer to Table 6 for logic conditions when enable pins are used.
                                           Table 5. Si80xx Logic Operation
    VI           EN           VDDI        VDDO       VO Output1,2                             Comments
 Input1,2    Input1,2,3,4  State1,5,6    State1,5,6
    H          H or NC          P            P              H        Enabled, normal operation.
    L          H or NC          P            P              L
    X7            L             P            P            Hi-Z8      Disabled.
    X7         H or NC         UP            P                       Upon transition of VDDI from unpowered to pow-
                                                            L        ered, VO returns to the same state as VI after Start-
                                                                     up Time, tSU
    X7            L            UP            P            Hi-Z8      Disabled.
    X7           X7             P           UP       Undetermined Upon transition of VDDO from unpowered to pow-
                                                                     ered, VO returns to the same state as VI after Start-
                                                                     up Time, tSU, if EN is in either the H or NC state.
                                                                     Upon transition of VDDO from unpowered to pow-
                                                                     ered, VO returns to Hi-Z after Start-up Time, tSU, if
                                                                     EN is L.
Notes:
    1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals. EN
       is the enable control input located on the same output side.
    2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
    3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si80xx is
       operating in noisy environments.
    4. No Connects are not internally connected and can be left floating, tied to VDD, or tied to GND.
    5. “Powered” state (P) is defined as 3.15 V < VDD < 5.5 V.
    6. “Unpowered” state (UP) is defined as VDD = 0 V.
    7. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
    8. When using the enable pin (EN) function, the output pin state is driven into a high-impedance state when the EN pin is
       disabled (EN = 0).
8                                                           Rev. 1.1


                                                                                                                    Si80xx
                                              Table 6. Enable Input Truth1
     P/N          EN21,2                                                     Operation
    Si8030           H      Outputs B1, B2, B3, B4, B5, B6 are enabled and follow input state.
    Si8040
                     L      Outputs B1, B2, B3, B4, B5, B6 are disabled and Logic Low or in high impedance state.3
    Si8050
    Si8035           —      Outputs B1, B2, B3, B4, B5, B6 are enabled and follow input state.
    Si8045
    Si8055
    Si8065
Notes:
   1. Enable, EN, can be used for multiplexing, for clock sync, or other output control. EN is internally pulled-up to local VDD
       by a 16 µA current source allowing it to be connected to an external logic level (high or low) or left floating. To minimize
       noise coupling, do not connect circuit traces to EN if it is left floating. If EN is unused, it is recommended that it be
       connected to an external logic level, especially if the Si80xx is operating in a noisy environment.
   2. X = not applicable; H = Logic High; L = Logic Low.
   3. When using the enable pin (EN) function, the output pin state is driven into a high-impedance state when the EN pin is
       disabled (EN = 0).
                                                             Rev. 1.1                                                              9


Si80xx
3.1. Device Startup
Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following
this, the outputs follow the states of inputs.
3.2. Undervoltage Lockout
Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or
when VDD is below its specified operating circuits range. Both Side A and Side B each have their own
undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A
unconditionally enters UVLO when VDD1 falls below VDD1(UVLO–) and exits UVLO when VDD1 rises above
VDD1(UVLO+). Side B operates the same as Side A with respect to its VDD2 supply. See Figure 5 for more details.
        UVLO+
        UVLO-
  VDD1
        UVLO+
        UVLO-
  VDD2
  INPUT
                             tSD                                                tPHL    tPLH
            tSTART                      tSTART    tSTART
  OUTPUT
                             Figure 5. Device Behavior during Normal Operation
10                                                 Rev. 1.1


                                                                                                        Si80xx
3.3. Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically
separated from the safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance
(creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those
creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating
(commonly referred to as working voltage protection). Refer to the end-system specification (61010-1, 60950-1,
60601-1, etc.) requirements before starting any design that uses a digital isolator.
3.3.1. Supply Bypass
The Si80xx family requires a 0.1 µF bypass capacitor between VDD1 and GND1 and VDD2 and GND2. The
capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user
may also include resistors (50–300 ) in series with the inputs and outputs if the system is excessively noisy.
3.3.2. Output Pin Termination
The nominal output impedance of an isolator driver channel is approximately 50 , ±40%, which is a combination
of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving
loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces.
3.4. Fail-Safe Operating Mode
The default output state of Si80xx devices is logic low when the output supply is powered.
                                                        Rev. 1.1                                                    11


Si80xx
4. Pin Descriptions (Si8030/35)
                                 VDD1                                                 VDD2
                                GND1                                                  GND2
                                                            I
                                                     RF           RF
                                   A1
                                                   XMITR
                                                           s    RCVR
                                                                                      B1
                                                           o
                                                     RF           RF
                                   A2
                                                   XMITR
                                                            l   RCVR
                                                                                      B2
                                                           a
                                                     RF           RF
                                   A3
                                                   XMITR    t   RCVR
                                                                                      B3
                                                            i
                                  NC                       o                          NC
                                                           n
                                  NC                                                  EN2/NC
                                GND1                                                  GND2
                                                       Si8030/35
       Name                Pin#                 Type          Description
        VDD1                  1                Supply         Side 1 power supply.
       GND1                   2                Ground         Side 1 ground.
         A1                   3             Digital Input     Side 1 digital input.
         A2                   4             Digital Input     Side 1 digital input.
         A3                   5             Digital Input     Side 1 digital input.
        NC*                   6                   NA          No Connect.
        NC*                   7                   NA          No Connect.
       GND1                   8                Ground         Side 1 ground.
       GND2                   9                Ground         Side 2 ground.
      EN2/NC*               10              Digital Input     Side 2 active high enable on Si8030. NC on Si8035.
        NC*                  11                   NA          No Connect.
         B3                 12             Digital Output     Side 2 digital output.
         B2                 13             Digital Output     Side 2 digital output.
         B1                 14             Digital Output     Side 2 digital output.
       GND2                 15                 Ground         Side 2 ground.
        VDD2                16                 Supply         Side 2 power supply.
*Note: No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.
12                                                       Rev. 1.1


                                                                                                               Si80xx
5. Pin Descriptions (Si8040/45)
                                  VDD1                                               VDD2
                                 GND1                                                GND2
                                                            I
                                                     RF            RF
                                   A1
                                                    XMITR
                                                            s    RCVR
                                                                                     B1
                                                            o
                                                     RF            RF
                                   A2
                                                    XMITR
                                                            l    RCVR
                                                                                     B2
                                                            a
                                                     RF            RF
                                    A3
                                                    XMITR   t    RCVR
                                                                                     B3
                                                            i
                                                     RF            RF
                                   A4
                                                    XMITR   o    RCVR
                                                                                     B4
                                                            n
                                   NC                                                EN2/NC
                                 GND1                                                GND2
                                                       Si8040/45
       Name                Pin#                 Type          Description
        VDD1                  1                Supply         Side 1 power supply.
       GND1                   2                Ground         Side 1 ground.
         A1                   3             Digital Input     Side 1 digital input.
         A2                   4             Digital Input     Side 1 digital input.
         A3                   5             Digital Input     Side 1 digital input.
         A4                   6             Digital Input     Side 1 digital input.
        NC*                  7                    NA          No Connect.
       GND1                   8                Ground         Side 1 ground.
       GND2                   9                Ground         Side 2 ground.
      EN2/NC*               10              Digital Input     Side 2 active high enable on Si8040. NC on Si8045.
         B4                  11            Digital Output     Side 2 digital output.
         B3                 12             Digital Output     Side 2 digital output.
         B2                 13             Digital Output     Side 2 digital output.
         B1                 14             Digital Output     Side 2 digital output.
       GND2                 15                 Ground         Side 2 ground.
        VDD2                16                 Supply         Side 2 power supply.
*Note: No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.
                                                          Rev. 1.1                                                  13


Si80xx
6. Pin Descriptions (Si8050)
                                 VDD1                                                  VDD2
                                                     RF           RF
                                   A1                                                  B1
                                                   XMITR        RCVR
                                                            I
                                                     RF           RF
                                  A2
                                                   XMITR
                                                            s   RCVR
                                                                                       B2
                                                            o
                                                     RF           RF
                                  A3
                                                   XMITR
                                                            l   RCVR
                                                                                       B3
                                                            a
                                                     RF           RF
                                  A4
                                                   XMITR    t   RCVR
                                                                                       B4
                                                            i
                                                     RF           RF
                                  A5
                                                   XMITR    o   RCVR
                                                                                       B5
                                                            n
                                  NC                                                   EN2
                                GND1                                                   GND2
                                                         Si8050
       Name                Pin#                 Type          Description
        VDD1                  1                Supply         Side 1 power supply.
         A1                   2             Digital Input     Side 1 digital input.
         A2                   3             Digital Input     Side 1 digital input.
         A3                   4             Digital Input     Side 1 digital input.
         A4                   5             Digital Input     Side 1 digital input.
         A5                   6             Digital Input     Side 1 digital input.
        NC*                  7                    NA          No connect.
       GND1                   8                Ground         Side 1 ground.
       GND2                   9                Ground         Side 2 ground.
        EN2                 10              Digital Input     Side 2 active high enable on Si8050.
         B5                  11            Digital Output     Side 2 digital output.
         B4                 12             Digital Output     Side 2 digital output.
         B3                 13             Digital Output     Side 2 digital output.
         B2                 14             Digital Output     Side 2 digital output.
         B1                 15             Digital Output     Side 2 digital output.
        VDD2                16                 Supply         Side 2 power supply.
*Note: No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.
14                                                       Rev. 1.1


                                                                        Si80xx
7. Pin Descriptions (Si8055)
                   VDD1                                            VDD2
                  GND1                                             GND2
                                          I
                                   RF            RF
                      A1
                                 XMITR
                                          s     RCVR
                                                                   B1
                                          o
                                   RF            RF
                     A2
                                 XMITR
                                          l     RCVR
                                                                   B2
                                          a
                                   RF            RF
                      A3
                                 XMITR    t     RCVR
                                                                   B3
                                          i
                                   RF            RF
                      A4
                                 XMITR    o     RCVR               B4
                                          n
                                   RF            RF
                     A5                                            B5
                                 XMITR          RCVR
                  GND1                                             GND2
                                       Si8055
     Name         Pin#          Type        Description
      VDD1          1         Supply        Side 1 power supply.
     GND1           2         Ground        Side 1 ground.
       A1           3       Digital Input   Side 1 digital input.
       A2           4       Digital Input   Side 1 digital input.
       A3           5       Digital Input   Side 1 digital input.
       A4           6       Digital Input   Side 1 digital input.
       A5           7       Digital Input   Side 1 digital input.
     GND1           8         Ground        Side 1 ground.
     GND2           9         Ground        Side 2 ground.
       B5          10      Digital Output   Side 2 digital output.
       B4          11      Digital Output   Side 2 digital output.
       B3          12      Digital Output   Side 2 digital output.
       B2          13      Digital Output   Side 2 digital output.
       B1          14      Digital Output   Side 2 digital output.
     GND2          15         Ground        Side 2 ground.
      VDD2         16         Supply        Side 2 power supply.
                                        Rev. 1.1                             15


Si80xx
8. Pin Descriptions (Si8065)
                       VDD1                                           VDD2
                                      RF           RF
                         A1                                           B1
                                    XMITR        RCVR
                                             I
                                      RF           RF
                        A2
                                    XMITR
                                             s   RCVR
                                                                      B2
                                             o
                                      RF           RF
                        A3
                                    XMITR
                                             l   RCVR
                                                                      B3
                                             a
                                      RF           RF
                        A4
                                    XMITR    t   RCVR
                                                                      B4
                                             i
                                      RF           RF
                        A5
                                    XMITR    o   RCVR
                                                                      B5
                                             n
                                      RF
                                      RF           RF
                        A6                                            B6
                                    XMITR
                                    XMITR         RCVR
                      GND1                                            GND2
                                          Si8065
     Name         Pin#           Type          Description
      VDD1          1          Supply          Side 1 power supply.
       A1           2        Digital Input     Side 1 digital input.
       A2           3        Digital Input     Side 1 digital input.
       A3           4        Digital Input     Side 1 digital input.
       A4           5        Digital Input     Side 1 digital input.
       A5           6        Digital Input     Side 1 digital input.
       A6           7        Digital Input     Side 1 digital input.
     GND1           8          Ground          Side 1 ground.
     GND2           9          Ground          Side 2 ground.
       B6          10       Digital Output     Side 2 digital output.
       B5          11       Digital Output     Side 2 digital output.
       B4          12       Digital Output     Side 2 digital output.
       B3          13       Digital Output     Side 2 digital output.
       B2          14       Digital Output     Side 2 digital output.
       B1          15       Digital Output     Side 2 digital output.
      VDD2         16          Supply          Side 2 power supply.
16                                        Rev. 1.1


                                                                                                       Si80xx
9. Ordering Guide
                                  Table 7. Ordering Guide for Valid OPNs1,2,3
   Ordering Part               Number of          Default Output        Output      Isolation          Package
   Number (OPN)              Inputs/Outputs            State            Enable        Rating
                                                                        Yes/No       (kVrms)
Si803x
   Si8030AA-B-IU                    3                  Low                Yes            1             QSOP-16
   Si8035AA-B-IU                    3                  Low                No             1             QSOP-16
Si804x
   Si8040AA-B-IU                    4                  Low                Yes            1             QSOP-16
   Si8045AA-B-IU                    4                  Low                No             1             QSOP-16
Si805x
   Si8050AA-B-IU                    5                  Low                Yes            1             QSOP-16
   Si8055AA-B-IU                    5                  Low                No             1             QSOP-16
Si806x
   Si8065AA-B-IU                    6                  Low                No             1             QSOP-16
Notes:
   1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard
       classifications and peak solder temperatures.
   2. “Si” and “SI” are used interchangeably.
   3. Add an “R” at the end of the device to denote tape and reel option.
                                                         Rev. 1.1                                                    17


Si80xx
10. Package Outline: 16-Pin QSOP
Figure 6 illustrates the package details for the Si80xx in a 16-pin QSOP package. Table 8 lists the values for the
dimensions shown in the illustration.
                                       Figure 6. 16-pin QSOP Package
18                                                    Rev. 1.1


                                                                                   Si80xx
                   Table 8. Package Diagram Dimensions
         Dimension                         Min                         Max
              A                             —                          1.75
             A1                            0.10                        0.25
             A2                            1.25                         —
               b                           0.20                        0.30
               c                           0.17                        0.25
              D                                      4.89 BSC
              E                                      6.00 BSC
             E1                                      3.90 BSC
              e                                      0.635 BSC
              L                            0.40                        1.27
              L2                                     0.25 BSC
              h                            0.25                        0.50
              θ                             0°                          8°
             aaa                                        0.10
             bbb                                        0.20
             ccc                                        0.10
             ddd                                        0.25
Notes:
   1. All dimensions shown are in millimeters (mm) unless otherwise noted.
   2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
   3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation AB.
   4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification
       for Small Body Components.
                                       Rev. 1.1                                         19


Si80xx
11. Land Pattern: 16-Pin QSOP
Figure 7 illustrates the recommended land pattern details for the Si80xx in a 16-pin QSOP package. Table 9 lists
the values for the dimensions shown in the illustration.
                                     Figure 7. 16-Pin QSOP PCB Land Pattern
                                Table 9. 16-Pin QSOP Land Pattern Dimensions
                     Dimension                                 Feature                         (mm)
                          C1                            Pad Column Spacing                      5.40
                           E                               Pad Row Pitch                       0.635
                          X1                                  Pad Width                         0.40
                          Y1                                 Pad Length                         1.55
                  Notes:
                     1. This Land Pattern Design is based on IPC-7351 pattern SOP63P602X173-16N for
                         Density Level B (Median Land Protrusion).
                     2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                         fabrication tolerance of 0.05 mm is assumed.
20                                                         Rev. 1.1


                                                                                              Si80xx
12. Top Markings
12.1. Top Marking (16-Pin QSOP)
                                               80XYSV
                                               RTTTTT
                                                YYWW
12.2. Top Marking Explanation (16-Pin QSOP)
Line 1 Marking:     Base Part Number              80 = Isolator product series
                    Ordering Options              XY = Channel Configuration
                                                          X = # of data channels (6, 5, 4, 3)
                    (See Ordering Guide for more          Y = # of reverse channels (0)*
                    information).                 S = operating mode:
                                                          A = default output = low
                                                  V = Insulation rating
                                                          A = 1 kV
 Line 2 Marking:    RTTTTT = Mfg Code             Manufacturing code from assembly house
                                                  “R” indicates revision
 Line 3 Marking:    YY = Year                     Assigned by the Assembly House. Corresponds to the year
                    WW = Work Week                and work week of the mold date.
*Note: Si8035/45/55/65 have 0 reverse channels.
                                                 Rev. 1.1                                               21


Si80xx
REVISION HISTORY
Revision 1.1
July, 2018
  Removed references to default output high option.
  Updated “ Features” on front page.
  Updated "3. Device Operation" on page 8.
  Updated "3.4. Fail-Safe Operating Mode" on page 11.
  Updated "9. Ordering Guide" on page 17.
  Updated "12. Top Markings" on page 21.
Revision 1.0
January, 2014
Revision 0.9
October, 2013
  Initial revision.
22                                                  Rev. 1.1


      Smart.
      Connected.
      Energy-Friendly.
                           Products                                                          Quality                                          Support and Community
                    www.silabs.com/products                                          www.silabs.com/quality                                        community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave and others are trademarks or
registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited.
All other products or brand names mentioned herein are trademarks of their respective holders.
                                                        Silicon Laboratories Inc.
                                                        400 West Cesar Chavez
                                                        Austin, TX 78701
                                                        USA
                                                        http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
  SI8065AA-B-IU SI8040AA-B-IU SI8030AA-B-IUR SI8065AA-B-IUR SI8035AA-B-IUR SI8035AA-B-IU SI8045AA-B-
IUR SI8045AA-B-IU SI8030AA-B-IU SI8050AA-B-IU SI8050AA-B-IUR SI8055AA-B-IU SI8055AA-B-IUR SI8040AA-
B-IUR
