$date
	Thu Sep 04 22:06:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! g $end
$var reg 4 " j [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module uut $end
$var wire 4 $ j [3:0] $end
$var wire 2 % sel [1:0] $end
$var wire 2 & m [1:0] $end
$var wire 1 ! g $end
$scope module m1 $end
$var wire 2 ' i [1:0] $end
$var wire 1 ( s $end
$var reg 1 ) f $end
$upscope $end
$scope module m2 $end
$var wire 2 * i [1:0] $end
$var wire 1 + s $end
$var reg 1 , f $end
$upscope $end
$scope module m3 $end
$var wire 2 - i [1:0] $end
$var wire 1 . s $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
b10 -
1,
0+
b11 *
0)
0(
b10 '
b10 &
b0 %
b1110 $
b0 #
b1110 "
0!
$end
#10
1!
b11 &
b11 -
1)
1(
1+
b1 #
b1 %
#20
b10 &
b10 -
0)
0(
0+
1.
b10 #
b10 %
#30
b11 &
b11 -
1)
1(
1+
b11 #
b11 %
#40
