Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 16 15:28:11 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line36/r_BCD_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line102/nolabel_line37/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.925        0.000                      0                  213        0.165        0.000                      0                  213        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.925        0.000                      0                  213        0.165        0.000                      0                  213        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.087ns (31.691%)  route 4.498ns (68.309%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.711    11.676    nolabel_line100/clear
    SLICE_X55Y10         FDRE                                         r  nolabel_line100/stock_A_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.450    14.791    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  nolabel_line100/stock_A_reg[12]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    nolabel_line100/stock_A_reg[12]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.087ns (31.691%)  route 4.498ns (68.309%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.711    11.676    nolabel_line100/clear
    SLICE_X55Y10         FDSE                                         r  nolabel_line100/stock_A_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.450    14.791    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y10         FDSE                                         r  nolabel_line100/stock_A_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDSE (Setup_fdse_C_S)       -0.429    14.601    nolabel_line100/stock_A_reg[13]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.087ns (31.809%)  route 4.474ns (68.191%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.687    11.651    nolabel_line100/clear
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[0]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDSE (Setup_fdse_C_S)       -0.429    14.602    nolabel_line100/stock_A_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.087ns (31.809%)  route 4.474ns (68.191%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.687    11.651    nolabel_line100/clear
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDSE (Setup_fdse_C_S)       -0.429    14.602    nolabel_line100/stock_A_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.087ns (31.809%)  route 4.474ns (68.191%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.687    11.651    nolabel_line100/clear
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDSE (Setup_fdse_C_S)       -0.429    14.602    nolabel_line100/stock_A_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.087ns (31.809%)  route 4.474ns (68.191%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.687    11.651    nolabel_line100/clear
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y7          FDSE                                         r  nolabel_line100/stock_A_reg[3]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y7          FDSE (Setup_fdse_C_S)       -0.429    14.602    nolabel_line100/stock_A_reg[3]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.087ns (31.875%)  route 4.460ns (68.125%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.673    11.638    nolabel_line100/clear
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[4]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDRE (Setup_fdre_C_R)       -0.429    14.602    nolabel_line100/stock_A_reg[4]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.087ns (31.875%)  route 4.460ns (68.125%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.673    11.638    nolabel_line100/clear
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[5]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDRE (Setup_fdre_C_R)       -0.429    14.602    nolabel_line100/stock_A_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.087ns (31.875%)  route 4.460ns (68.125%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.673    11.638    nolabel_line100/clear
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[6]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDRE (Setup_fdre_C_R)       -0.429    14.602    nolabel_line100/stock_A_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 nolabel_line100/stock_A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line100/stock_A_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.087ns (31.875%)  route 4.460ns (68.125%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.569     5.090    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  nolabel_line100/stock_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  nolabel_line100/stock_A_reg[11]/Q
                         net (fo=5, routed)           1.120     6.667    nolabel_line100/stock_A_reg[11]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  nolabel_line100/stock_A[0]_i_31/O
                         net (fo=1, routed)           0.595     7.385    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.509 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21/O
                         net (fo=30, routed)          0.681     8.190    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_21_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I0_O)        0.124     8.314 r  nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30/O
                         net (fo=1, routed)           0.000     8.314    nolabel_line100/nolabel_line48/flip1/stock_A[0]_i_30_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.827 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.827    nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_16_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.142 r  nolabel_line100/nolabel_line48/flip1/stock_A_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.453     9.595    nolabel_line100/stock_A__0[7]
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.307     9.902 r  nolabel_line100/stock_A[0]_i_5/O
                         net (fo=1, routed)           0.938    10.841    nolabel_line100/stock_A[0]_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.965 r  nolabel_line100/stock_A[0]_i_1/O
                         net (fo=14, routed)          0.673    11.638    nolabel_line100/clear
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.451    14.792    nolabel_line100/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  nolabel_line100/stock_A_reg[7]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X55Y8          FDRE (Setup_fdre_C_R)       -0.429    14.602    nolabel_line100/stock_A_reg[7]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  2.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_Binary_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_Binary_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.566     1.449    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  nolabel_line102/nolabel_line36/r_Binary_reg[10]/Q
                         net (fo=1, routed)           0.110     1.700    nolabel_line102/nolabel_line36/r_Binary_reg_n_0_[10]
    SLICE_X57Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     1.962    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[11]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.070     1.535    nolabel_line102/nolabel_line36/r_Binary_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_BCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_BCD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.731%)  route 0.120ns (39.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line102/nolabel_line36/r_BCD_reg[0]/Q
                         net (fo=3, routed)           0.120     1.706    nolabel_line102/nolabel_line36/r_BCD_reg[3]_0[0]
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  nolabel_line102/nolabel_line36/r_BCD[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    nolabel_line102/nolabel_line36/r_BCD0_in[1]
    SLICE_X57Y13         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.091     1.572    nolabel_line102/nolabel_line36/r_BCD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_BCD_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_BCD_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.082%)  route 0.124ns (39.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line102/nolabel_line36/r_BCD_reg[13]/Q
                         net (fo=8, routed)           0.124     1.712    nolabel_line102/nolabel_line36/BCD[13]
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  nolabel_line102/nolabel_line36/r_BCD[14]_i_1/O
                         net (fo=1, routed)           0.000     1.757    nolabel_line102/nolabel_line36/r_BCD0_in[14]
    SLICE_X57Y14         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[14]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.091     1.538    nolabel_line102/nolabel_line36/r_BCD_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_Binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_Binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.567     1.450    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line102/nolabel_line36/r_Binary_reg[0]/Q
                         net (fo=2, routed)           0.175     1.766    nolabel_line102/nolabel_line36/r_Binary_reg_n_0_[0]
    SLICE_X57Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     1.962    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[1]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.072     1.537    nolabel_line102/nolabel_line36/r_Binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_Binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_Binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.567     1.450    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line102/nolabel_line36/r_Binary_reg[2]/Q
                         net (fo=1, routed)           0.163     1.777    nolabel_line102/nolabel_line36/r_Binary_reg_n_0_[2]
    SLICE_X56Y9          FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.836     1.963    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[3]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.090     1.540    nolabel_line102/nolabel_line36/r_Binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.345%)  route 0.169ns (47.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  nolabel_line102/nolabel_line36/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line102/nolabel_line36/r_SM_Main_reg[2]/Q
                         net (fo=13, routed)          0.169     1.786    nolabel_line102/nolabel_line36/r_SM_Main_reg_n_0_[2]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  nolabel_line102/nolabel_line36/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    nolabel_line102/nolabel_line36/p_0_in__0[1]
    SLICE_X59Y8          FDRE                                         r  nolabel_line102/nolabel_line36/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.990    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  nolabel_line102/nolabel_line36/r_SM_Main_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.091     1.583    nolabel_line102/nolabel_line36/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_BCD_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_BCD_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line102/nolabel_line36/r_BCD_reg[12]/Q
                         net (fo=9, routed)           0.155     1.743    nolabel_line102/nolabel_line36/BCD[12]
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  nolabel_line102/nolabel_line36/r_BCD[13]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line102/nolabel_line36/r_BCD0_in[13]
    SLICE_X57Y14         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  nolabel_line102/nolabel_line36/r_BCD_reg[13]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.092     1.539    nolabel_line102/nolabel_line36/r_BCD_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_Binary_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_Binary_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.566     1.449    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  nolabel_line102/nolabel_line36/r_Binary_reg[8]/Q
                         net (fo=1, routed)           0.170     1.783    nolabel_line102/nolabel_line36/r_Binary_reg_n_0_[8]
    SLICE_X57Y11         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     1.962    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[9]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.066     1.531    nolabel_line102/nolabel_line36/r_Binary_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_Binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_Binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.788%)  route 0.194ns (54.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.567     1.450    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  nolabel_line102/nolabel_line36/r_Binary_reg[5]/Q
                         net (fo=1, routed)           0.194     1.808    nolabel_line102/nolabel_line36/r_Binary_reg_n_0_[5]
    SLICE_X56Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.835     1.962    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  nolabel_line102/nolabel_line36/r_Binary_reg[6]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.087     1.552    nolabel_line102/nolabel_line36/r_Binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line102/nolabel_line36/r_Loop_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/nolabel_line36/r_Loop_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.593     1.476    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  nolabel_line102/nolabel_line36/r_Loop_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  nolabel_line102/nolabel_line36/r_Loop_Count_reg[6]/Q
                         net (fo=4, routed)           0.186     1.826    nolabel_line102/nolabel_line36/r_Loop_Count_reg_n_0_[6]
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.043     1.869 r  nolabel_line102/nolabel_line36/r_Loop_Count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.869    nolabel_line102/nolabel_line36/r_Loop_Count[7]
    SLICE_X60Y7          FDRE                                         r  nolabel_line102/nolabel_line36/r_Loop_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.863     1.990    nolabel_line102/nolabel_line36/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  nolabel_line102/nolabel_line36/r_Loop_Count_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.131     1.607    nolabel_line102/nolabel_line36/r_Loop_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y7    nolabel_line100/nolabel_line48/flip1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y7    nolabel_line100/nolabel_line48/flip2/Q_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    nolabel_line100/stock_A_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    nolabel_line100/stock_A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   nolabel_line102/nolabel_line35/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   nolabel_line102/nolabel_line35/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   nolabel_line102/nolabel_line35/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   nolabel_line102/nolabel_line35/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   nolabel_line102/nolabel_line35/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line102/nolabel_line35/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   nolabel_line102/nolabel_line35/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   nolabel_line102/nolabel_line35/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   nolabel_line102/nolabel_line35/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line102/nolabel_line35/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   nolabel_line102/nolabel_line36/r_BCD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line102/nolabel_line35/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line102/nolabel_line35/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   nolabel_line102/nolabel_line35/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   nolabel_line102/nolabel_line36/r_BCD_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    nolabel_line100/stock_A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   nolabel_line102/nolabel_line35/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   nolabel_line102/nolabel_line35/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   nolabel_line102/nolabel_line35/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   nolabel_line102/nolabel_line35/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   nolabel_line102/nolabel_line35/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   nolabel_line102/nolabel_line35/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   nolabel_line102/nolabel_line35/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   nolabel_line102/nolabel_line35/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   nolabel_line102/nolabel_line35/counter_reg[1]/C



