{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638824353804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638824353819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 15:59:13 2021 " "Processing started: Mon Dec 06 15:59:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638824353819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824353819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824353819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638824358476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638824358492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "W:/desl/ECE352_Project/processor_v3_verilog/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824370673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824370673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vrf.v 1 1 " "Found 1 design units, including 1 entities, in source file vrf.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRF " "Found entity 1: VRF" {  } { { "VRF.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/VRF.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824370954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824370954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/register_32bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824371220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824371220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_tb " "Found entity 1: multicycle_tb" {  } { { "multicycle_tb.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/multicycle_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824371517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824371517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/memory.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824371782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824371782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824372079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824372079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/adder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824372360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824372360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/register_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824372642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824372642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/mux2to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824372954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824372954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_2bit " "Found entity 1: mux2to1_2bit" {  } { { "mux2to1_2bit.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/mux2to1_2bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824373251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824373251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1_8bit " "Found entity 1: mux5to1_8bit" {  } { { "mux5to1_8bit.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/mux5to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824373533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824373533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dualmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualMem " "Found entity 1: DualMem" {  } { { "DualMem.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/DualMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824373845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824373845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Counter counter multicycle.v(55) " "Verilog HDL Declaration information at multicycle.v(55): object \"Counter\" differs only in case from object \"counter\" in the same scope" {  } { { "multicycle.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/multicycle.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638824374064 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "multicycle work " "Can't compile duplicate declarations of entity \"multicycle\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "multicycle multicycle.bdf work " "Instance could be entity \"multicycle\" in file multicycle.bdf compiled in library work" {  } { { "multicycle.bdf" "" { Schematic "W:/desl/ECE352_Project/processor_v3_verilog/multicycle.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1638824374205 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "multicycle multicycle.v work " "Instance could be entity \"multicycle\" in file multicycle.v compiled in library work" {  } { { "multicycle.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/multicycle.v" 27 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1638824374205 ""}  } { { "multicycle.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/multicycle.v" 27 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824374205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824374205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/DataMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824374470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824374470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/ALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824374799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824374799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/RF.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824375111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824375111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 2 2 " "Found 2 design units, including 2 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zExtend " "Found entity 1: zExtend" {  } { { "extend.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/extend.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824375502 ""} { "Info" "ISGN_ENTITY_NAME" "2 sExtend " "Found entity 2: sExtend" {  } { { "extend.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/extend.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824375502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824375502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 3 3 " "Found 3 design units, including 3 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseHEXs " "Found entity 1: chooseHEXs" {  } { { "HEX.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/HEX.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824376018 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEXs " "Found entity 2: HEXs" {  } { { "HEX.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/HEX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824376018 ""} { "Info" "ISGN_ENTITY_NAME" "3 HEX " "Found entity 3: HEX" {  } { { "HEX.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/HEX.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824376018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824376018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/FSM.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638824376372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824376372 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "memory work " "Can't compile duplicate declarations of entity \"memory\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "memory memory.v work " "Instance could be entity \"memory\" in file memory.v compiled in library work" {  } { { "memory.v" "" { Text "W:/desl/ECE352_Project/processor_v3_verilog/memory.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1638824376700 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "memory memory.bdf work " "Instance could be entity \"memory\" in file memory.bdf compiled in library work" {  } { { "memory.bdf" "" { Schematic "W:/desl/ECE352_Project/processor_v3_verilog/memory.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1638824376700 ""}  } { { "memory.bdf" "" { Schematic "W:/desl/ECE352_Project/processor_v3_verilog/memory.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638824376700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824376700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/desl/ECE352_Project/processor_v3_verilog/multicycle.map.smsg " "Generated suppressed messages file W:/desl/ECE352_Project/processor_v3_verilog/multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824379185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638824381904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 06 15:59:41 2021 " "Processing ended: Mon Dec 06 15:59:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638824381904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638824381904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638824381904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638824381904 ""}
