{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531809137368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531809137368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 14:32:17 2018 " "Processing started: Tue Jul 17 14:32:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531809137368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531809137368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testTotal -c avoidance " "Command: quartus_map --read_settings_files=on --write_settings_files=off testTotal -c avoidance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531809137368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531809137768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812_release.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ws2812_release.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812_release " "Found entity 1: WS2812_release" {  } { { "WS2812_release.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/WS2812_release.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137818 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WS2812B.v(48) " "Verilog HDL information at WS2812B.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/WS2812B.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812b.v 1 1 " "Found 1 design units, including 1 entities, in source file ws2812b.v" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812B " "Found entity 1: WS2812B" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/WS2812B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Led_art.v(41) " "Verilog HDL information at Led_art.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_art.v 1 1 " "Found 1 design units, including 1 entities, in source file led_art.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led_art " "Found entity 1: Led_art" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "txd.v(18) " "Verilog HDL information at txd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/txd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txd.v 1 1 " "Found 1 design units, including 1 entities, in source file txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 txd " "Found entity 1: txd" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/txd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rxd.v(10) " "Verilog HDL information at rxd.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "rxd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/rxd.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd " "Found entity 1: rxd" {  } { { "rxd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/rxd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duoji.v 1 1 " "Found 1 design units, including 1 entities, in source file duoji.v" { { "Info" "ISGN_ENTITY_NAME" "1 duoji " "Found entity 1: duoji" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/duoji.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divider.v(24) " "Verilog HDL information at divider.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distance.v 1 1 " "Found 1 design units, including 1 entities, in source file distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Distance " "Found entity 1: Distance" {  } { { "Distance.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137888 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(14) " "Verilog HDL information at beep.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/beep.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137888 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep.v(44) " "Verilog HDL information at beep.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/beep.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.v 1 1 " "Found 1 design units, including 1 entities, in source file beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137888 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(94) " "Verilog HDL information at main.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital.v 1 1 " "Found 1 design units, including 1 entities, in source file digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital " "Found entity 1: Digital" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correspond.v 1 1 " "Found 1 design units, including 1 entities, in source file correspond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Correspond " "Found entity 1: Correspond" {  } { { "Correspond.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Correspond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testspeed.v 1 1 " "Found 1 design units, including 1 entities, in source file testspeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 testSpeed " "Found entity 1: testSpeed" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/testSpeed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137918 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(52) " "Verilog HDL information at lcd.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/lcd.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531809137918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd2 " "Found entity 1: lcd2" {  } { { "lcd2.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/lcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bluetooth.v 1 1 " "Found 1 design units, including 1 entities, in source file bluetooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 blueTooth " "Found entity 1: blueTooth" {  } { { "blueTooth.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/blueTooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avoidance.v 1 1 " "Found 1 design units, including 1 entities, in source file avoidance.v" { { "Info" "ISGN_ENTITY_NAME" "1 avoidance " "Found entity 1: avoidance" {  } { { "avoidance.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/avoidance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809137938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809137938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_flag lcd2.v(111) " "Verilog HDL Implicit Net warning at lcd2.v(111): created implicit net for \"write_flag\"" {  } { { "lcd2.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/lcd2.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809137938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531809137988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txd txd:inst3 " "Elaborating entity \"txd\" for hierarchy \"txd:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 216 760 928 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txd.v(37) " "Verilog HDL assignment warning at txd.v(37): truncated value with size 32 to match size of target (4)" {  } { { "txd.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/txd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138028 "|top|txd:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst1 " "Elaborating entity \"divider\" for hierarchy \"divider:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 184 -304 -152 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divider.v(28) " "Verilog HDL assignment warning at divider.v(28): truncated value with size 32 to match size of target (27)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 divider.v(37) " "Verilog HDL assignment warning at divider.v(37): truncated value with size 32 to match size of target (22)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divider.v(46) " "Verilog HDL assignment warning at divider.v(46): truncated value with size 32 to match size of target (12)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divider.v(55) " "Verilog HDL assignment warning at divider.v(55): truncated value with size 32 to match size of target (25)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(64) " "Verilog HDL assignment warning at divider.v(64): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 divider.v(73) " "Verilog HDL assignment warning at divider.v(73): truncated value with size 32 to match size of target (15)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divider.v(82) " "Verilog HDL assignment warning at divider.v(82): truncated value with size 32 to match size of target (12)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(91) " "Verilog HDL assignment warning at divider.v(91): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(100) " "Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138148 "|top|divider:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correspond Correspond:inst11 " "Elaborating entity \"Correspond\" for hierarchy \"Correspond:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 240 480 672 416 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Correspond.v(57) " "Verilog HDL assignment warning at Correspond.v(57): truncated value with size 32 to match size of target (4)" {  } { { "Correspond.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Correspond.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138188 "|top|Correspond:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst13 " "Elaborating entity \"main\" for hierarchy \"main:inst13\"" {  } { { "top.bdf" "inst13" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 336 104 344 672 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last main.v(39) " "Verilog HDL or VHDL warning at main.v(39): object \"last\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531809138218 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetState main.v(50) " "Verilog HDL or VHDL warning at main.v(50): object \"resetState\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531809138218 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138218 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 main.v(105) " "Verilog HDL assignment warning at main.v(105): truncated value with size 32 to match size of target (12)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 main.v(194) " "Verilog HDL assignment warning at main.v(194): truncated value with size 32 to match size of target (31)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(197) " "Verilog HDL assignment warning at main.v(197): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(244) " "Verilog HDL assignment warning at main.v(244): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(264) " "Verilog HDL assignment warning at main.v(264): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(269) " "Verilog HDL assignment warning at main.v(269): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(280) " "Verilog HDL assignment warning at main.v(280): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(284) " "Verilog HDL assignment warning at main.v(284): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(288) " "Verilog HDL assignment warning at main.v(288): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(292) " "Verilog HDL assignment warning at main.v(292): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(306) " "Verilog HDL assignment warning at main.v(306): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(310) " "Verilog HDL assignment warning at main.v(310): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(341) " "Verilog HDL assignment warning at main.v(341): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(354) " "Verilog HDL assignment warning at main.v(354): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138228 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(417) " "Verilog HDL assignment warning at main.v(417): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138238 "|top|main:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(429) " "Verilog HDL assignment warning at main.v(429): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138238 "|top|main:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avoidance avoidance:inst2 " "Elaborating entity \"avoidance\" for hierarchy \"avoidance:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 704 80 280 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance Distance:inst12 " "Elaborating entity \"Distance\" for hierarchy \"Distance:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 616 -344 -184 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138358 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Distance.v(13) " "Verilog HDL assignment warning at Distance.v(13): truncated value with size 32 to match size of target (8)" {  } { { "Distance.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Distance.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138358 "|top|Distance:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testSpeed testSpeed:inst8 " "Elaborating entity \"testSpeed\" for hierarchy \"testSpeed:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 1016 -352 -144 1096 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testSpeed.v(19) " "Verilog HDL assignment warning at testSpeed.v(19): truncated value with size 32 to match size of target (7)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/testSpeed.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138388 "|top|testSpeed:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 testSpeed.v(23) " "Verilog HDL assignment warning at testSpeed.v(23): truncated value with size 32 to match size of target (14)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/testSpeed.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138388 "|top|testSpeed:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 testSpeed.v(27) " "Verilog HDL assignment warning at testSpeed.v(27): truncated value with size 32 to match size of target (27)" {  } { { "testSpeed.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/testSpeed.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138388 "|top|testSpeed:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blueTooth blueTooth:inst9 " "Elaborating entity \"blueTooth\" for hierarchy \"blueTooth:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 912 -336 -152 992 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst19 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst19\"" {  } { { "top.bdf" "inst19" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 360 760 936 472 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(15) " "Verilog HDL assignment warning at PWM.v(15): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/PWM.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138448 "|top|PWM:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst6 " "Elaborating entity \"beep\" for hierarchy \"beep:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 504 768 912 584 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 beep.v(19) " "Verilog HDL assignment warning at beep.v(19): truncated value with size 32 to match size of target (28)" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/beep.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138759 "|top|beep:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 beep.v(38) " "Verilog HDL assignment warning at beep.v(38): truncated value with size 32 to match size of target (15)" {  } { { "beep.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/beep.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138759 "|top|beep:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duoji duoji:inst18 " "Elaborating entity \"duoji\" for hierarchy \"duoji:inst18\"" {  } { { "top.bdf" "inst18" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 616 768 936 696 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 duoji.v(16) " "Verilog HDL assignment warning at duoji.v(16): truncated value with size 32 to match size of target (9)" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/duoji.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138828 "|top|duoji:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 duoji.v(18) " "Verilog HDL assignment warning at duoji.v(18): truncated value with size 32 to match size of target (5)" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/duoji.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138828 "|top|duoji:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812_release WS2812_release:inst7 " "Elaborating entity \"WS2812_release\" for hierarchy \"WS2812_release:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 712 768 960 808 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812B WS2812_release:inst7\|WS2812B:inst1 " "Elaborating entity \"WS2812B\" for hierarchy \"WS2812_release:inst7\|WS2812B:inst1\"" {  } { { "WS2812_release.bdf" "inst1" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/WS2812_release.bdf" { { 88 486 654 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 WS2812B.v(57) " "Verilog HDL assignment warning at WS2812B.v(57): truncated value with size 32 to match size of target (13)" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/WS2812B.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138868 "|top|WS2812_release:inst7|WS2812B:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 WS2812B.v(69) " "Verilog HDL assignment warning at WS2812B.v(69): truncated value with size 32 to match size of target (13)" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/WS2812B.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138868 "|top|WS2812_release:inst7|WS2812B:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 WS2812B.v(84) " "Verilog HDL assignment warning at WS2812B.v(84): truncated value with size 32 to match size of target (13)" {  } { { "WS2812B.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/WS2812B.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138878 "|top|WS2812_release:inst7|WS2812B:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led_art WS2812_release:inst7\|Led_art:inst " "Elaborating entity \"Led_art\" for hierarchy \"WS2812_release:inst7\|Led_art:inst\"" {  } { { "WS2812_release.bdf" "inst" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/WS2812_release.bdf" { { 88 270 454 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Led_art.v(32) " "Verilog HDL assignment warning at Led_art.v(32): truncated value with size 32 to match size of target (12)" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138938 "|top|WS2812_release:inst7|Led_art:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Led_art.v(71) " "Verilog HDL assignment warning at Led_art.v(71): truncated value with size 32 to match size of target (8)" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138938 "|top|WS2812_release:inst7|Led_art:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Led_art.v(86) " "Verilog HDL assignment warning at Led_art.v(86): truncated value with size 32 to match size of target (8)" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138938 "|top|WS2812_release:inst7|Led_art:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digital Digital:inst " "Elaborating entity \"Digital\" for hierarchy \"Digital:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 88 768 936 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Digital.v(9) " "Verilog HDL assignment warning at Digital.v(9): truncated value with size 32 to match size of target (2)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138978 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(11) " "Verilog HDL assignment warning at Digital.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138978 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(12) " "Verilog HDL assignment warning at Digital.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138978 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(13) " "Verilog HDL assignment warning at Digital.v(13): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138978 "|top|Digital:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digital.v(14) " "Verilog HDL assignment warning at Digital.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531809138978 "|top|Digital:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:inst16 " "Elaborating entity \"lcd\" for hierarchy \"lcd:inst16\"" {  } { { "top.bdf" "inst16" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 944 776 968 1056 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809138998 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Div1\"" {  } { { "Digital.v" "Div1" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod0\"" {  } { { "Digital.v" "Mod0" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod2\"" {  } { { "Digital.v" "Mod2" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Div2\"" {  } { { "Digital.v" "Div2" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digital:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digital:inst\|Mod1\"" {  } { { "Digital.v" "Mod1" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "duoji:inst18\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"duoji:inst18\|Div0\"" {  } { { "duoji.v" "Div0" { Text "C:/MyDownloads/analogEXP/car_/car__restored/duoji.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WS2812_release:inst7\|Led_art:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WS2812_release:inst7\|Led_art:inst\|Mod0\"" {  } { { "Led_art.v" "Mod0" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140318 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1531809140318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Div1\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809140658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Div1 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809140658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809140658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809140658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809140658 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531809140658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809140748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809140748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809140788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809140788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809140838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809140838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809140998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809140998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Mod0\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809141218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141218 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531809141218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digital:inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Digital:inst\|lpm_divide:Div2\"" {  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809141528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digital:inst\|lpm_divide:Div2 " "Instantiated megafunction \"Digital:inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141528 ""}  } { { "Digital.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Digital.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531809141528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "duoji:inst18\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"duoji:inst18\|lpm_divide:Div0\"" {  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/duoji.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809141808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "duoji:inst18\|lpm_divide:Div0 " "Instantiated megafunction \"duoji:inst18\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809141808 ""}  } { { "duoji.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/duoji.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531809141808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809141968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809141968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WS2812_release:inst7\|Led_art:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"WS2812_release:inst7\|Led_art:inst\|lpm_divide:Mod0\"" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809142138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WS2812_release:inst7\|Led_art:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"WS2812_release:inst7\|Led_art:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809142138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809142138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809142138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531809142138 ""}  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531809142138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809142218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809142218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809142248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809142248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rve " "Found entity 1: alt_u_div_rve" {  } { { "db/alt_u_div_rve.tdf" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/db/alt_u_div_rve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531809142288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531809142288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Led\[2\] GND " "Pin \"Led\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 480 1176 1352 496 "Led\[7..0\]" "" } { 472 1136 1186 488 "led\[7..0\]" "" } { 432 344 384 448 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531809143958 "|top|Led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531809143958 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531809145208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyDownloads/analogEXP/car_/car__restored/output_files/avoidance.map.smsg " "Generated suppressed messages file C:/MyDownloads/analogEXP/car_/car__restored/output_files/avoidance.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531809145368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531809145788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809145788 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dinfrared\[3\] " "No output dependent on input pin \"dinfrared\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|dinfrared[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dinfrared\[0\] " "No output dependent on input pin \"dinfrared\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|dinfrared[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Infrared\[1\] " "No output dependent on input pin \"Infrared\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 384 -720 -552 400 "Infrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|Infrared[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Infrared\[0\] " "No output dependent on input pin \"Infrared\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 384 -720 -552 400 "Infrared" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|Infrared[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "speedInfrac " "No output dependent on input pin \"speedInfrac\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 784 -712 -544 800 "speedInfrac" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|speedInfrac"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Signs\[1\] " "No output dependent on input pin \"Signs\[1\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|Signs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Signs\[0\] " "No output dependent on input pin \"Signs\[0\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|Signs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Touch\[3\] " "No output dependent on input pin \"Touch\[3\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 352 -720 -552 368 "Touch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|Touch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Touch\[2\] " "No output dependent on input pin \"Touch\[2\]\"" {  } { { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 352 -720 -552 368 "Touch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531809146008 "|top|Touch[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531809146008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1267 " "Implemented 1267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531809146018 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531809146018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1207 " "Implemented 1207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531809146018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531809146018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531809146088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 14:32:26 2018 " "Processing ended: Tue Jul 17 14:32:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531809146088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531809146088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531809146088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531809146088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531809147348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531809147348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 14:32:26 2018 " "Processing started: Tue Jul 17 14:32:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531809147348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531809147348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testTotal -c avoidance " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testTotal -c avoidance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531809147348 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1531809147468 ""}
{ "Info" "0" "" "Project  = testTotal" {  } {  } 0 0 "Project  = testTotal" 0 0 "Fitter" 0 0 1531809147468 ""}
{ "Info" "0" "" "Revision = avoidance" {  } {  } 0 0 "Revision = avoidance" 0 0 "Fitter" 0 0 1531809147468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531809147628 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avoidance EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"avoidance\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531809147658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531809147688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531809147688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531809147788 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531809148068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531809148068 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531809148068 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531809148068 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 2583 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531809148068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531809148068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 2585 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531809148068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531809148068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 60 " "No exact pin location assignment(s) for 4 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dinfrared\[3\] " "Pin dinfrared\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dinfrared[3] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dinfrared[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531809148128 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dinfrared\[0\] " "Pin dinfrared\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dinfrared[0] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 840 -712 -536 856 "dinfrared" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dinfrared[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531809148128 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Signs\[1\] " "Pin Signs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Signs[1] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Signs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531809148128 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Signs\[0\] " "Pin Signs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Signs[0] } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 456 -720 -552 472 "Signs" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Signs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531809148128 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531809148128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "avoidance.sdc " "Synopsys Design Constraints File file not found: 'avoidance.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531809148378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531809148378 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531809148398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 131 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node clk (placed in PIN 131 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 304 -712 -544 320 "clk" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst1\|out_16k  " "Automatically promoted node divider:inst1\|out_16k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst1\|out_16k~0 " "Destination node divider:inst1\|out_16k~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 7 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_16k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 1857 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 7 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_16k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WS2812_release:inst7\|Led_art:inst\|clkOut  " "Automatically promoted node WS2812_release:inst7\|Led_art:inst\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812_release:inst7\|Led_art:inst\|clkOut~0 " "Destination node WS2812_release:inst7\|Led_art:inst\|clkOut~0" {  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 17 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WS2812_release:inst7|Led_art:inst|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 2341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "Led_art.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/Led_art.v" 17 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WS2812_release:inst7|Led_art:inst|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst1\|out_9600  " "Automatically promoted node divider:inst1\|out_9600 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst1\|out_9600~0 " "Destination node divider:inst1\|out_9600~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_9600~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 1527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 4 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_9600 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst1\|out_10k  " "Automatically promoted node divider:inst1\|out_10k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst1\|out_10k~0 " "Destination node divider:inst1\|out_10k~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 9 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_10k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 1770 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 9 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_10k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst1\|out_1M  " "Automatically promoted node divider:inst1\|out_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst1\|out_1M~0 " "Destination node divider:inst1\|out_1M~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 1667 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst1\|out_8  " "Automatically promoted node divider:inst1\|out_8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst1\|out_8~0 " "Destination node divider:inst1\|out_8~0" {  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 5 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultra_trigger " "Destination node ultra_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultra_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultra_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 576 1168 1344 592 "ultra_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultra_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultraback_trigger " "Destination node ultraback_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultraback_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultraback_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 696 1168 1345 712 "ultraback_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultraback_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultra_right_trigger " "Destination node ultra_right_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultra_right_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultra_right_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 616 1160 1340 632 "ultra_right_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultra_right_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ultra_left_trigger " "Destination node ultra_left_trigger" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ultra_left_trigger } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ultra_left_trigger" } } } } { "top.bdf" "" { Schematic "C:/MyDownloads/analogEXP/car_/car__restored/top.bdf" { { 656 1152 1328 672 "ultra_left_trigger" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ultra_left_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "divider.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/divider.v" 5 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divider:inst1|out_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main:inst13\|clk_9600  " "Automatically promoted node main:inst13\|clk_9600 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main:inst13\|clk_9600~0 " "Destination node main:inst13\|clk_9600~0" {  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 53 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main:inst13|clk_9600~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 2163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531809148498 ""}  } { { "main.v" "" { Text "C:/MyDownloads/analogEXP/car_/car__restored/main.v" 53 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main:inst13|clk_9600 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531809148498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531809148768 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531809148768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531809148768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531809148778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531809148778 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531809148778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531809148778 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531809148778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531809148868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531809148868 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531809148868 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531809148878 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531809148878 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531809148878 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 13 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531809148878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 21 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531809148878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 12 25 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531809148878 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 24 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531809148878 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531809148878 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531809148878 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[1\] " "Node \"lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[2\] " "Node \"lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[3\] " "Node \"lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[4\] " "Node \"lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[5\] " "Node \"lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[6\] " "Node \"lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[7\] " "Node \"lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531809148908 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1531809148908 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531809148918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531809149378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531809150188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531809150208 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531809152598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531809152598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531809152848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/MyDownloads/analogEXP/car_/car__restored/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531809155578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531809155578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531809157169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531809157169 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531809157169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531809157208 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531809157208 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwml 0 " "Pin \"pwml\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwmr 0 " "Pin \"pwmr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beep 0 " "Pin \"beep\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "steer 0 " "Pin \"steer\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultra_trigger 0 " "Pin \"ultra_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultraback_trigger 0 " "Pin \"ultraback_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WS2812 0 " "Pin \"WS2812\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultra_right_trigger 0 " "Pin \"ultra_right_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ultra_left_trigger 0 " "Pin \"ultra_left_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[6\] 0 " "Pin \"Digital\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[5\] 0 " "Pin \"Digital\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[4\] 0 " "Pin \"Digital\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[3\] 0 " "Pin \"Digital\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[2\] 0 " "Pin \"Digital\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[1\] 0 " "Pin \"Digital\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digital\[0\] 0 " "Pin \"Digital\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[7\] 0 " "Pin \"Led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[6\] 0 " "Pin \"Led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[5\] 0 " "Pin \"Led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[4\] 0 " "Pin \"Led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[3\] 0 " "Pin \"Led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[2\] 0 " "Pin \"Led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[1\] 0 " "Pin \"Led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Led\[0\] 0 " "Pin \"Led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[3\] 0 " "Pin \"Position\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[2\] 0 " "Pin \"Position\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[1\] 0 " "Pin \"Position\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Position\[0\] 0 " "Pin \"Position\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1531809157249 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1531809157249 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531809157528 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531809157648 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531809157979 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531809158168 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1531809158238 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1531809158238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyDownloads/analogEXP/car_/car__restored/output_files/avoidance.fit.smsg " "Generated suppressed messages file C:/MyDownloads/analogEXP/car_/car__restored/output_files/avoidance.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531809158428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531809158999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 14:32:38 2018 " "Processing ended: Tue Jul 17 14:32:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531809158999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531809158999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531809158999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531809158999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531809160048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531809160058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 14:32:39 2018 " "Processing started: Tue Jul 17 14:32:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531809160058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531809160058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testTotal -c avoidance " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testTotal -c avoidance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531809160058 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531809160698 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531809160718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531809161138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 14:32:41 2018 " "Processing ended: Tue Jul 17 14:32:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531809161138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531809161138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531809161138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531809161138 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531809161918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531809162528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531809162528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 14:32:42 2018 " "Processing started: Tue Jul 17 14:32:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531809162528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531809162528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testTotal -c avoidance " "Command: quartus_sta testTotal -c avoidance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531809162528 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531809162658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531809162968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531809162998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531809162998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "avoidance.sdc " "Synopsys Design Constraints File file not found: 'avoidance.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1531809163308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531809163308 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:inst13\|clk_9600 main:inst13\|clk_9600 " "create_clock -period 1.000 -name main:inst13\|clk_9600 main:inst13\|clk_9600" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst1\|out_9600 divider:inst1\|out_9600 " "create_clock -period 1.000 -name divider:inst1\|out_9600 divider:inst1\|out_9600" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultraback_echo ultraback_echo " "create_clock -period 1.000 -name ultraback_echo ultraback_echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst1\|out_16k divider:inst1\|out_16k " "create_clock -period 1.000 -name divider:inst1\|out_16k divider:inst1\|out_16k" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst1\|out_8 divider:inst1\|out_8 " "create_clock -period 1.000 -name divider:inst1\|out_8 divider:inst1\|out_8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultra_2 ultra_2 " "create_clock -period 1.000 -name ultra_2 ultra_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultraleft_echo ultraleft_echo " "create_clock -period 1.000 -name ultraleft_echo ultraleft_echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ultraright_echo ultraright_echo " "create_clock -period 1.000 -name ultraright_echo ultraright_echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst1\|out_1 divider:inst1\|out_1 " "create_clock -period 1.000 -name divider:inst1\|out_1 divider:inst1\|out_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst1\|out_1M divider:inst1\|out_1M " "create_clock -period 1.000 -name divider:inst1\|out_1M divider:inst1\|out_1M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst1\|out_10k divider:inst1\|out_10k " "create_clock -period 1.000 -name divider:inst1\|out_10k divider:inst1\|out_10k" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|reset WS2812_release:inst7\|Led_art:inst\|reset " "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|reset WS2812_release:inst7\|Led_art:inst\|reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|write0 WS2812_release:inst7\|Led_art:inst\|write0 " "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|write0 WS2812_release:inst7\|Led_art:inst\|write0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|clkOut WS2812_release:inst7\|Led_art:inst\|clkOut " "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|clkOut WS2812_release:inst7\|Led_art:inst\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|write1 WS2812_release:inst7\|Led_art:inst\|write1 " "create_clock -period 1.000 -name WS2812_release:inst7\|Led_art:inst\|write1 WS2812_release:inst7\|Led_art:inst\|write1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163318 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531809163328 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1531809163368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531809163398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.405 " "Worst-case setup slack is -16.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.405      -234.789 divider:inst1\|out_16k  " "  -16.405      -234.789 divider:inst1\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.932       -45.304 divider:inst1\|out_10k  " "  -15.932       -45.304 divider:inst1\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.028      -423.529 WS2812_release:inst7\|Led_art:inst\|clkOut  " "  -13.028      -423.529 WS2812_release:inst7\|Led_art:inst\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.531     -1353.521 clk  " "   -8.531     -1353.521 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.087       -81.154 divider:inst1\|out_9600  " "   -4.087       -81.154 divider:inst1\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.830       -24.579 divider:inst1\|out_1M  " "   -3.830       -24.579 divider:inst1\|out_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.762       -19.026 divider:inst1\|out_8  " "   -2.762       -19.026 divider:inst1\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494        -2.336 ultraleft_echo  " "   -0.494        -2.336 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -0.726 ultra_2  " "   -0.249        -0.726 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052        -0.185 ultraback_echo  " "   -0.052        -0.185 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070         0.000 ultraright_echo  " "    0.070         0.000 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488         0.000 main:inst13\|clk_9600  " "    0.488         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809163408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.606 " "Worst-case hold slack is -2.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.606       -20.736 clk  " "   -2.606       -20.736 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548        -1.548 WS2812_release:inst7\|Led_art:inst\|clkOut  " "   -1.548        -1.548 WS2812_release:inst7\|Led_art:inst\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164        -0.164 ultraright_echo  " "   -0.164        -0.164 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -0.107 ultraleft_echo  " "   -0.107        -0.107 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.019 ultraback_echo  " "   -0.019        -0.019 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056         0.000 main:inst13\|clk_9600  " "    0.056         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472         0.000 ultra_2  " "    0.472         0.000 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divider:inst1\|out_16k  " "    0.499         0.000 divider:inst1\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divider:inst1\|out_1M  " "    0.499         0.000 divider:inst1\|out_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divider:inst1\|out_9600  " "    0.499         0.000 divider:inst1\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177         0.000 divider:inst1\|out_8  " "    1.177         0.000 divider:inst1\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508         0.000 divider:inst1\|out_10k  " "    1.508         0.000 divider:inst1\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809163428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.404 " "Worst-case recovery slack is -2.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.404        -2.404 WS2812_release:inst7\|Led_art:inst\|reset  " "   -2.404        -2.404 WS2812_release:inst7\|Led_art:inst\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984        -1.984 WS2812_release:inst7\|Led_art:inst\|write0  " "   -1.984        -1.984 WS2812_release:inst7\|Led_art:inst\|write0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608        -1.608 WS2812_release:inst7\|Led_art:inst\|write1  " "   -1.608        -1.608 WS2812_release:inst7\|Led_art:inst\|write1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783        -0.783 divider:inst1\|out_1  " "   -0.783        -0.783 divider:inst1\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809163438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.517 " "Worst-case removal slack is 1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517         0.000 divider:inst1\|out_1  " "    1.517         0.000 divider:inst1\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.342         0.000 WS2812_release:inst7\|Led_art:inst\|write1  " "    2.342         0.000 WS2812_release:inst7\|Led_art:inst\|write1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.718         0.000 WS2812_release:inst7\|Led_art:inst\|write0  " "    2.718         0.000 WS2812_release:inst7\|Led_art:inst\|write0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.138         0.000 WS2812_release:inst7\|Led_art:inst\|reset  " "    3.138         0.000 WS2812_release:inst7\|Led_art:inst\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809163448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -432.301 clk  " "   -1.941      -432.301 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultra_2  " "   -1.777       -13.649 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultraback_echo  " "   -1.777       -13.649 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultraleft_echo  " "   -1.777       -13.649 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -13.649 ultraright_echo  " "   -1.777       -13.649 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -71.232 divider:inst1\|out_16k  " "   -0.742       -71.232 divider:inst1\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -66.780 WS2812_release:inst7\|Led_art:inst\|clkOut  " "   -0.742       -66.780 WS2812_release:inst7\|Led_art:inst\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -54.908 divider:inst1\|out_9600  " "   -0.742       -54.908 divider:inst1\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -14.840 divider:inst1\|out_10k  " "   -0.742       -14.840 divider:inst1\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -14.840 divider:inst1\|out_1M  " "   -0.742       -14.840 divider:inst1\|out_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -10.388 divider:inst1\|out_8  " "   -0.742       -10.388 divider:inst1\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 main:inst13\|clk_9600  " "   -0.742        -4.452 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 WS2812_release:inst7\|Led_art:inst\|reset  " "   -0.742        -1.484 WS2812_release:inst7\|Led_art:inst\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 WS2812_release:inst7\|Led_art:inst\|write0  " "   -0.742        -1.484 WS2812_release:inst7\|Led_art:inst\|write0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 WS2812_release:inst7\|Led_art:inst\|write1  " "   -0.742        -1.484 WS2812_release:inst7\|Led_art:inst\|write1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 divider:inst1\|out_1  " "   -0.742        -1.484 divider:inst1\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809163458 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1531809164358 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1531809164368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1531809164438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.491 " "Worst-case setup slack is -4.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.491       -47.631 divider:inst1\|out_16k  " "   -4.491       -47.631 divider:inst1\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.270        -7.288 divider:inst1\|out_10k  " "   -4.270        -7.288 divider:inst1\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348      -101.871 WS2812_release:inst7\|Led_art:inst\|clkOut  " "   -3.348      -101.871 WS2812_release:inst7\|Led_art:inst\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212      -247.012 clk  " "   -2.212      -247.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824        -7.251 divider:inst1\|out_9600  " "   -0.824        -7.251 divider:inst1\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -1.396 divider:inst1\|out_1M  " "   -0.527        -1.396 divider:inst1\|out_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -1.701 divider:inst1\|out_8  " "   -0.266        -1.701 divider:inst1\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 ultraleft_echo  " "    0.108         0.000 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 ultra_2  " "    0.191         0.000 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295         0.000 ultraback_echo  " "    0.295         0.000 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334         0.000 ultraright_echo  " "    0.334         0.000 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749         0.000 main:inst13\|clk_9600  " "    0.749         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809164458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.409 " "Worst-case hold slack is -1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409       -16.648 clk  " "   -1.409       -16.648 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932        -0.932 WS2812_release:inst7\|Led_art:inst\|clkOut  " "   -0.932        -0.932 WS2812_release:inst7\|Led_art:inst\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043         0.000 main:inst13\|clk_9600  " "    0.043         0.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 divider:inst1\|out_9600  " "    0.068         0.000 divider:inst1\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divider:inst1\|out_16k  " "    0.215         0.000 divider:inst1\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divider:inst1\|out_1M  " "    0.215         0.000 divider:inst1\|out_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271         0.000 ultraright_echo  " "    0.271         0.000 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 ultraleft_echo  " "    0.286         0.000 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322         0.000 ultraback_echo  " "    0.322         0.000 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 divider:inst1\|out_8  " "    0.363         0.000 divider:inst1\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 divider:inst1\|out_10k  " "    0.491         0.000 divider:inst1\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 ultra_2  " "    0.504         0.000 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809164478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.708 " "Worst-case recovery slack is -0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708        -0.708 WS2812_release:inst7\|Led_art:inst\|reset  " "   -0.708        -0.708 WS2812_release:inst7\|Led_art:inst\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565        -0.565 WS2812_release:inst7\|Led_art:inst\|write0  " "   -0.565        -0.565 WS2812_release:inst7\|Led_art:inst\|write0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475        -0.475 WS2812_release:inst7\|Led_art:inst\|write1  " "   -0.475        -0.475 WS2812_release:inst7\|Led_art:inst\|write1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064        -0.064 divider:inst1\|out_1  " "   -0.064        -0.064 divider:inst1\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809164508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.944 " "Worst-case removal slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944         0.000 divider:inst1\|out_1  " "    0.944         0.000 divider:inst1\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355         0.000 WS2812_release:inst7\|Led_art:inst\|write1  " "    1.355         0.000 WS2812_release:inst7\|Led_art:inst\|write1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445         0.000 WS2812_release:inst7\|Led_art:inst\|write0  " "    1.445         0.000 WS2812_release:inst7\|Led_art:inst\|write0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.588         0.000 WS2812_release:inst7\|Led_art:inst\|reset  " "    1.588         0.000 WS2812_release:inst7\|Led_art:inst\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809164528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -291.380 clk  " "   -1.380      -291.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultra_2  " "   -1.222        -9.222 ultra_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultraback_echo  " "   -1.222        -9.222 ultraback_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultraleft_echo  " "   -1.222        -9.222 ultraleft_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -9.222 ultraright_echo  " "   -1.222        -9.222 ultraright_echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -48.000 divider:inst1\|out_16k  " "   -0.500       -48.000 divider:inst1\|out_16k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -45.000 WS2812_release:inst7\|Led_art:inst\|clkOut  " "   -0.500       -45.000 WS2812_release:inst7\|Led_art:inst\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 divider:inst1\|out_9600  " "   -0.500       -37.000 divider:inst1\|out_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 divider:inst1\|out_10k  " "   -0.500       -10.000 divider:inst1\|out_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 divider:inst1\|out_1M  " "   -0.500       -10.000 divider:inst1\|out_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 divider:inst1\|out_8  " "   -0.500        -7.000 divider:inst1\|out_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 main:inst13\|clk_9600  " "   -0.500        -3.000 main:inst13\|clk_9600 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 WS2812_release:inst7\|Led_art:inst\|reset  " "   -0.500        -1.000 WS2812_release:inst7\|Led_art:inst\|reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 WS2812_release:inst7\|Led_art:inst\|write0  " "   -0.500        -1.000 WS2812_release:inst7\|Led_art:inst\|write0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 WS2812_release:inst7\|Led_art:inst\|write1  " "   -0.500        -1.000 WS2812_release:inst7\|Led_art:inst\|write1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 divider:inst1\|out_1  " "   -0.500        -1.000 divider:inst1\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531809164548 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1531809167028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531809167248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531809167248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531809167768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 14:32:47 2018 " "Processing ended: Tue Jul 17 14:32:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531809167768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531809167768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531809167768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531809167768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531809169118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531809169118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 14:32:48 2018 " "Processing started: Tue Jul 17 14:32:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531809169118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531809169118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testTotal -c avoidance " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testTotal -c avoidance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531809169118 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "avoidance.vho\", \"avoidance_fast.vho avoidance_vhd.sdo avoidance_vhd_fast.sdo C:/MyDownloads/analogEXP/car_/car__restored/simulation/modelsim/ simulation " "Generated files \"avoidance.vho\", \"avoidance_fast.vho\", \"avoidance_vhd.sdo\" and \"avoidance_vhd_fast.sdo\" in directory \"C:/MyDownloads/analogEXP/car_/car__restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1531809170539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531809170648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 14:32:50 2018 " "Processing ended: Tue Jul 17 14:32:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531809170648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531809170648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531809170648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531809170648 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531809171368 ""}
