Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1894ab4ab1b2497680a21619dc145e45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L myLib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package mylib.parapcr_p
Compiling architecture behavioral of entity mylib.nBitReg_s [nbitreg_s_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
