<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>3970</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>312</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.122</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.878</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>8.007</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N100</twComp><twBEL>R_inv35_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_F</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.126</twLogDel><twRouteDel>5.881</twRouteDel><twTotDel>8.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.885</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>8.000</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>outdata_56</twComp><twBEL>R_inv49_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>6.157</twRouteDel><twTotDel>8.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.956</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>8.000</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd2_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>tiles/_n0305[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_lut&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>tiles/selector/Msub_n0036_Madd_lut&lt;0&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>N94</twComp><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.757</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>8.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.086</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.870</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>_n0305[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>N94</twComp><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.757</twLogDel><twRouteDel>6.113</twRouteDel><twTotDel>7.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.137</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.748</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>N94</twComp><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>5.915</twRouteDel><twTotDel>7.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.140</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.745</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>N94</twComp><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.857</twLogDel><twRouteDel>5.888</twRouteDel><twTotDel>7.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.174</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.782</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>_n0305[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>outdata_56</twComp><twBEL>R_inv49_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>6.039</twRouteDel><twTotDel>7.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.177</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.708</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N59</twComp><twBEL>R_inv49_SW0_SW0_F</twBEL><twBEL>R_inv49_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N57</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>5.631</twRouteDel><twTotDel>7.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.200</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.685</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N59</twComp><twBEL>R_inv49_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N57</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>5.842</twRouteDel><twTotDel>7.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.266</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.619</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/selector/base/_n0215&lt;24&gt;1</twComp><twBEL>R_inv32_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>N99</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_G</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.105</twLogDel><twRouteDel>5.514</twRouteDel><twTotDel>7.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.301</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.584</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N94</twComp><twBEL>R_inv32_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>N98</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_G</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.100</twLogDel><twRouteDel>5.484</twRouteDel><twTotDel>7.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.309</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.576</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N59</twComp><twBEL>R_inv49_SW0_SW0_G</twBEL><twBEL>R_inv49_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N57</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.078</twLogDel><twRouteDel>5.498</twRouteDel><twTotDel>7.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.423</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.462</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>outdata_56</twComp><twBEL>R_inv49_SW0_SW1_G</twBEL><twBEL>R_inv49_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.078</twLogDel><twRouteDel>5.384</twRouteDel><twTotDel>7.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.426</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.530</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>_n0305[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>N94</twComp><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>5.797</twRouteDel><twTotDel>7.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.429</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.527</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.159</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd2_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>tiles/_n0305[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_lut&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>tiles/selector/Msub_n0036_Madd_lut&lt;0&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.834</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>7.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.455</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.430</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N102</twComp><twBEL>R_inv38_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>N102</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_G</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.081</twLogDel><twRouteDel>5.349</twRouteDel><twTotDel>7.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.477</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.408</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N66</twComp><twBEL>R_inv42</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv42</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N66</twComp><twBEL>R_inv43</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>R_inv43</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>5.474</twRouteDel><twTotDel>7.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.489</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.467</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>_n0305[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N59</twComp><twBEL>R_inv49_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N57</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>5.724</twRouteDel><twTotDel>7.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.507</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.378</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>outdata_56</twComp><twBEL>R_inv49_SW0_SW1_F</twBEL><twBEL>R_inv49_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>5.301</twRouteDel><twTotDel>7.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.548</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>R_inv49_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>N59</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>5.427</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.559</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.397</twTotPathDel><twClkSkew dest = "0.327" src = "0.336">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd5_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q__n0305&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.508</twDelInfo><twComp>_n0305[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.834</twLogDel><twRouteDel>5.563</twRouteDel><twTotDel>7.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.610</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.275</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>5.365</twRouteDel><twTotDel>7.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.613</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.272</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>tiles/selector/Msub_n0036_Madd_cy&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>5.338</twRouteDel><twTotDel>7.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.651</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.234</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_F</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.848</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>7.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.660</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.225</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N59</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_lut[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_G</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>5.403</twRouteDel><twTotDel>7.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.697</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.188</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>R_inv29_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>N95</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_F</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.131</twLogDel><twRouteDel>5.057</twRouteDel><twTotDel>7.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.699</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.186</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>n0036[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N94</twComp><twBEL>R_inv29_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N94</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N94</twComp><twBEL>R_inv39_F</twBEL><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.126</twLogDel><twRouteDel>5.060</twRouteDel><twTotDel>7.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.699</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.186</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tiles/selector/BUS_0001_GND_4_o_AND_4_o7</twComp><twBEL>tiles/selector/BUS_0001_GND_4_o_AND_4_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>tiles/selector/BUS_0001_GND_4_o_AND_4_o6</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>tiles/selector/BUS_0001_GND_4_o_AND_4_o7</twComp><twBEL>tiles/selector/BUS_0001_GND_4_o_AND_4_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>tiles/selector/BUS_0001_GND_4_o_AND_4_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>tiles/selector/BUS_0001_GND_4_o_AND_4_o9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>BUS_0001_GND_4_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.886</twLogDel><twRouteDel>5.300</twRouteDel><twTotDel>7.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.722</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.163</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;4&gt;1</twComp><twBEL>tiles/selector/Msub_n0036_Madd_xor&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT&lt;5:0&gt;_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>GND_4_o_GND_4_o_sub_13_OUT&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>N94</twComp><twBEL>R_inv39</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>R_inv39</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>5.330</twRouteDel><twTotDel>7.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.788</twSlack><twSrc BELType="FF">tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>7.097</twTotPathDel><twClkSkew dest = "0.632" src = "0.712">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tiles/M_selected_tile_q_FSM_FFd1_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_3</twComp><twBEL>tiles/M_selected_tile_q_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>tiles/_n0305&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.B6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>_n0305[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>tiles/M_selected_tile_q_FSM_FFd5_3</twComp><twBEL>R_inv43_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>N92</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N66</twComp><twBEL>R_inv43</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>R_inv43</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_2_1</twComp><twBEL>R_inv49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>N45</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>5.163</twRouteDel><twTotDel>7.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/shape0/base_Mram__n06071/CLKA" logResource="tiles/shape0/base_Mram__n06071/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="clk_BUFGP"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="tiles/shape0/base_Mram__n06072/CLKAWRCLK" logResource="tiles/shape0/base_Mram__n06072/CLKAWRCLK" locationPin="RAMB8_X1Y15.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="io_led_5/CLK0" logResource="io_led_5/CK0" locationPin="OLOGIC_X12Y33.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_button_0_IBUF/CLK0" logResource="io_led_0/CLK0" locationPin="ILOGIC_X2Y60.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_button_1_IBUF/CLK0" logResource="io_led_1/CLK0" locationPin="ILOGIC_X2Y63.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_button_2_IBUF/CLK0" logResource="io_led_2/CLK0" locationPin="ILOGIC_X2Y62.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_button_3_IBUF/CLK0" logResource="io_led_3/CLK0" locationPin="ILOGIC_X1Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tickper" slack="38.134" period="40.000" constraintValue="40.000" deviceLimit="1.866" freqLimit="535.906" physResource="io_button_4_IBUF/CLK0" logResource="io_led_4/CLK0" locationPin="ILOGIC_X2Y61.CLK0" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_3/CLK" logResource="syncgen/CounterX_0/CK" locationPin="SLICE_X12Y37.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_3/CLK" logResource="syncgen/CounterX_1/CK" locationPin="SLICE_X12Y37.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_3/CLK" logResource="syncgen/CounterX_2/CK" locationPin="SLICE_X12Y37.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_3/CLK" logResource="syncgen/CounterX_3/CK" locationPin="SLICE_X12Y37.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_7/CLK" logResource="syncgen/CounterX_4/CK" locationPin="SLICE_X12Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_7/CLK" logResource="syncgen/CounterX_5/CK" locationPin="SLICE_X12Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_7/CLK" logResource="syncgen/CounterX_6/CK" locationPin="SLICE_X12Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_7/CLK" logResource="syncgen/CounterX_7/CK" locationPin="SLICE_X12Y38.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_10/CLK" logResource="syncgen/CounterX_8/CK" locationPin="SLICE_X12Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_10/CLK" logResource="syncgen/CounterX_9/CK" locationPin="SLICE_X12Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_10/CLK" logResource="syncgen/CounterX_10/CK" locationPin="SLICE_X12Y39.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[3]/CLK" logResource="tiles/counter/M_stateCounter_q_0/CK" locationPin="SLICE_X16Y44.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[3]/CLK" logResource="tiles/counter/M_stateCounter_q_1/CK" locationPin="SLICE_X16Y44.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[3]/CLK" logResource="tiles/counter/M_stateCounter_q_2/CK" locationPin="SLICE_X16Y44.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[3]/CLK" logResource="tiles/counter/M_stateCounter_q_3/CK" locationPin="SLICE_X16Y44.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[7]/CLK" logResource="tiles/counter/M_stateCounter_q_4/CK" locationPin="SLICE_X16Y45.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[7]/CLK" logResource="tiles/counter/M_stateCounter_q_5/CK" locationPin="SLICE_X16Y45.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[7]/CLK" logResource="tiles/counter/M_stateCounter_q_6/CK" locationPin="SLICE_X16Y45.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[7]/CLK" logResource="tiles/counter/M_stateCounter_q_7/CK" locationPin="SLICE_X16Y45.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[11]/CLK" logResource="tiles/counter/M_stateCounter_q_8/CK" locationPin="SLICE_X16Y46.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="tiles/counter/M_stateCounter_q[11]/CLK" logResource="tiles/counter/M_stateCounter_q_9/CK" locationPin="SLICE_X16Y46.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.122</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3970</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>955</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>8.122</twMinPer><twFootnote number="1" /><twMaxFreq>123.122</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 07 19:43:06 2017 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 224 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
