
---------- Begin Simulation Statistics ----------
final_tick                                36639391000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192757                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491036                       # Number of bytes of host memory used
host_op_rate                                   356372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.68                       # Real time elapsed on the host
host_tick_rate                              432679593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16322724                       # Number of instructions simulated
sim_ops                                      30177645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036639                       # Number of seconds simulated
sim_ticks                                 36639391000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.327878                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692764                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2460957                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35072                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493545                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          538                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       32764231                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.136465                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5355494                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          619                       # TLB misses on write requests
system.cpu0.numCycles                        73278782                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40514551                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6322724                       # Number of instructions committed
system.cpu1.committedOps                      9200103                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.589722                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1229807                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1191007                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       229545                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4570528                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        17827                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       60591147                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086283                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1470754                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          265                       # TLB misses on write requests
system.cpu1.numCycles                        73278614                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3211376     34.91%     34.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.02%     34.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               682395      7.42%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.37% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.39% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.39% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.42% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.42% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.42% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.43% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.46%     42.89% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               247977      2.70%     45.58% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           684477      7.44%     53.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4321777     46.98%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9200103                       # Class of committed instruction
system.cpu1.tickCycles                       12687467                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       656361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1313766                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2117780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4235627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            218                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              70240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       590486                       # Transaction distribution
system.membus.trans_dist::CleanEvict            65875                       # Transaction distribution
system.membus.trans_dist::ReadExReq            587165                       # Transaction distribution
system.membus.trans_dist::ReadExResp           587163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1971169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1971169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1971169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     79864896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     79864896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79864896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            657405                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  657405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              657405                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3911314500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3451842250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4214993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4214993                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4214993                       # number of overall hits
system.cpu0.icache.overall_hits::total        4214993                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1140342                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1140342                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1140342                       # number of overall misses
system.cpu0.icache.overall_misses::total      1140342                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  17983525500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  17983525500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  17983525500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  17983525500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5355335                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5355335                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5355335                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5355335                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.212936                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.212936                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.212936                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.212936                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15770.291281                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15770.291281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15770.291281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15770.291281                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1140325                       # number of writebacks
system.cpu0.icache.writebacks::total          1140325                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1140342                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1140342                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1140342                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1140342                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  16843184500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16843184500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  16843184500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16843184500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.212936                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.212936                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.212936                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.212936                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14770.292158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14770.292158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14770.292158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14770.292158                       # average overall mshr miss latency
system.cpu0.icache.replacements               1140325                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4214993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4214993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1140342                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1140342                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  17983525500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  17983525500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5355335                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5355335                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.212936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.212936                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15770.291281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15770.291281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1140342                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1140342                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  16843184500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16843184500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.212936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.212936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14770.292158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14770.292158                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999627                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5355334                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1140341                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.696257                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999627                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43983021                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43983021                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3326449                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3326449                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3327391                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3327391                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463764                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463764                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  11235283997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11235283997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  11235283997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11235283997                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791155                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791155                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122328                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122328                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24284.524863                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24284.524863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24226.296127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24226.296127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          463                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    92.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       185224                       # number of writebacks
system.cpu0.dcache.writebacks::total           185224                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76879                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76879                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76879                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76879                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385773                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386811                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386811                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8588054000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8588054000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8641157000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8641157000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101811                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101811                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102030                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102030                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22261.936424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22261.936424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22339.481039                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22339.481039                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386795                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297608                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297608                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6542128000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6542128000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21982.366065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21982.366065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12918                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284690                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284690                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5951058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5951058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20903.642559                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20903.642559                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252057                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252057                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       165044                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       165044                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4693155997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4693155997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28435.786802                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28435.786802                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2636996000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2636996000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26087.433100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26087.433100                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          942                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          942                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1112                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1112                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.541383                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.541383                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     53103000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     53103000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 51158.959538                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 51158.959538                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999651                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3714202                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386811                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.602111                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999651                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30716051                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30716051                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1459578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1459578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1459578                       # number of overall hits
system.cpu1.icache.overall_hits::total        1459578                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11109                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11109                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11109                       # number of overall misses
system.cpu1.icache.overall_misses::total        11109                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    304482000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    304482000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    304482000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    304482000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1470687                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1470687                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1470687                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1470687                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007554                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007554                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007554                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007554                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27408.587632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27408.587632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27408.587632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27408.587632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11093                       # number of writebacks
system.cpu1.icache.writebacks::total            11093                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11109                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11109                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11109                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11109                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    293373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    293373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    293373000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    293373000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007554                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007554                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007554                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007554                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26408.587632                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26408.587632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26408.587632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26408.587632                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11093                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1459578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1459578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11109                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11109                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    304482000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    304482000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1470687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1470687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27408.587632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27408.587632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11109                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11109                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    293373000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    293373000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26408.587632                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26408.587632                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999610                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1470687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11109                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           132.386984                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999610                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11776605                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11776605                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4599976                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4599976                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4599976                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4599976                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       921900                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        921900                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       921900                       # number of overall misses
system.cpu1.dcache.overall_misses::total       921900                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  62626306500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62626306500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  62626306500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62626306500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5521876                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5521876                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5521876                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5521876                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166954                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166954                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166954                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166954                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67931.778392                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67931.778392                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67931.778392                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67931.778392                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       572248                       # number of writebacks
system.cpu1.dcache.writebacks::total           572248                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       342315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       342315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       342315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       342315                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       579585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       579585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       579585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       579585                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  49506108000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  49506108000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  49506108000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  49506108000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104962                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85416.475582                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85416.475582                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85416.475582                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85416.475582                       # average overall mshr miss latency
system.cpu1.dcache.replacements                579567                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       951642                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         951642                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    358908000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    358908000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       961017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       961017                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.009755                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009755                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 38283.520000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38283.520000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    335649000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    335649000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.009408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 37125.207389                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37125.207389                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3648334                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3648334                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       912525                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       912525                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  62267398500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  62267398500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4560859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4560859                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200077                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200077                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68236.375442                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68236.375442                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       341981                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       341981                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       570544                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       570544                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  49170459000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49170459000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86181.712541                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86181.712541                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999635                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5179559                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           579583                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.936699                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999635                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44754591                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44754591                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1105007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              339312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7234                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1460442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1105007                       # number of overall hits
system.l2.overall_hits::.cpu0.data             339312                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8889                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7234                       # number of overall hits
system.l2.overall_hits::total                 1460442                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             47499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            572351                       # number of demand (read+write) misses
system.l2.demand_misses::total                 657405                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35335                       # number of overall misses
system.l2.overall_misses::.cpu0.data            47499                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2220                       # number of overall misses
system.l2.overall_misses::.cpu1.data           572351                       # number of overall misses
system.l2.overall_misses::total                657405                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3284400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4429209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    177975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48533735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56425319500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3284400500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4429209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    177975000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48533735000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56425319500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1140342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          579585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1140342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         579585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117847                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.030986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.122796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.199838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987519                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.030986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.122796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.199838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987519                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92950.346682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93248.468389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80168.918919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84797.152447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85830.377773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92950.346682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93248.468389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80168.918919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84797.152447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85830.377773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              590486                       # number of writebacks
system.l2.writebacks::total                    590486                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        35335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        47499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       572351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            657405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        47499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       572351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           657405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2931050500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3954219000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    155775000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  42810245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49851289500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2931050500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3954219000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    155775000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  42810245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49851289500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.030986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.122796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.199838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.310412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.030986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.122796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.199838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82950.346682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83248.468389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70168.918919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74797.187390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75830.408196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82950.346682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83248.468389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70168.918919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74797.187390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75830.408196                       # average overall mshr miss latency
system.l2.replacements                         656551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       757472                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           757472                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       757472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       757472                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151418                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151418                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151418                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151418                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            83131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 84493                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         569182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              587165                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1583030000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  48274937500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49857967500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       570544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            671658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.177849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88029.249847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84814.589182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84913.044034                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        17983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       569182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         587165                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1403200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  42583137500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43986337500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.177849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78029.249847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74814.624321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74913.078096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1105007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1113896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3284400500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    177975000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3462375500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1140342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.030986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.199838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92950.346682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80168.918919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92194.794302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2931050500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    155775000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3086825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.030986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.199838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82950.346682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70168.918919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82194.794302                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       256181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            262053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        29516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2846179000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    258797500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3104976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.103312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.350514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96428.343949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81665.351846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94996.986385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        29516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2551019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    227107500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2778126500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.103312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.350514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86428.343949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71665.351846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84996.986385                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.316498                       # Cycle average of tags in use
system.l2.tags.total_refs                     4235597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    657575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.441238                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.038249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      294.555108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      343.809210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.652858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      379.261073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.287651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.335751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.370372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34542591                       # Number of tag accesses
system.l2.tags.data_accesses                 34542591                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       2261440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3039936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36630336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42073792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2261440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2403520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     37791104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        37791104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          47499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         572349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              657403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       590486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             590486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         61721550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         82969065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3877794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        999752862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1148321270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     61721550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3877794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         65599344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1031433738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1031433738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1031433738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        61721550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        82969065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3877794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       999752862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2179755007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    590474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     47167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    572271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000132452750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36819                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36819                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1822829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             554581                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      657405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     590486                       # Number of write requests accepted
system.mem_ctrls.readBursts                    657405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   590486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    412                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36709                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10435634750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3284960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22754234750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15883.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34633.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   566218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  541373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                657405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               590486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  374015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  254416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   27497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  40199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       139850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    570.857576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   323.495818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   442.435001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        42650     30.50%     30.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14739     10.54%     41.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5330      3.81%     44.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3550      2.54%     47.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3135      2.24%     49.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2831      2.02%     51.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2857      2.04%     53.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3050      2.18%     55.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61708     44.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       139850                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.843803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.540498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.331175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          36712     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           15      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.323088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36226     98.39%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              190      0.52%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              180      0.49%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              107      0.29%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36819                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42047488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                37789248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42073920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37791104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1147.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1031.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1148.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1031.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36639306000                       # Total gap between requests
system.mem_ctrls.avgGap                      29360.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2261440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3018688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36625280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     37789248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 61721549.902398757637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 82389142.330449759960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3877793.711145471781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 999614868.052801370621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1031383081.667487263680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        47499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       572351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       590486                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1470092250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1990072250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64736250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19229334000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 917189456500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41604.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41897.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29160.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33597.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1553278.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            499036020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            265228755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2343148080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1544744160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2891881200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15179999460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1286368800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24010406475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.316746                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3165018750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1223300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32251072250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            499550100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            265501995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2347767660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1537415280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2891881200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15217476960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1254808800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24014401995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.425796                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3086294750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1223300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32329796250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1446188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1347958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151418                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          274955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           671658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          671656                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3421008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1738735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6353471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145962624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36610240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     73717184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              257710976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          656551                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37791104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2774398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2774180     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    218      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2774398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4026703500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         875532659                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16686454                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580255422                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1710526969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36639391000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
