\hypertarget{struct_n_r_f___m_p_u___type}{}\section{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type Struct Reference}
\label{struct_n_r_f___m_p_u___type}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}


Memory Protection Unit. (M\+P\+U)  




{\ttfamily \#include $<$nrf51.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_aae5e5cd0babde76ba8a799b66132e466}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}330\mbox{]}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_aeec29108d941d2736a279cccf037a1b8}{P\+E\+R\+R0}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_a68229ed01c4052fbe934fdd7e3842a9e}{R\+L\+E\+N\+R0}
\item 
\hypertarget{struct_n_r_f___m_p_u___type_ab1339206d612a0c42d299fa0db76db7a}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}52\mbox{]}\label{struct_n_r_f___m_p_u___type_ab1339206d612a0c42d299fa0db76db7a}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_a0e8b289c19e967c65aed85c9af04df60}{P\+R\+O\+T\+E\+N\+S\+E\+T0}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_a309e19a51d9d7978148322d565c5a479}{P\+R\+O\+T\+E\+N\+S\+E\+T1}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_a00763558c0e6ace69d8337979661da29}{D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_ab2e8e26a7099d2888094d1ccad95b96c}{P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E}
\item 
\hypertarget{struct_n_r_f___m_p_u___type_ac4943fc3a5f08e0bad13148736b658ef}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}255\mbox{]}\label{struct_n_r_f___m_p_u___type_ac4943fc3a5f08e0bad13148736b658ef}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___m_p_u___type_a5651fcccf268d20955d3736cb20d0b3b}{E\+N\+R\+B\+D\+R\+E\+G}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Memory Protection Unit. (M\+P\+U) 

\subsection{Member Data Documentation}
\hypertarget{struct_n_r_f___m_p_u___type_a00763558c0e6ace69d8337979661da29}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G@{D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G}}
\index{D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G@{D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+D\+I\+S\+A\+B\+L\+E\+I\+N\+D\+E\+B\+U\+G}\label{struct_n_r_f___m_p_u___type_a00763558c0e6ace69d8337979661da29}
Disable erase and write protection mechanism in debug mode. \hypertarget{struct_n_r_f___m_p_u___type_a5651fcccf268d20955d3736cb20d0b3b}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!E\+N\+R\+B\+D\+R\+E\+G@{E\+N\+R\+B\+D\+R\+E\+G}}
\index{E\+N\+R\+B\+D\+R\+E\+G@{E\+N\+R\+B\+D\+R\+E\+G}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{E\+N\+R\+B\+D\+R\+E\+G}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+E\+N\+R\+B\+D\+R\+E\+G}\label{struct_n_r_f___m_p_u___type_a5651fcccf268d20955d3736cb20d0b3b}
Enable or disable R\+B\+D. \hypertarget{struct_n_r_f___m_p_u___type_aeec29108d941d2736a279cccf037a1b8}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!P\+E\+R\+R0@{P\+E\+R\+R0}}
\index{P\+E\+R\+R0@{P\+E\+R\+R0}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+E\+R\+R0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+P\+E\+R\+R0}\label{struct_n_r_f___m_p_u___type_aeec29108d941d2736a279cccf037a1b8}
Configuration of peripherals in mpu regions. \hypertarget{struct_n_r_f___m_p_u___type_ab2e8e26a7099d2888094d1ccad95b96c}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E@{P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E}}
\index{P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E@{P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+P\+R\+O\+T\+B\+L\+O\+C\+K\+S\+I\+Z\+E}\label{struct_n_r_f___m_p_u___type_ab2e8e26a7099d2888094d1ccad95b96c}
Erase and write protection block size. \hypertarget{struct_n_r_f___m_p_u___type_a0e8b289c19e967c65aed85c9af04df60}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!P\+R\+O\+T\+E\+N\+S\+E\+T0@{P\+R\+O\+T\+E\+N\+S\+E\+T0}}
\index{P\+R\+O\+T\+E\+N\+S\+E\+T0@{P\+R\+O\+T\+E\+N\+S\+E\+T0}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+R\+O\+T\+E\+N\+S\+E\+T0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+P\+R\+O\+T\+E\+N\+S\+E\+T0}\label{struct_n_r_f___m_p_u___type_a0e8b289c19e967c65aed85c9af04df60}
Erase and write protection bit enable set register. \hypertarget{struct_n_r_f___m_p_u___type_a309e19a51d9d7978148322d565c5a479}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!P\+R\+O\+T\+E\+N\+S\+E\+T1@{P\+R\+O\+T\+E\+N\+S\+E\+T1}}
\index{P\+R\+O\+T\+E\+N\+S\+E\+T1@{P\+R\+O\+T\+E\+N\+S\+E\+T1}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+R\+O\+T\+E\+N\+S\+E\+T1}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+P\+R\+O\+T\+E\+N\+S\+E\+T1}\label{struct_n_r_f___m_p_u___type_a309e19a51d9d7978148322d565c5a479}
Erase and write protection bit enable set register. \hypertarget{struct_n_r_f___m_p_u___type_aae5e5cd0babde76ba8a799b66132e466}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{R\+E\+S\+E\+R\+V\+E\+D0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}330\mbox{]}}\label{struct_n_r_f___m_p_u___type_aae5e5cd0babde76ba8a799b66132e466}
$<$ M\+P\+U Structure \hypertarget{struct_n_r_f___m_p_u___type_a68229ed01c4052fbe934fdd7e3842a9e}{}\index{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}!R\+L\+E\+N\+R0@{R\+L\+E\+N\+R0}}
\index{R\+L\+E\+N\+R0@{R\+L\+E\+N\+R0}!N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type}}
\subsubsection[{R\+L\+E\+N\+R0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+M\+P\+U\+\_\+\+Type\+::\+R\+L\+E\+N\+R0}\label{struct_n_r_f___m_p_u___type_a68229ed01c4052fbe934fdd7e3842a9e}
Length of R\+A\+M region 0. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Eclipse\+\_\+workspace/hardware/\hyperlink{nrf51_8h}{nrf51.\+h}\end{DoxyCompactItemize}
