// Seed: 91788689
module module_0 (
    output supply0 id_0
);
  assign id_0 = 1;
  assign id_0 = 1;
  id_2(
      .id_0(1'd0)
  );
  assign id_0 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    inout supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri1 id_6
);
  wire id_8;
  assign id_2 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input uwire id_0
    , id_8,
    output tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output logic id_6
);
  always id_6 <= 1;
  xnor primCall (id_1, id_0, id_4);
  module_0 modCall_1 (id_1);
endmodule
