module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6
);
  id_7 id_8 (
      .id_3(id_5),
      .id_2(id_6)
  );
  id_9 id_10 (
      .id_1(id_6),
      .id_4(id_8),
      .id_3(id_6),
      .id_5(id_6)
  );
  id_11 id_12 (
      .id_2(id_4),
      .id_5(id_3),
      .id_2(id_10)
  );
  id_13 id_14 (
      .id_12(id_2),
      .id_3 (1'h0)
  );
  id_15 id_16 (
      .id_8(id_5),
      .id_1(id_10)
  );
  id_17 id_18 (
      .id_5 (id_8),
      .id_6 (id_6),
      .id_6 (id_8),
      .id_12(id_16),
      .id_10(id_5),
      .id_2 (id_3)
  );
endmodule
