0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/ip/design_1_core_0_0/sim/design_1_core_0_0.sv,1574822957,systemVerilog,,,,design_1_core_0_0,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/ipshared/f1f1/basic_elements.sv,1574822957,systemVerilog,,C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/ipshared/f1f1/core.sv,,adder;decoder;gen_reg;inc_reg;ram_controller;source_selector,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/ipshared/f1f1/core.sv,1574822957,systemVerilog,,C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/ip/design_1_core_0_0/sim/design_1_core_0_0.sv,,core,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/bd/design_1/sim/design_1.v,1574822956,verilog,,C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sim_1/new/test_td4.sv,1574823077,systemVerilog,,,,test_td4,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1574822956,verilog,,,,design_1_wrapper,,,,,,,,
