<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\impl\gwsynthesis\E203_138k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\src\E203_138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\document\GitHub\E203_tangMega138K\E203_138k\src\E203_138k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 12 01:02:50 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>73958</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>35125</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>67</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>19777</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>315</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50MHZ </td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mcu_TCK_ibuf/I </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/core_csr_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/core_csr_clk_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/clk_core_lsu_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/clk_core_biu_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/s_clk_timer0_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F </td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/s_clk_timer3_s/F </td>
</tr>
<tr>
<td>clk_out_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clkdivider_dut/clk_out_s2/Q </td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000
<td>0.000</td>
<td>31.250</td>
<td>CLK50MHZ_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>mcu_TCK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">87.796(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">22.761(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>100.000(MHz)</td>
<td>561.798(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">19.776(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>e203_soc_top_inst/u_e203_subsys_top/core_csr_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.867(MHz)</td>
<td>33</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.539(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.477(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.156(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">20.071(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">22.726(MHz)</td>
<td>27</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>100.000(MHz)</td>
<td>119.203(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">53.488(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">56.417(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">63.546(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>15</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">62.883(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>16</td>
<td>clk_out_3</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">36.481(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>17</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>16.000(MHz)</td>
<td>328.407(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk50M!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3!</h4>
<h4>No timing paths to get frequency of e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Setup</td>
<td>-0.988</td>
<td>4</td>
</tr>
<tr>
<td>mcu_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
<td>Setup</td>
<td>-65555.570</td>
<td>12179</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>Setup</td>
<td>-8229.135</td>
<td>233</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/core_csr_clk</td>
<td>Setup</td>
<td>-83498.344</td>
<td>2803</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/core_csr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>Setup</td>
<td>-4436.206</td>
<td>157</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_lsu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>Setup</td>
<td>-5258.263</td>
<td>212</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_biu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>Setup</td>
<td>-4374.717</td>
<td>126</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/clk_itcm</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>Setup</td>
<td>-3339.495</td>
<td>110</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/clk_dtcm</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>Setup</td>
<td>-27488.367</td>
<td>936</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>Setup</td>
<td>-82.487</td>
<td>12</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>Setup</td>
<td>-80.915</td>
<td>26</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>Setup</td>
<td>-67.541</td>
<td>39</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>Setup</td>
<td>-61.745</td>
<td>22</td>
</tr>
<tr>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_3</td>
<td>Setup</td>
<td>-2178.745</td>
<td>805</td>
</tr>
<tr>
<td>clk_out_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-50.827</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.647</td>
<td>59.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-50.138</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>1.175</td>
<td>58.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-49.772</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>1.193</td>
<td>58.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-49.643</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.637</td>
<td>57.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-49.567</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.753</td>
<td>57.691</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-49.487</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_1_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.656</td>
<td>57.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-49.424</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>1.168</td>
<td>58.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-49.423</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_1_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.735</td>
<td>57.566</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-49.300</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_3_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.647</td>
<td>57.531</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-48.950</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.647</td>
<td>57.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-48.944</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.735</td>
<td>57.087</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-48.927</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.735</td>
<td>57.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-48.910</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_4_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>0.902</td>
<td>57.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-48.857</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_3_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.637</td>
<td>57.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-48.728</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.735</td>
<td>56.871</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-48.715</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_6_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
<td>10.000</td>
<td>1.175</td>
<td>57.419</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-48.654</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.753</td>
<td>56.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-48.650</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.744</td>
<td>56.784</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-48.501</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.744</td>
<td>56.635</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-48.477</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.753</td>
<td>56.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-48.389</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.647</td>
<td>56.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-48.298</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[1]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.656</td>
<td>56.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-48.260</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.744</td>
<td>56.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-48.248</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s/ADB[12]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.637</td>
<td>56.541</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-48.246</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_0_s/CEA</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
<td>10.000</td>
<td>1.647</td>
<td>56.477</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.888</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_2_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0/D</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.406</td>
<td>0.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.558</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.423</td>
<td>0.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.558</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.423</td>
<td>0.627</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.500</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_30_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.415</td>
<td>0.678</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.448</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/WRE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.415</td>
<td>1.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.345</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1/I2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/WRE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.380</td>
<td>1.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.334</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1/I2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/WRE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.385</td>
<td>1.149</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.266</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_1_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.414</td>
<td>0.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.240</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_0_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.409</td>
<td>0.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.224</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/WRE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.413</td>
<td>1.286</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.212</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0/D</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.410</td>
<td>1.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.111</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/trigger_level_n_1_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_s0/D</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.418</td>
<td>1.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.096</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.409</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.096</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.409</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.096</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.409</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.096</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.409</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.096</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.409</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.091</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.404</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.005</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_1_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.410</td>
<td>1.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.952</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1/I1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_8_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.391</td>
<td>1.201</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.952</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1/I1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_9_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.391</td>
<td>1.201</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.878</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_28_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.378</td>
<td>1.263</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.878</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_29_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.378</td>
<td>1.263</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.878</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_31_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.378</td>
<td>1.263</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.870</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I3</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0/CE</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>0.000</td>
<td>-3.410</td>
<td>1.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-13.001</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_30_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>22.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.951</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_9_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>22.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.846</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_21_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>22.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.846</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_22_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>22.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.841</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_11_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.026</td>
<td>22.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-12.841</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_18_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.026</td>
<td>22.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-12.836</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_20_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>22.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-12.796</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_10_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.449</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-12.626</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_8_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-12.626</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_14_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-12.626</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_17_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-12.626</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_8_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-12.626</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_17_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-12.624</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_12_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.034</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-12.624</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_27_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.034</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-12.624</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_28_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.034</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-12.617</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_24_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-12.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_18_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_26_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_31_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.043</td>
<td>22.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.577</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_23_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.048</td>
<td>22.278</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.574</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_29_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.051</td>
<td>22.278</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.543</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_19_s0/PRESET</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>22.205</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.379</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_9_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.036</td>
<td>22.068</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-12.379</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_13_s1/CLEAR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
<td>10.000</td>
<td>-0.036</td>
<td>22.068</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.474</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.285</td>
</tr>
<tr>
<td>2</td>
<td>0.474</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/qout_r_0_s2/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.285</td>
</tr>
<tr>
<td>3</td>
<td>0.594</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.410</td>
</tr>
<tr>
<td>4</td>
<td>0.594</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.410</td>
</tr>
<tr>
<td>5</td>
<td>0.594</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_4_s3/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.410</td>
</tr>
<tr>
<td>6</td>
<td>0.595</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_5_s0/CLEAR</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.406</td>
</tr>
<tr>
<td>7</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_1_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.430</td>
</tr>
<tr>
<td>8</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_2_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.430</td>
</tr>
<tr>
<td>9</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_7_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.430</td>
</tr>
<tr>
<td>10</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_12_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.430</td>
</tr>
<tr>
<td>11</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_13_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.430</td>
</tr>
<tr>
<td>12</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_14_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.430</td>
</tr>
<tr>
<td>13</td>
<td>0.614</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_5_s0/PRESET</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.430</td>
</tr>
<tr>
<td>14</td>
<td>0.617</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_0_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.430</td>
</tr>
<tr>
<td>15</td>
<td>0.617</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_6_s0/CLEAR</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.430</td>
</tr>
<tr>
<td>16</td>
<td>0.621</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_0_s0/PRESET</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.428</td>
</tr>
<tr>
<td>17</td>
<td>0.623</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.431</td>
</tr>
<tr>
<td>18</td>
<td>0.623</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.431</td>
</tr>
<tr>
<td>19</td>
<td>0.623</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_8_s0/PRESET</td>
<td>clk_out_3:[R]</td>
<td>clk_out_3:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.430</td>
</tr>
<tr>
<td>20</td>
<td>0.623</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.623</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.625</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.625</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.625</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.625</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLEAR</td>
<td>mcu_TCK:[R]</td>
<td>mcu_TCK:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.439</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.237</td>
<td>1.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>2</td>
<td>0.254</td>
<td>1.254</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>3</td>
<td>0.884</td>
<td>1.884</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3</td>
</tr>
<tr>
<td>4</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_13_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.978</td>
<td>1.228</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>58.080</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_6_s1/I0</td>
</tr>
<tr>
<td>58.371</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C102[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_6_s1/F</td>
</tr>
<tr>
<td>59.358</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_s9/I0</td>
</tr>
<tr>
<td>59.866</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_s9/F</td>
</tr>
<tr>
<td>65.225</td>
<td>5.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[22]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.519</td>
<td>4.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[22]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.484</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s</td>
</tr>
<tr>
<td>14.397</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[22]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.647</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.743, 30.042%; route: 40.934, 69.310%; tC2Q: 0.382, 0.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.519, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>58.718</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/I1</td>
</tr>
<tr>
<td>59.226</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/F</td>
</tr>
<tr>
<td>59.882</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C96[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/I0</td>
</tr>
<tr>
<td>60.390</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C96[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/F</td>
</tr>
<tr>
<td>65.007</td>
<td>4.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R63C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>14.991</td>
<td>4.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td>14.869</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.175</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.836, 30.312%; route: 40.623, 69.037%; tC2Q: 0.382, 0.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.991, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>58.718</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/I1</td>
</tr>
<tr>
<td>59.226</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/F</td>
</tr>
<tr>
<td>59.882</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C96[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/I0</td>
</tr>
<tr>
<td>60.390</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C96[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/F</td>
</tr>
<tr>
<td>64.622</td>
<td>4.233</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R63C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>14.972</td>
<td>4.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.938</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
<tr>
<td>14.851</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.193</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.836, 30.512%; route: 40.238, 68.834%; tC2Q: 0.382, 0.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.972, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>57.746</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s3/I2</td>
</tr>
<tr>
<td>58.325</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C101[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s3/F</td>
</tr>
<tr>
<td>58.478</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s9/I0</td>
</tr>
<tr>
<td>59.057</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C101[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s9/F</td>
</tr>
<tr>
<td>64.050</td>
<td>4.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.529</td>
<td>4.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.494</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
<tr>
<td>14.407</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.637</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.979, 31.060%; route: 39.523, 68.279%; tC2Q: 0.382, 0.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.529, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/I3</td>
</tr>
<tr>
<td>57.375</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/F</td>
</tr>
<tr>
<td>59.140</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/I0</td>
</tr>
<tr>
<td>59.718</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/F</td>
</tr>
<tr>
<td>59.957</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/I0</td>
</tr>
<tr>
<td>60.505</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/F</td>
</tr>
<tr>
<td>63.857</td>
<td>3.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.413</td>
<td>4.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_0_s</td>
</tr>
<tr>
<td>14.291</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.753</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.999, 31.198%; route: 39.310, 68.139%; tC2Q: 0.382, 0.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.413, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/I3</td>
</tr>
<tr>
<td>57.375</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/F</td>
</tr>
<tr>
<td>59.140</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/I0</td>
</tr>
<tr>
<td>59.718</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/F</td>
</tr>
<tr>
<td>59.957</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/I0</td>
</tr>
<tr>
<td>60.505</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/F</td>
</tr>
<tr>
<td>63.875</td>
<td>3.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.510</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_1_s</td>
</tr>
<tr>
<td>14.388</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[21][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.656</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.999, 31.189%; route: 39.328, 68.148%; tC2Q: 0.382, 0.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.510, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>58.718</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/I1</td>
</tr>
<tr>
<td>59.226</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/F</td>
</tr>
<tr>
<td>59.882</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C96[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/I0</td>
</tr>
<tr>
<td>60.390</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C96[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/F</td>
</tr>
<tr>
<td>64.300</td>
<td>3.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R63C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>14.997</td>
<td>4.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s/CLKA</td>
</tr>
<tr>
<td>14.962</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s</td>
</tr>
<tr>
<td>14.875</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.168</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.836, 30.681%; route: 39.915, 68.661%; tC2Q: 0.382, 0.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.997, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>59.076</td>
<td>1.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/I0</td>
</tr>
<tr>
<td>59.532</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/F</td>
</tr>
<tr>
<td>59.732</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/I0</td>
</tr>
<tr>
<td>60.023</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/F</td>
</tr>
<tr>
<td>63.732</td>
<td>3.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.431</td>
<td>4.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_1_s</td>
</tr>
<tr>
<td>14.309</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[17]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.735</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.569, 30.519%; route: 39.615, 68.816%; tC2Q: 0.382, 0.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.431, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>58.080</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_6_s1/I0</td>
</tr>
<tr>
<td>58.371</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C102[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_6_s1/F</td>
</tr>
<tr>
<td>59.358</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_s9/I0</td>
</tr>
<tr>
<td>59.866</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_s9/F</td>
</tr>
<tr>
<td>63.697</td>
<td>3.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.519</td>
<td>4.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_3_s/CLKA</td>
</tr>
<tr>
<td>14.484</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_3_s</td>
</tr>
<tr>
<td>14.397</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.647</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.743, 30.840%; route: 39.406, 68.495%; tC2Q: 0.382, 0.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.519, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/F</td>
</tr>
<tr>
<td>58.880</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/I0</td>
</tr>
<tr>
<td>59.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/F</td>
</tr>
<tr>
<td>59.697</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/I0</td>
</tr>
<tr>
<td>60.205</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/F</td>
</tr>
<tr>
<td>63.347</td>
<td>3.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.519</td>
<td>4.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.484</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s</td>
</tr>
<tr>
<td>14.397</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.647</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.030, 31.531%; route: 38.769, 67.800%; tC2Q: 0.382, 0.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.519, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>59.076</td>
<td>1.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/I0</td>
</tr>
<tr>
<td>59.532</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/F</td>
</tr>
<tr>
<td>59.732</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/I0</td>
</tr>
<tr>
<td>60.023</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/F</td>
</tr>
<tr>
<td>63.253</td>
<td>3.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.431</td>
<td>4.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[23][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s/CLKA</td>
</tr>
<tr>
<td>14.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
<tr>
<td>14.309</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[23][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.735</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.569, 30.775%; route: 39.136, 68.555%; tC2Q: 0.382, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.431, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>57.621</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s5/I2</td>
</tr>
<tr>
<td>58.200</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s5/F</td>
</tr>
<tr>
<td>58.353</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s9/I0</td>
</tr>
<tr>
<td>58.642</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R57C105[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s9/F</td>
</tr>
<tr>
<td>63.236</td>
<td>4.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.431</td>
<td>4.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>14.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s</td>
</tr>
<tr>
<td>14.309</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[20]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.735</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.811, 31.209%; route: 38.876, 68.120%; tC2Q: 0.382, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.431, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>58.080</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_2_s/I1</td>
</tr>
<tr>
<td>58.587</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C102[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_2_s/F</td>
</tr>
<tr>
<td>59.035</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s17/I0</td>
</tr>
<tr>
<td>59.323</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C101[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_s17/F</td>
</tr>
<tr>
<td>64.052</td>
<td>4.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_4_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R63C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>15.264</td>
<td>5.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_4_s/CLKA</td>
</tr>
<tr>
<td>15.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_4_s</td>
</tr>
<tr>
<td>15.142</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[18]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.902</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.740, 30.646%; route: 39.764, 68.693%; tC2Q: 0.382, 0.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.264, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/I3</td>
</tr>
<tr>
<td>57.375</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/F</td>
</tr>
<tr>
<td>59.140</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/I0</td>
</tr>
<tr>
<td>59.718</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/F</td>
</tr>
<tr>
<td>59.957</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/I0</td>
</tr>
<tr>
<td>60.505</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/F</td>
</tr>
<tr>
<td>63.263</td>
<td>2.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.529</td>
<td>4.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_3_s/CLKA</td>
</tr>
<tr>
<td>14.494</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_3_s</td>
</tr>
<tr>
<td>14.407</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.637</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.999, 31.523%; route: 38.716, 67.807%; tC2Q: 0.382, 0.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.529, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/I3</td>
</tr>
<tr>
<td>57.375</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_1_s1/F</td>
</tr>
<tr>
<td>59.140</td>
<td>1.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/I0</td>
</tr>
<tr>
<td>59.718</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_5_s1/F</td>
</tr>
<tr>
<td>59.957</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/I0</td>
</tr>
<tr>
<td>60.505</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_s9/F</td>
</tr>
<tr>
<td>63.037</td>
<td>2.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.431</td>
<td>4.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s/CLKA</td>
</tr>
<tr>
<td>14.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
<tr>
<td>14.309</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_5_mem_r_5_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.735</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.999, 31.648%; route: 38.490, 67.679%; tC2Q: 0.382, 0.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.431, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>58.718</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/I1</td>
</tr>
<tr>
<td>59.226</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_icb_cmd_wmask_3_s/F</td>
</tr>
<tr>
<td>59.882</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C96[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/I0</td>
</tr>
<tr>
<td>60.390</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R53C96[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_s17/F</td>
</tr>
<tr>
<td>63.585</td>
<td>3.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_6_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_dtcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>120</td>
<td>R63C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_dtcm_ram_s0/F</td>
</tr>
<tr>
<td>14.991</td>
<td>4.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_6_s/CLKA</td>
</tr>
<tr>
<td>14.956</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_6_s</td>
</tr>
<tr>
<td>14.869</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem_r_3_mem_r_3_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.175</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.836, 31.063%; route: 39.200, 68.270%; tC2Q: 0.382, 0.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.991, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>59.076</td>
<td>1.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/I0</td>
</tr>
<tr>
<td>59.532</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/F</td>
</tr>
<tr>
<td>59.732</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/I0</td>
</tr>
<tr>
<td>60.023</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/F</td>
</tr>
<tr>
<td>62.945</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.413</td>
<td>4.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_0_s</td>
</tr>
<tr>
<td>14.291</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.753</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.569, 30.942%; route: 38.828, 68.384%; tC2Q: 0.382, 0.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.413, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/F</td>
</tr>
<tr>
<td>57.662</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s12/I0</td>
</tr>
<tr>
<td>57.951</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C103[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s12/F</td>
</tr>
<tr>
<td>57.956</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C103[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_s9/I0</td>
</tr>
<tr>
<td>58.523</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C103[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_s9/F</td>
</tr>
<tr>
<td>62.950</td>
<td>4.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.422</td>
<td>4.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.387</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s</td>
</tr>
<tr>
<td>14.300</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_0_mem_r_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.744</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.800, 31.347%; route: 38.601, 67.979%; tC2Q: 0.382, 0.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.422, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_2_s1/F</td>
</tr>
<tr>
<td>58.080</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_6_s1/I0</td>
</tr>
<tr>
<td>58.371</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C102[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_6_s1/F</td>
</tr>
<tr>
<td>59.358</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_s9/I0</td>
</tr>
<tr>
<td>59.866</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_s9/F</td>
</tr>
<tr>
<td>62.801</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.422</td>
<td>4.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.387</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_0_s</td>
</tr>
<tr>
<td>14.300</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_6_mem_r_6_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.744</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.743, 31.328%; route: 38.510, 67.997%; tC2Q: 0.382, 0.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.422, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/I3</td>
</tr>
<tr>
<td>57.323</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_3_s1/F</td>
</tr>
<tr>
<td>59.076</td>
<td>1.753</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/I0</td>
</tr>
<tr>
<td>59.532</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_7_s1/F</td>
</tr>
<tr>
<td>59.732</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/I0</td>
</tr>
<tr>
<td>60.023</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_s9/F</td>
</tr>
<tr>
<td>62.767</td>
<td>2.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.413</td>
<td>4.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s/CLKA</td>
</tr>
<tr>
<td>14.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
<tr>
<td>14.291</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_7_mem_r_7_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.753</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.569, 31.040%; route: 38.650, 68.285%; tC2Q: 0.382, 0.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.413, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/F</td>
</tr>
<tr>
<td>58.880</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/I0</td>
</tr>
<tr>
<td>59.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/F</td>
</tr>
<tr>
<td>59.697</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/I0</td>
</tr>
<tr>
<td>60.205</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/F</td>
</tr>
<tr>
<td>62.786</td>
<td>2.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.519</td>
<td>4.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s/CLKA</td>
</tr>
<tr>
<td>14.484</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
<tr>
<td>14.397</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.647</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.030, 31.844%; route: 38.208, 67.481%; tC2Q: 0.382, 0.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.519, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/COUT</td>
</tr>
<tr>
<td>27.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/CIN</td>
</tr>
<tr>
<td>27.587</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C134[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/SUM</td>
</tr>
<tr>
<td>30.051</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/I2</td>
</tr>
<tr>
<td>30.342</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C128[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/F</td>
</tr>
<tr>
<td>30.702</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C128[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/I1</td>
</tr>
<tr>
<td>31.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C128[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.480</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/I3</td>
</tr>
<tr>
<td>31.798</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.803</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/I2</td>
</tr>
<tr>
<td>32.260</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/F</td>
</tr>
<tr>
<td>33.288</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/I2</td>
</tr>
<tr>
<td>33.796</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C128[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/F</td>
</tr>
<tr>
<td>34.006</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C127[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/I0</td>
</tr>
<tr>
<td>34.295</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C127[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/F</td>
</tr>
<tr>
<td>34.506</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/I1</td>
</tr>
<tr>
<td>35.080</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/F</td>
</tr>
<tr>
<td>36.810</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/I0</td>
</tr>
<tr>
<td>37.098</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C117[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/F</td>
</tr>
<tr>
<td>39.118</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C110[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s18/I1</td>
</tr>
<tr>
<td>39.697</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C110[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s18/F</td>
</tr>
<tr>
<td>39.700</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s11/I3</td>
</tr>
<tr>
<td>40.278</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s11/F</td>
</tr>
<tr>
<td>41.601</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C111[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>42.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C111[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>42.182</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C111[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s1/I2</td>
</tr>
<tr>
<td>42.750</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R70C111[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s1/F</td>
</tr>
<tr>
<td>44.255</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_2_s0/I0</td>
</tr>
<tr>
<td>44.833</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R76C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_2_s0/F</td>
</tr>
<tr>
<td>47.916</td>
<td>3.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s24/I1</td>
</tr>
<tr>
<td>48.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s24/F</td>
</tr>
<tr>
<td>48.426</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s21/I2</td>
</tr>
<tr>
<td>49.000</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C106[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s21/F</td>
</tr>
<tr>
<td>49.445</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s17/I1</td>
</tr>
<tr>
<td>49.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s17/F</td>
</tr>
<tr>
<td>52.583</td>
<td>2.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s3/I1</td>
</tr>
<tr>
<td>52.872</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s3/F</td>
</tr>
<tr>
<td>53.050</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s1/I2</td>
</tr>
<tr>
<td>53.628</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>R56C104[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s1/F</td>
</tr>
<tr>
<td>56.832</td>
<td>3.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_0_s0/I2</td>
</tr>
<tr>
<td>57.400</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C100[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_0_s0/F</td>
</tr>
<tr>
<td>62.738</td>
<td>5.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[19][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.510</td>
<td>4.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
<tr>
<td>14.440</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[19][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_2_mem_r_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.656</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.421, 30.795%; route: 38.769, 68.529%; tC2Q: 0.382, 0.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.510, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/F</td>
</tr>
<tr>
<td>58.880</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/I0</td>
</tr>
<tr>
<td>59.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/F</td>
</tr>
<tr>
<td>59.697</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/I0</td>
</tr>
<tr>
<td>60.205</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/F</td>
</tr>
<tr>
<td>62.560</td>
<td>2.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.422</td>
<td>4.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s/CLKA</td>
</tr>
<tr>
<td>14.387</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
<tr>
<td>14.300</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.744</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.030, 31.972%; route: 37.981, 67.350%; tC2Q: 0.382, 0.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.422, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/COUT</td>
</tr>
<tr>
<td>27.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/CIN</td>
</tr>
<tr>
<td>27.587</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R74C134[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_33_s0/SUM</td>
</tr>
<tr>
<td>30.051</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C128[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/I2</td>
</tr>
<tr>
<td>30.342</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C128[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s18/F</td>
</tr>
<tr>
<td>30.702</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C128[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/I1</td>
</tr>
<tr>
<td>31.270</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C128[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.480</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/I3</td>
</tr>
<tr>
<td>31.798</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.803</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/I2</td>
</tr>
<tr>
<td>32.260</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s4/F</td>
</tr>
<tr>
<td>33.288</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/I2</td>
</tr>
<tr>
<td>33.796</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C128[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_nxt_0_s2/F</td>
</tr>
<tr>
<td>34.006</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C127[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/I0</td>
</tr>
<tr>
<td>34.295</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C127[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s4/F</td>
</tr>
<tr>
<td>34.506</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/I1</td>
</tr>
<tr>
<td>35.080</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R63C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/flushed_ena_s2/F</td>
</tr>
<tr>
<td>36.810</td>
<td>1.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/I0</td>
</tr>
<tr>
<td>37.098</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C117[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/cmt_dcause_ena_Z_s4/F</td>
</tr>
<tr>
<td>39.118</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C110[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s18/I1</td>
</tr>
<tr>
<td>39.697</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R75C110[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s18/F</td>
</tr>
<tr>
<td>39.700</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s11/I3</td>
</tr>
<tr>
<td>40.278</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s11/F</td>
</tr>
<tr>
<td>41.601</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C111[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/I3</td>
</tr>
<tr>
<td>42.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C111[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s4/F</td>
</tr>
<tr>
<td>42.182</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C111[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s1/I2</td>
</tr>
<tr>
<td>42.750</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R70C111[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_31_s1/F</td>
</tr>
<tr>
<td>44.255</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_2_s0/I0</td>
</tr>
<tr>
<td>44.833</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R76C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_req_pc_2_s0/F</td>
</tr>
<tr>
<td>47.916</td>
<td>3.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s24/I1</td>
</tr>
<tr>
<td>48.423</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s24/F</td>
</tr>
<tr>
<td>48.426</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C106[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s21/I2</td>
</tr>
<tr>
<td>49.000</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C106[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s21/F</td>
</tr>
<tr>
<td>49.445</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s17/I1</td>
</tr>
<tr>
<td>49.952</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R47C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/itcm_ram_addr_12_s17/F</td>
</tr>
<tr>
<td>52.583</td>
<td>2.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s3/I1</td>
</tr>
<tr>
<td>52.872</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_sel_ifu_s3/F</td>
</tr>
<tr>
<td>53.050</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s1/I2</td>
</tr>
<tr>
<td>53.478</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>104</td>
<td>R56C104[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_0_s1/F</td>
</tr>
<tr>
<td>56.405</td>
<td>2.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C101[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_11_s0/I2</td>
</tr>
<tr>
<td>56.952</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R52C101[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/addr_r_c_b_b_b_b_11_s0/F</td>
</tr>
<tr>
<td>62.707</td>
<td>5.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.529</td>
<td>4.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s/CLKB</td>
</tr>
<tr>
<td>14.494</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s</td>
</tr>
<tr>
<td>14.459</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R82[21][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.637</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.251, 30.511%; route: 38.908, 68.813%; tC2Q: 0.382, 0.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.529, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/clk_core_ifu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>178</td>
<td>R65C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/clk_core_ifu_s/F</td>
</tr>
<tr>
<td>6.166</td>
<td>6.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/CLK</td>
</tr>
<tr>
<td>6.548</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R62C108[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r_15_s0/Q</td>
</tr>
<tr>
<td>8.696</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/I2</td>
</tr>
<tr>
<td>9.203</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C100[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/nxt_state_0_s12/F</td>
</tr>
<tr>
<td>12.190</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s18/F</td>
</tr>
<tr>
<td>12.760</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/I2</td>
</tr>
<tr>
<td>13.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R71C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s9/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C137[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/I2</td>
</tr>
<tr>
<td>14.557</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R71C137[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_decode/alu_cmt_rv32_s4/F</td>
</tr>
<tr>
<td>16.386</td>
<td>1.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/I2</td>
</tr>
<tr>
<td>16.965</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R62C123[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_31_s14/F</td>
</tr>
<tr>
<td>17.831</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C123[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/I3</td>
</tr>
<tr>
<td>18.338</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R72C123[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_13_s13/F</td>
</tr>
<tr>
<td>19.390</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C126[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/I1</td>
</tr>
<tr>
<td>19.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C126[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1_34_s5/F</td>
</tr>
<tr>
<td>20.318</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C128[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s8/F</td>
</tr>
<tr>
<td>21.526</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/I2</td>
</tr>
<tr>
<td>22.033</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R76C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s4/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C135[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/I3</td>
</tr>
<tr>
<td>22.826</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R76C135[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin_s1/F</td>
</tr>
<tr>
<td>23.965</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/I3</td>
</tr>
<tr>
<td>24.421</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R78C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2_3_s0/F</td>
</tr>
<tr>
<td>25.296</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/I1</td>
</tr>
<tr>
<td>25.841</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_3_s0/COUT</td>
</tr>
<tr>
<td>25.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/CIN</td>
</tr>
<tr>
<td>25.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_4_s0/COUT</td>
</tr>
<tr>
<td>25.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C129[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/CIN</td>
</tr>
<tr>
<td>25.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C129[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_5_s0/COUT</td>
</tr>
<tr>
<td>25.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/CIN</td>
</tr>
<tr>
<td>25.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_6_s0/COUT</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/CIN</td>
</tr>
<tr>
<td>26.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_7_s0/COUT</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/CIN</td>
</tr>
<tr>
<td>26.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_8_s0/COUT</td>
</tr>
<tr>
<td>26.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/CIN</td>
</tr>
<tr>
<td>26.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_9_s0/COUT</td>
</tr>
<tr>
<td>26.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/CIN</td>
</tr>
<tr>
<td>26.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_10_s0/COUT</td>
</tr>
<tr>
<td>26.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C130[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C130[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_11_s0/COUT</td>
</tr>
<tr>
<td>26.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/CIN</td>
</tr>
<tr>
<td>26.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_12_s0/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_13_s0/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/CIN</td>
</tr>
<tr>
<td>26.391</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_14_s0/COUT</td>
</tr>
<tr>
<td>26.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/CIN</td>
</tr>
<tr>
<td>26.441</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_15_s0/COUT</td>
</tr>
<tr>
<td>26.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/CIN</td>
</tr>
<tr>
<td>26.491</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_16_s0/COUT</td>
</tr>
<tr>
<td>26.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C131[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/CIN</td>
</tr>
<tr>
<td>26.541</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C131[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_17_s0/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/CIN</td>
</tr>
<tr>
<td>26.591</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_18_s0/COUT</td>
</tr>
<tr>
<td>26.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/CIN</td>
</tr>
<tr>
<td>26.641</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_19_s0/COUT</td>
</tr>
<tr>
<td>26.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/CIN</td>
</tr>
<tr>
<td>26.691</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_20_s0/COUT</td>
</tr>
<tr>
<td>26.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/CIN</td>
</tr>
<tr>
<td>26.741</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_21_s0/COUT</td>
</tr>
<tr>
<td>26.741</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/CIN</td>
</tr>
<tr>
<td>26.791</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_22_s0/COUT</td>
</tr>
<tr>
<td>26.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C132[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/CIN</td>
</tr>
<tr>
<td>26.841</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C132[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_23_s0/COUT</td>
</tr>
<tr>
<td>26.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/CIN</td>
</tr>
<tr>
<td>26.891</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_24_s0/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/CIN</td>
</tr>
<tr>
<td>26.941</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_25_s0/COUT</td>
</tr>
<tr>
<td>26.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/CIN</td>
</tr>
<tr>
<td>26.991</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_26_s0/COUT</td>
</tr>
<tr>
<td>26.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/CIN</td>
</tr>
<tr>
<td>27.041</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_27_s0/COUT</td>
</tr>
<tr>
<td>27.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/CIN</td>
</tr>
<tr>
<td>27.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_28_s0/COUT</td>
</tr>
<tr>
<td>27.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C133[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/CIN</td>
</tr>
<tr>
<td>27.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C133[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_29_s0/COUT</td>
</tr>
<tr>
<td>27.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/CIN</td>
</tr>
<tr>
<td>27.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_30_s0/COUT</td>
</tr>
<tr>
<td>27.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/CIN</td>
</tr>
<tr>
<td>27.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C134[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_31_s0/COUT</td>
</tr>
<tr>
<td>27.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C134[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/CIN</td>
</tr>
<tr>
<td>27.485</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R74C134[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/muldiv_req_alu_res_32_s0/SUM</td>
</tr>
<tr>
<td>28.971</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C127[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/I2</td>
</tr>
<tr>
<td>29.538</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R68C127[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_sbf_1_nxt_Z_25_s13/F</td>
</tr>
<tr>
<td>30.527</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/I0</td>
</tr>
<tr>
<td>31.075</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s10/F</td>
</tr>
<tr>
<td>31.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/I2</td>
</tr>
<tr>
<td>31.533</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R77C127[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s6/F</td>
</tr>
<tr>
<td>31.743</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C128[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/I0</td>
</tr>
<tr>
<td>32.251</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R77C128[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/sbf_1_nxt_0_s5/F</td>
</tr>
<tr>
<td>34.642</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/I0</td>
</tr>
<tr>
<td>35.098</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s21/F</td>
</tr>
<tr>
<td>35.101</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/I2</td>
</tr>
<tr>
<td>35.648</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C104[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s14/F</td>
</tr>
<tr>
<td>37.161</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/I2</td>
</tr>
<tr>
<td>37.735</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R79C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s4/F</td>
</tr>
<tr>
<td>38.883</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C104[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/I0</td>
</tr>
<tr>
<td>39.457</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R67C104[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2biu_icb_cmd_addr_16_s3/F</td>
</tr>
<tr>
<td>41.950</td>
<td>2.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/I0</td>
</tr>
<tr>
<td>42.528</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R44C99[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/lsu_clk_en_s1/F</td>
</tr>
<tr>
<td>44.815</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/I1</td>
</tr>
<tr>
<td>45.236</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>58</td>
<td>R68C103[3][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/i_bus_icb_cmd_sel_1_s2/F</td>
</tr>
<tr>
<td>48.475</td>
<td>3.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C110[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/I1</td>
</tr>
<tr>
<td>48.982</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C110[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/n379_s0/F</td>
</tr>
<tr>
<td>49.533</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/I3</td>
</tr>
<tr>
<td>50.107</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_lsu_icb_arbt/lsu2itcm_icb_cmd_addr_10_s1/F</td>
</tr>
<tr>
<td>53.253</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C105[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/I0</td>
</tr>
<tr>
<td>53.848</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R70C105[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n901_s0/COUT</td>
</tr>
<tr>
<td>53.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R70C105[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/CIN</td>
</tr>
<tr>
<td>53.898</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C105[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n902_s0/COUT</td>
</tr>
<tr>
<td>53.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/CIN</td>
</tr>
<tr>
<td>53.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n903_s0/COUT</td>
</tr>
<tr>
<td>53.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/CIN</td>
</tr>
<tr>
<td>53.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n904_s0/COUT</td>
</tr>
<tr>
<td>53.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/CIN</td>
</tr>
<tr>
<td>54.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n905_s0/COUT</td>
</tr>
<tr>
<td>54.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/CIN</td>
</tr>
<tr>
<td>54.098</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n906_s0/COUT</td>
</tr>
<tr>
<td>54.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/CIN</td>
</tr>
<tr>
<td>54.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n907_s0/COUT</td>
</tr>
<tr>
<td>54.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C106[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/CIN</td>
</tr>
<tr>
<td>54.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C106[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n908_s0/COUT</td>
</tr>
<tr>
<td>54.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/CIN</td>
</tr>
<tr>
<td>54.248</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n909_s0/COUT</td>
</tr>
<tr>
<td>54.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/CIN</td>
</tr>
<tr>
<td>54.298</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n910_s0/COUT</td>
</tr>
<tr>
<td>54.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/CIN</td>
</tr>
<tr>
<td>54.348</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n911_s0/COUT</td>
</tr>
<tr>
<td>54.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/CIN</td>
</tr>
<tr>
<td>54.398</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n912_s0/COUT</td>
</tr>
<tr>
<td>54.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/CIN</td>
</tr>
<tr>
<td>54.448</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n913_s0/COUT</td>
</tr>
<tr>
<td>54.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C107[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/CIN</td>
</tr>
<tr>
<td>54.498</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C107[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n914_s0/COUT</td>
</tr>
<tr>
<td>54.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/CIN</td>
</tr>
<tr>
<td>54.548</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n915_s0/COUT</td>
</tr>
<tr>
<td>54.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/CIN</td>
</tr>
<tr>
<td>54.598</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n916_s0/COUT</td>
</tr>
<tr>
<td>54.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/CIN</td>
</tr>
<tr>
<td>54.648</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n917_s0/COUT</td>
</tr>
<tr>
<td>54.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/CIN</td>
</tr>
<tr>
<td>54.698</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n918_s0/COUT</td>
</tr>
<tr>
<td>54.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/CIN</td>
</tr>
<tr>
<td>54.748</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n919_s0/COUT</td>
</tr>
<tr>
<td>54.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C108[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/CIN</td>
</tr>
<tr>
<td>54.798</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C108[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n920_s0/COUT</td>
</tr>
<tr>
<td>54.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/CIN</td>
</tr>
<tr>
<td>54.848</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C109[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n921_s0/COUT</td>
</tr>
<tr>
<td>54.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R70C109[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/CIN</td>
</tr>
<tr>
<td>54.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R70C109[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/n922_s0/COUT</td>
</tr>
<tr>
<td>56.398</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/I0</td>
</tr>
<tr>
<td>56.687</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C105[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s5/F</td>
</tr>
<tr>
<td>56.867</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/I3</td>
</tr>
<tr>
<td>57.446</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C105[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_0_s1/F</td>
</tr>
<tr>
<td>58.880</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/I0</td>
</tr>
<tr>
<td>59.458</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C101[2][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/sram_icb_cmd_wmask_4_s2/F</td>
</tr>
<tr>
<td>59.697</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C100[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/I0</td>
</tr>
<tr>
<td>60.205</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C100[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_s9/F</td>
</tr>
<tr>
<td>62.643</td>
<td>2.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/clk_itcm_ram</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>R56C108[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/clk_itcm_ram_s0/F</td>
</tr>
<tr>
<td>14.519</td>
<td>4.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.484</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_0_s</td>
</tr>
<tr>
<td>14.397</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem_r_4_mem_r_4_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.647</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.166, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.030, 31.924%; route: 38.065, 67.399%; tC2Q: 0.382, 0.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.519, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>253.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/plloutdivclk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R36C55[3][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/plloutdivclk_s/F</td>
</tr>
<tr>
<td>250.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C56[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_2_s0/CLK</td>
</tr>
<tr>
<td>250.423</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C56[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_2_s0/Q</td>
</tr>
<tr>
<td>250.539</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C57[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_in_s0/I0</td>
</tr>
<tr>
<td>250.796</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C57[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_in_s0/F</td>
</tr>
<tr>
<td>250.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C57[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>252.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>253.648</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C57[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>253.683</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0</td>
</tr>
<tr>
<td>253.684</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C57[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.406</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 46.501%; route: 0.116, 20.993%; tC2Q: 0.180, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.627</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0/CLK</td>
</tr>
<tr>
<td>3.458</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0</td>
</tr>
<tr>
<td>3.186</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C39[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 40.637%; route: 0.126, 20.120%; tC2Q: 0.246, 39.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.627</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0/CLK</td>
</tr>
<tr>
<td>3.458</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0</td>
</tr>
<tr>
<td>3.186</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C39[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 40.637%; route: 0.126, 20.120%; tC2Q: 0.246, 39.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.251</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.576</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/F</td>
</tr>
<tr>
<td>0.677</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.415</td>
<td>3.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_30_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_30_s0</td>
</tr>
<tr>
<td>3.178</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C41[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.415</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 47.970%; route: 0.101, 14.945%; tC2Q: 0.251, 37.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.415, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
</tr>
<tr>
<td>0.821</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C35[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/F</td>
</tr>
<tr>
<td>1.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.415</td>
<td>3.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td>3.513</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C34</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.415</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 31.690%; route: 0.244, 22.887%; tC2Q: 0.484, 45.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.415, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.588</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C41[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R48C41[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1/F</td>
</tr>
<tr>
<td>1.133</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.380</td>
<td>3.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>3.415</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
<tr>
<td>3.478</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C40</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 28.035%; route: 0.228, 20.088%; tC2Q: 0.588, 51.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.380, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.588</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C41[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R48C41[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/n87_s1/F</td>
</tr>
<tr>
<td>1.149</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C39</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.385</td>
<td>3.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C39</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>3.420</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
<tr>
<td>3.483</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C39</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer[0]_buffer[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.385</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 27.639%; route: 0.244, 21.219%; tC2Q: 0.588, 51.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.385, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C42[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1/I3</td>
</tr>
<tr>
<td>0.689</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C42[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>0.910</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C42[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.414</td>
<td>3.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C42[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_1_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_1_s0</td>
</tr>
<tr>
<td>3.176</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C42[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 34.890%; route: 0.221, 24.313%; tC2Q: 0.371, 40.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.414, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.371</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C42[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1/I3</td>
</tr>
<tr>
<td>0.689</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C42[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>0.931</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C41[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.409</td>
<td>3.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C41[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_0_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_0_s0</td>
</tr>
<tr>
<td>3.171</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C41[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/trigger_level_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 34.094%; route: 0.242, 26.040%; tC2Q: 0.371, 39.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.409, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/I2</td>
</tr>
<tr>
<td>0.821</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C35[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/n87_s1/F</td>
</tr>
<tr>
<td>1.286</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.413</td>
<td>3.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>3.448</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
<tr>
<td>3.511</td>
<td>0.063</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_fifo_i/buffer[0]_buffer[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 26.239%; route: 0.465, 36.152%; tC2Q: 0.484, 37.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.413, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.607</td>
<td>0.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I3</td>
</tr>
<tr>
<td>0.917</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R40C33[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>0.925</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_n_s2/I2</td>
</tr>
<tr>
<td>1.235</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_n_s2/F</td>
</tr>
<tr>
<td>1.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.410</td>
<td>3.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0/CLK</td>
</tr>
<tr>
<td>3.445</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td>3.447</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/tx_fifo_clr_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.620, 50.202%; route: 0.008, 0.607%; tC2Q: 0.607, 49.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.410, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R54C86[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/n60_s0/F</td>
</tr>
<tr>
<td>0.823</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/trigger_level_n_1_s1/I3</td>
</tr>
<tr>
<td>1.141</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C84[0][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>1.153</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C84[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_n_s2/I2</td>
</tr>
<tr>
<td>1.344</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C84[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_n_s2/F</td>
</tr>
<tr>
<td>1.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C84[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.418</td>
<td>3.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_s0/CLK</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_s0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C84[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.510, 37.953%; route: 0.011, 0.837%; tC2Q: 0.823, 61.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.418, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.409</td>
<td>3.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0</td>
</tr>
<tr>
<td>3.171</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 23.721%; route: 0.574, 53.372%; tC2Q: 0.246, 22.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.409, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.409</td>
<td>3.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0</td>
</tr>
<tr>
<td>3.171</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 23.721%; route: 0.574, 53.372%; tC2Q: 0.246, 22.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.409, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.409</td>
<td>3.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0</td>
</tr>
<tr>
<td>3.171</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 23.721%; route: 0.574, 53.372%; tC2Q: 0.246, 22.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.409, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.409</td>
<td>3.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0</td>
</tr>
<tr>
<td>3.171</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 23.721%; route: 0.574, 53.372%; tC2Q: 0.246, 22.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.409, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.409</td>
<td>3.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0</td>
</tr>
<tr>
<td>3.171</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 23.721%; route: 0.574, 53.372%; tC2Q: 0.246, 22.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.409, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.246</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.501</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C38[0][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.075</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.404</td>
<td>3.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0/CLK</td>
</tr>
<tr>
<td>3.439</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0</td>
</tr>
<tr>
<td>3.166</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C35[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 23.721%; route: 0.574, 53.372%; tC2Q: 0.246, 22.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.404, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.607</td>
<td>0.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I3</td>
</tr>
<tr>
<td>0.925</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C33[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>1.167</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.410</td>
<td>3.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_1_s0/CLK</td>
</tr>
<tr>
<td>3.445</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_1_s0</td>
</tr>
<tr>
<td>3.173</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 27.195%; route: 0.242, 20.771%; tC2Q: 0.607, 52.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.410, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.590</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C39[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1/I1</td>
</tr>
<tr>
<td>0.915</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C39[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1/F</td>
</tr>
<tr>
<td>1.201</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C40[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.391</td>
<td>3.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C40[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_8_s0/CLK</td>
</tr>
<tr>
<td>3.426</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_8_s0</td>
</tr>
<tr>
<td>3.154</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C40[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 27.055%; route: 0.286, 23.829%; tC2Q: 0.590, 49.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.590</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C39[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1/I1</td>
</tr>
<tr>
<td>0.915</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C39[3][A]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_15_s1/F</td>
</tr>
<tr>
<td>1.201</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C40[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.391</td>
<td>3.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C40[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_9_s0/CLK</td>
</tr>
<tr>
<td>3.426</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_9_s0</td>
</tr>
<tr>
<td>3.154</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C40[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 27.055%; route: 0.286, 23.829%; tC2Q: 0.590, 49.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.391, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.251</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.576</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.378</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_28_s0/CLK</td>
</tr>
<tr>
<td>3.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_28_s0</td>
</tr>
<tr>
<td>3.140</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C38[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 25.743%; route: 0.686, 54.356%; tC2Q: 0.251, 19.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.378, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.251</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.576</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.378</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_29_s0/CLK</td>
</tr>
<tr>
<td>3.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_29_s0</td>
</tr>
<tr>
<td>3.140</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C38[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 25.743%; route: 0.686, 54.356%; tC2Q: 0.251, 19.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.378, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R42C42[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/n60_s0/F</td>
</tr>
<tr>
<td>0.251</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/I3</td>
</tr>
<tr>
<td>0.576</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_n_31_s1/F</td>
</tr>
<tr>
<td>1.262</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.378</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_31_s0/CLK</td>
</tr>
<tr>
<td>3.413</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_31_s0</td>
</tr>
<tr>
<td>3.140</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 25.743%; route: 0.686, 54.356%; tC2Q: 0.251, 19.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.378, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R38C38[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/n60_s0/F</td>
</tr>
<tr>
<td>0.607</td>
<td>0.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/I3</td>
</tr>
<tr>
<td>0.925</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R40C33[1][B]</td>
<td style=" background: #97FFFF;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_n_1_s1/F</td>
</tr>
<tr>
<td>1.303</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>3.410</td>
<td>3.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0/CLK</td>
</tr>
<tr>
<td>3.445</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0</td>
</tr>
<tr>
<td>3.173</td>
<td>-0.272</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C29[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/trigger_level_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 24.376%; route: 0.377, 28.983%; tC2Q: 0.607, 46.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.410, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.233</td>
<td>22.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C100[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_30_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.579</td>
<td>6.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C100[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_30_s0/CLK</td>
</tr>
<tr>
<td>16.232</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C100[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.283, 98.377%; tC2Q: 0.368, 1.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.579, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.191</td>
<td>22.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C99[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_9_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.587</td>
<td>6.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C99[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_9_s0/CLK</td>
</tr>
<tr>
<td>16.239</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C99[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.240, 98.374%; tC2Q: 0.368, 1.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.587, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.103</td>
<td>22.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C104[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.605</td>
<td>6.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_21_s1/CLK</td>
</tr>
<tr>
<td>16.257</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C104[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.153, 98.368%; tC2Q: 0.368, 1.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.605, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.103</td>
<td>22.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C104[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.605</td>
<td>6.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_22_s1/CLK</td>
</tr>
<tr>
<td>16.257</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C104[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.153, 98.368%; tC2Q: 0.368, 1.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.605, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.103</td>
<td>22.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C102[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.609</td>
<td>6.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_11_s1/CLK</td>
</tr>
<tr>
<td>16.262</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C102[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.153, 98.368%; tC2Q: 0.368, 1.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.609, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.103</td>
<td>22.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C102[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.609</td>
<td>6.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_18_s1/CLK</td>
</tr>
<tr>
<td>16.262</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C102[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.153, 98.368%; tC2Q: 0.368, 1.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.609, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.103</td>
<td>22.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C103[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.614</td>
<td>6.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_20_s1/CLK</td>
</tr>
<tr>
<td>16.267</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C103[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.153, 98.368%; tC2Q: 0.368, 1.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.614, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>29.032</td>
<td>22.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C100[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_10_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C100[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_10_s0/CLK</td>
</tr>
<tr>
<td>16.236</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C100[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 22.081, 98.363%; tC2Q: 0.368, 1.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.614</td>
<td>6.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_8_s1/CLK</td>
</tr>
<tr>
<td>16.267</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.614, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_14_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.614</td>
<td>6.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_14_s0/CLK</td>
</tr>
<tr>
<td>16.267</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.614, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_17_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.614</td>
<td>6.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_17_s0/CLK</td>
</tr>
<tr>
<td>16.267</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.614, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_8_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.614</td>
<td>6.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_8_s0/CLK</td>
</tr>
<tr>
<td>16.267</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.614, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_17_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.614</td>
<td>6.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_17_s0/CLK</td>
</tr>
<tr>
<td>16.267</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_0_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.614, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C101[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.617</td>
<td>6.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_12_s1/CLK</td>
</tr>
<tr>
<td>16.269</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C101[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.617, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_27_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.617</td>
<td>6.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_27_s0/CLK</td>
</tr>
<tr>
<td>16.269</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.617, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C101[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_28_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.617</td>
<td>6.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_28_s0/CLK</td>
</tr>
<tr>
<td>16.269</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.617, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.624</td>
<td>6.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_24_s0/CLK</td>
</tr>
<tr>
<td>16.276</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C102[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.624, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_18_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.626</td>
<td>6.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_18_s0/CLK</td>
</tr>
<tr>
<td>16.279</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.626, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C102[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_26_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.626</td>
<td>6.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_26_s0/CLK</td>
</tr>
<tr>
<td>16.279</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C102[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.626, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.893</td>
<td>21.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C102[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_31_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.626</td>
<td>6.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_31_s0/CLK</td>
</tr>
<tr>
<td>16.279</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C102[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.943, 98.353%; tC2Q: 0.368, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.626, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.861</td>
<td>21.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C102[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_23_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.631</td>
<td>6.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C102[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_23_s0/CLK</td>
</tr>
<tr>
<td>16.284</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C102[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.910, 98.350%; tC2Q: 0.368, 1.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.631, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.861</td>
<td>21.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C102[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_29_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.634</td>
<td>6.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C102[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_29_s0/CLK</td>
</tr>
<tr>
<td>16.286</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C102[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.910, 98.350%; tC2Q: 0.368, 1.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.634, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.788</td>
<td>21.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C99[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_19_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.592</td>
<td>6.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_19_s0/CLK</td>
</tr>
<tr>
<td>16.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C99[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/timecmp_0_1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.838, 98.345%; tC2Q: 0.368, 1.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.592, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.651</td>
<td>21.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.619</td>
<td>6.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_9_s1/CLK</td>
</tr>
<tr>
<td>16.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C101[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.700, 98.335%; tC2Q: 0.368, 1.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.619, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>6.583</td>
<td>6.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C140[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>6457</td>
<td>R54C140[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_dm_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>28.651</td>
<td>21.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C101[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/gfcm_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6813</td>
<td>R36C56[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer3/gfcm_clk_s/F</td>
</tr>
<tr>
<td>16.619</td>
<td>6.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_13_s1/CLK</td>
</tr>
<tr>
<td>16.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C101[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_sirv_clint_top/u_sirv_clint/time_1_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.583, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 21.700, 98.335%; tC2Q: 0.368, 1.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.619, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.833</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C60[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>3.938</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0/CLK</td>
</tr>
<tr>
<td>3.464</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C60[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 36.842%; tC2Q: 0.180, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/qout_r_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.833</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C60[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>3.938</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/qout_r_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/qout_r_0_s2/CLK</td>
</tr>
<tr>
<td>3.464</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C60[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/qout_r_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 36.842%; tC2Q: 0.180, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.833</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C60[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.658</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 56.098%; tC2Q: 0.180, 43.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.833</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C60[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C59[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.658</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C59[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C59[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 56.098%; tC2Q: 0.180, 43.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.469</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.833</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C60[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C59[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.658</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C59[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_4_s3/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C59[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 56.098%; tC2Q: 0.180, 43.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C60[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.833</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R36C60[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_1_s0/Q</td>
</tr>
<tr>
<td>4.059</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C58[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.233</td>
<td>2.233</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_dut/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.653</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C58[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>3.464</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C58[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 55.692%; tC2Q: 0.180, 44.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_1_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_12_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_13_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.027</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.215</td>
<td>3.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_5_s0/CLK</td>
</tr>
<tr>
<td>3.026</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.215, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C147[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_0_s0/CLK</td>
</tr>
<tr>
<td>3.024</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C147[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C147[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>3.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_6_s0/CLK</td>
</tr>
<tr>
<td>3.024</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C147[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_6_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.213, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>3.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.366</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>156</td>
<td>R53C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C150[3][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.181</td>
<td>3.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.992</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C150[3][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.186, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.181, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.252</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C151[2][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.818</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C151[2][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 58.261%; tC2Q: 0.180, 41.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.974%; route: 2.142, 76.026%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.252</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C151[2][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.818</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C151[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C151[2][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 58.261%; tC2Q: 0.180, 41.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.974%; route: 2.142, 76.026%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_3:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>3.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C147[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/CLK</td>
</tr>
<tr>
<td>3.390</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>171</td>
<td>R58C147[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_s0/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C147[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_8_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>991</td>
<td>R36C24[0][A]</td>
<td>clkdivider_dut/clk_out_s2/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>3.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_8_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C147[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_4_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.206, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C152[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0/CLK</td>
</tr>
<tr>
<td>2.636</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.913%; route: 2.149, 76.087%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C152[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R77C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0/CLK</td>
</tr>
<tr>
<td>2.636</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R77C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.913%; route: 2.149, 76.087%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[1][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.823</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C152[1][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.931%; route: 2.147, 76.069%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.823</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.931%; route: 2.147, 76.069%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[0][B]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.823</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C152[0][B]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.931%; route: 2.147, 76.069%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">From</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mcu_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.820</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C152[0][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R79C152[0][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_s0/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[1][A]</td>
<td style=" font-weight:bold;">e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mcu_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>185</td>
<td>IOB72[A]</td>
<td>mcu_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.823</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.634</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C152[1][A]</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.950%; route: 2.145, 76.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 58.974%; tC2Q: 0.180, 41.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.931%; route: 2.147, 76.069%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.532</td>
<td>7.532</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.769</td>
<td>3.769</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.254</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F</td>
</tr>
<tr>
<td>13.151</td>
<td>8.151</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F</td>
</tr>
<tr>
<td>14.405</td>
<td>4.405</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F</td>
</tr>
<tr>
<td>8.628</td>
<td>8.628</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer2/s_clk_timer2_s/F</td>
</tr>
<tr>
<td>10.512</td>
<td>5.512</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/r_event_s3/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_13_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>12.576</td>
<td>7.576</td>
<td>tNET</td>
<td>FF</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/s_clk_timer1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer1/s_clk_timer1_s/F</td>
</tr>
<tr>
<td>13.803</td>
<td>3.803</td>
<td>tNET</td>
<td>RR</td>
<td>e203_soc_top_inst/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6813</td>
<td>gfcm_clk</td>
<td>-43.478</td>
<td>6.796</td>
</tr>
<tr>
<td>6457</td>
<td>reset_n_catch_reg_io_q_9[0]</td>
<td>-5.924</td>
<td>12.549</td>
</tr>
<tr>
<td>1455</td>
<td>core_csr_clk</td>
<td>-48.108</td>
<td>5.560</td>
</tr>
<tr>
<td>991</td>
<td>clk_out_3</td>
<td>-17.411</td>
<td>7.078</td>
</tr>
<tr>
<td>516</td>
<td>ifu_o_rs1idx[0]</td>
<td>-50.287</td>
<td>4.550</td>
</tr>
<tr>
<td>516</td>
<td>ifu_o_rs2idx[0]</td>
<td>-47.140</td>
<td>4.780</td>
</tr>
<tr>
<td>385</td>
<td>rspid_fifo_o_valid_874</td>
<td>-13.127</td>
<td>5.571</td>
</tr>
<tr>
<td>260</td>
<td>ifu_o_rs1idx[1]</td>
<td>-50.181</td>
<td>5.325</td>
</tr>
<tr>
<td>260</td>
<td>ifu_o_rs2idx[1]</td>
<td>-46.179</td>
<td>3.950</td>
</tr>
<tr>
<td>239</td>
<td>gpioA_apb_paddr[2]</td>
<td>-7.418</td>
<td>3.713</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R62C104</td>
<td>87.50%</td>
</tr>
<tr>
<td>R72C128</td>
<td>86.11%</td>
</tr>
<tr>
<td>R70C128</td>
<td>81.94%</td>
</tr>
<tr>
<td>R72C130</td>
<td>80.56%</td>
</tr>
<tr>
<td>R69C112</td>
<td>80.56%</td>
</tr>
<tr>
<td>R70C125</td>
<td>80.56%</td>
</tr>
<tr>
<td>R71C130</td>
<td>80.56%</td>
</tr>
<tr>
<td>R58C33</td>
<td>79.17%</td>
</tr>
<tr>
<td>R58C99</td>
<td>79.17%</td>
</tr>
<tr>
<td>R61C103</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50M -period 20 -waveform {0 10} [get_ports {CLK50MHZ}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
