Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/pdx/disks/atp.01/work/sschang/fpga/proj/skxp-a0/rtl/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.qsys --block-symbol-file --output-directory=/nfs/pdx/disks/atp.01/work/sschang/fpga/proj/skxp-a0/rtl/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT --family="Arria 10" --part=10AX115U3F45E2SG
Progress: Loading RAM/lpbk1_RdRspRAM2PORT.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 16.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: lpbk1_RdRspRAM2PORT.ram_2port_0: Targeting device family: Arria 10.
: lpbk1_RdRspRAM2PORT.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: lpbk1_RdRspRAM2PORT.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/pdx/disks/atp.01/work/sschang/fpga/proj/skxp-a0/rtl/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT.qsys --synthesis=VERILOG --output-directory=/nfs/pdx/disks/atp.01/work/sschang/fpga/proj/skxp-a0/rtl/afu/nlb_400/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT --family="Arria 10" --part=10AX115U3F45E2SG
Progress: Loading RAM/lpbk1_RdRspRAM2PORT.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 16.0]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: lpbk1_RdRspRAM2PORT.ram_2port_0: Targeting device family: Arria 10.
: lpbk1_RdRspRAM2PORT.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: lpbk1_RdRspRAM2PORT.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: lpbk1_RdRspRAM2PORT: "Transforming system: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: Running transform generation_view_transform
Info: lpbk1_RdRspRAM2PORT: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: lpbk1_RdRspRAM2PORT: Running transform merlin_avalon_transform
Info: lpbk1_RdRspRAM2PORT: Running transform merlin_avalon_transform took 0.025s
Info: lpbk1_RdRspRAM2PORT: "Naming system components in system: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: "Processing generation queue"
Info: lpbk1_RdRspRAM2PORT: "Generating: lpbk1_RdRspRAM2PORT"
Info: lpbk1_RdRspRAM2PORT: "Generating: lpbk1_RdRspRAM2PORT_ram_2port_160_5m77a5a"
Info: lpbk1_RdRspRAM2PORT: Done "lpbk1_RdRspRAM2PORT" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
