/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R0               ,0x000d0000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R1               ,0x000d0004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R2               ,0x000d0008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R3               ,0x000d000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R4               ,0x000d0010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R5               ,0x000d0014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R6               ,0x000d0018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R7               ,0x000d001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R8               ,0x000d0020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R9               ,0x000d0024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R10              ,0x000d0028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R11              ,0x000d002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R12              ,0x000d0030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R13              ,0x000d0034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R14              ,0x000d0038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R15              ,0x000d003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R16              ,0x000d0040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R17              ,0x000d0044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R18              ,0x000d0048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R19              ,0x000d004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R20              ,0x000d0050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R21              ,0x000d0054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R22              ,0x000d0058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R23              ,0x000d005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R24              ,0x000d0060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R25              ,0x000d0064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R26              ,0x000d0068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R27              ,0x000d006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R28              ,0x000d0070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R29              ,0x000d0074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R30              ,0x000d0078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R31              ,0x000d007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R60              ,0x000d00f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R61              ,0x000d00f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R63              ,0x000d00fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_STATUS            ,0x000e0000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_IDENTITY          ,0x000e0010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_PC                ,0x000e0018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_STATUS32          ,0x000e0028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_CRC_BUILD_BCR     ,0x000e0188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DVBF_BUILD        ,0x000e0190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_EXT_ARITH_BUILD   ,0x000e0194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DATASPACE         ,0x000e0198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MEMSUBSYS         ,0x000e019c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_VECBASE_AC_BUILD  ,0x000e01a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_P_BASE_ADDR       ,0x000e01a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MPU_BUILD         ,0x000e01b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_RF_BUILD          ,0x000e01b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_D_CACHE_BUILD     ,0x000e01c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MADI_BUILD        ,0x000e01cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DCCM_BUILD        ,0x000e01d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_TIMER_BUILD       ,0x000e01d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AP_BUILD          ,0x000e01d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_I_CACHE_BUILD     ,0x000e01dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ICCM_BUILD        ,0x000e01e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DSPRAM_BUILD      ,0x000e01e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MAC_BUILD         ,0x000e01e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MULTIPLY_BUILD    ,0x000e01ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_SWAP_BUILD        ,0x000e01f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_NORM_BUILD        ,0x000e01f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MINMAX_BUILD      ,0x000e01f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_BARREL_BUILD      ,0x000e01fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ARC600_BUILD      ,0x000e0304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MCD_BCR           ,0x000e0310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_IFETCHQUEUE_BUILD ,0x000e03f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_ADDR    ,0x000e080c) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_SIZE    ,0x000e0810) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT ,0x000e0a00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AX_IPC_SEM_N      ,0x000e0a04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_ACK ,0x000e0a08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MPUIC             ,0x000e1080) /* [RO][32] MPU Interrupt Cause */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MPUFA             ,0x000e1084) /* [RO][32] MPU Fault Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTFR                    ,0x000e9018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTRIS                   ,0x000e903c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTMIS                   ,0x000e9040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID0             ,0x000e9fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID1             ,0x000e9fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID2             ,0x000e9fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID3             ,0x000e9fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID0              ,0x000e9ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID1              ,0x000e9ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID2              ,0x000e9ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID3              ,0x000e9ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGVALUE                  ,0x000ea004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGRIS                    ,0x000ea010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGMIS                    ,0x000ea014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID0              ,0x000eafe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID1              ,0x000eafe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID2              ,0x000eafe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID3              ,0x000eafec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID0               ,0x000eaff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID1               ,0x000eaff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID2               ,0x000eaff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID3               ,0x000eaffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_REVID                     ,0x00100000) /* [RO][32] LEAP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_CPU_STRAPS                ,0x00100008) /* [RO][32] CPU Straps Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_BCAST_ACK0           ,0x00100014) /* [RO][32] RBUS Broadcast Acknowledge for 2 cores */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_BCAST_ACK1           ,0x00100018) /* [RO][32] RBUS Broadcast Acknowledge for 8 cores */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_BCAST_ACK2           ,0x0010001c) /* [RO][32] RBUS Broadcast Acknowledge for 16 cores */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_ERR_ADDR             ,0x00100080) /* [RO][32] RBUS Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_ERR_DATA             ,0x00100084) /* [RO][32] RBUS Error Write Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_ERR_XAC              ,0x00100088) /* [RO][32] RBUS Error Transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STATUS               ,0x00100330) /* [RO][32] DIAG Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_MEM_ADDR_START  ,0x00100334) /* [RO][32] DIAG MEM START Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_MEM_ADDR_END    ,0x00100338) /* [RO][32] DIAG MEM END Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_MEM_ADDR_TRIGGER ,0x0010033c) /* [RO][32] DIAG MEM Address of Trigger Sample */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_DDR_ADDR_START  ,0x00100340) /* [RO][32] DIAG DDR START Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_DDR_ADDR_END    ,0x00100344) /* [RO][32] DIAG DDR END Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_DDR_ADDR_TRIGGER ,0x00100348) /* [RO][32] DIAG DDR Address of Trigger Sample */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_MTSIF_STATUS              ,0x00100358) /* [RO][32] DIAG Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L1_INTR_W0_STATUS              ,0x00100400) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L1_INTR_W0_MASK_STATUS         ,0x00100410) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L2_0_CPU_STATUS                ,0x00100500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L2_0_CPU_MASK_STATUS           ,0x0010050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L2_1_CPU_STATUS                ,0x00100600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L2_1_CPU_MASK_STATUS           ,0x0010060c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L1_INTR_W0_STATUS         ,0x00100700) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L1_INTR_W0_MASK_STATUS    ,0x00100710) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_0_STATUS0              ,0x00100800) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_0_MASK_STATUS0         ,0x0010080c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_1_STATUS0              ,0x00100900) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_1_MASK_STATUS0         ,0x0010090c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_MISC_HAB_CNTR             ,0x00100a18) /* [RO][32] HAB Request/Done Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_MISC_MBOX_FIFO_DEPTH      ,0x00100a38) /* [RO][32] Mailbox FIFO Current Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER0_COUNT       ,0x00101204) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER1_COUNT       ,0x0010120c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER2_COUNT       ,0x00101214) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER3_COUNT       ,0x0010121c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER4_COUNT       ,0x00101224) /* [RO][32] Timer4 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER5_COUNT       ,0x0010122c) /* [RO][32] Timer5 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER6_COUNT       ,0x00101234) /* [RO][32] Timer6 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER7_COUNT       ,0x0010123c) /* [RO][32] Timer7 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER8_COUNT       ,0x00101244) /* [RO][32] Timer8 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER9_COUNT       ,0x0010124c) /* [RO][32] Timer9 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER10_COUNT      ,0x00101254) /* [RO][32] Timer10 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER11_COUNT      ,0x0010125c) /* [RO][32] Timer11 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER12_COUNT      ,0x00101264) /* [RO][32] Timer12 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER13_COUNT      ,0x0010126c) /* [RO][32] Timer13 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER14_COUNT      ,0x00101274) /* [RO][32] Timer14 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER15_COUNT      ,0x0010127c) /* [RO][32] Timer15 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_AGC_R08               ,0x04000074) /* [RO][32] TNR_AGC_R08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_AGC_R09               ,0x04000078) /* [RO][32] TNR_AGC_R09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_AGC_R10               ,0x0400007c) /* [RO][32] TNR_AGC_R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_AGC_R11               ,0x04000080) /* [RO][32] TNR_AGC_R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_AGC_R12               ,0x04000084) /* [RO][32] TNR_AGC_R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_DCO_R03               ,0x04000088) /* [RO][32] TNR_DCO_R03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_DPLL_R07              ,0x0400008c) /* [RO][32] TNR_DPLL_R07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_MXPLL_R07             ,0x04000090) /* [RO][32] TNR_MXPLL_R07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_0_TNR_SPARE_R01             ,0x04000094) /* [RO][32] TNR_SPARE_R01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDADC_0_STATUS                      ,0x04000210) /* [RO][32] SAR status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_REVID                    ,0x04000600) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_AGC_INT_DS               ,0x04000674) /* [RO][32] Analog AGC Delta Sigma Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_AGC_STS                  ,0x04000678) /* [RO][32] Analog AGC Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_CRC                      ,0x04000698) /* [RO][32] CRC signature analyzer register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_TP_PWR                   ,0x040006a8) /* [RO][32] Avgerage power selected testport output (only for 540 MHz signals) */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_RC_STATUS                ,0x040006d4) /* [RO][32] RC count status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_0_TPCAP_STATUS             ,0x040006dc) /* [RO][32] TP capture status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_GR_BRIDGE_0_REVISION            ,0x04000700) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_0_INTR2_STATUS            ,0x040007a0) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_0_INTR2_MASK_STATUS       ,0x040007ac) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_0_INTR2_PCI_STATUS        ,0x040007b8) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_0_INTR2_PCI_MASK_STATUS   ,0x040007c4) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_0_CRC                           ,0x0400085c) /* [RO][32] CRC signature analyzer register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_AGC_R08               ,0x04100074) /* [RO][32] TNR_AGC_R08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_AGC_R09               ,0x04100078) /* [RO][32] TNR_AGC_R09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_AGC_R10               ,0x0410007c) /* [RO][32] TNR_AGC_R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_AGC_R11               ,0x04100080) /* [RO][32] TNR_AGC_R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_AGC_R12               ,0x04100084) /* [RO][32] TNR_AGC_R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_DCO_R03               ,0x04100088) /* [RO][32] TNR_DCO_R03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_DPLL_R07              ,0x0410008c) /* [RO][32] TNR_DPLL_R07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_MXPLL_R07             ,0x04100090) /* [RO][32] TNR_MXPLL_R07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_AFE_1_TNR_SPARE_R01             ,0x04100094) /* [RO][32] TNR_SPARE_R01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDADC_1_STATUS                      ,0x04100210) /* [RO][32] SAR status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_REVID                    ,0x04100600) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_AGC_INT_DS               ,0x04100674) /* [RO][32] Analog AGC Delta Sigma Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_AGC_STS                  ,0x04100678) /* [RO][32] Analog AGC Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_CRC                      ,0x04100698) /* [RO][32] CRC signature analyzer register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_TP_PWR                   ,0x041006a8) /* [RO][32] Avgerage power selected testport output (only for 540 MHz signals) */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_RC_STATUS                ,0x041006d4) /* [RO][32] RC count status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC_1_TPCAP_STATUS             ,0x041006dc) /* [RO][32] TP capture status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_GR_BRIDGE_1_REVISION            ,0x04100700) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_1_INTR2_STATUS            ,0x041007a0) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_1_INTR2_MASK_STATUS       ,0x041007ac) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_1_INTR2_PCI_STATUS        ,0x041007b8) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_MISC2_1_INTR2_PCI_MASK_STATUS   ,0x041007c4) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UFE_1_CRC                           ,0x0410085c) /* [RO][32] CRC signature analyzer register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_0_REVID                     ,0x04202004) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_0_L2_IRQSTS                 ,0x04202014) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_0_TPOUT                     ,0x04202034) /* [RO][32] DS Top testport out control */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_0_STATUS                    ,0x04202048) /* [RO][32] DS Top status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_IRQSTS1                        ,0x04204040) /* [RO][32] Interrupt Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_IRQSTS2                        ,0x04204058) /* [RO][32] Interrupt Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_STAT                           ,0x042040fc) /* [RO][32] Receiver Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_NCOU                           ,0x04204190) /* [RO][32] NCO Instantaneous Value (Upper) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_NCOL                           ,0x04204194) /* [RO][32] NCO Instantaneous Value (Lower) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FECIN_NCON                     ,0x04204198) /* [RO][32] FEC Clock Counter Numerator Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FECIN_NCODL                    ,0x0420419c) /* [RO][32] FEC Clock Counter Delta Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_AGCBLI                         ,0x04204354) /* [RO][32] Digital AGCB Power Leaky Integrator Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_AGCBLI_IR                      ,0x04204370) /* [RO][32] Digital AGCB Power Leaky Integrator Value for IMC path */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_SGFEC                          ,0x04204620) /* [RO][32] FEC Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES   ,0x04204768) /* [RO][32] FEC Monitor Error Counts within the last trigger interval */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_EQ_SOFT                        ,0x04204c28) /* [RO][32] Equalizer Soft Decision Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_EQ_SGEQ                        ,0x04204c2c) /* [RO][32] Equalizer Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FFT_VAL                        ,0x04205078) /* [RO][32] FFT Max Peak Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FFT_BIN                        ,0x0420507c) /* [RO][32] FFT BIN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FFT_GAIN_STS                   ,0x04205080) /* [RO][32] FFT GAIN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_0_FM_CURR_ADD                    ,0x04205088) /* [RO][32] FFT Memory current Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_1_REVID                     ,0x04302004) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_1_L2_IRQSTS                 ,0x04302014) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_1_TPOUT                     ,0x04302034) /* [RO][32] DS Top testport out control */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_TOPM_1_STATUS                    ,0x04302048) /* [RO][32] DS Top status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_IRQSTS1                        ,0x04304040) /* [RO][32] Interrupt Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_IRQSTS2                        ,0x04304058) /* [RO][32] Interrupt Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_STAT                           ,0x043040fc) /* [RO][32] Receiver Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_NCOU                           ,0x04304190) /* [RO][32] NCO Instantaneous Value (Upper) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_NCOL                           ,0x04304194) /* [RO][32] NCO Instantaneous Value (Lower) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FECIN_NCON                     ,0x04304198) /* [RO][32] FEC Clock Counter Numerator Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FECIN_NCODL                    ,0x0430419c) /* [RO][32] FEC Clock Counter Delta Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_AGCBLI                         ,0x04304354) /* [RO][32] Digital AGCB Power Leaky Integrator Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_AGCBLI_IR                      ,0x04304370) /* [RO][32] Digital AGCB Power Leaky Integrator Value for IMC path */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_SGFEC                          ,0x04304620) /* [RO][32] FEC Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FECMON_INTERVAL_ERROR_VALUES   ,0x04304768) /* [RO][32] FEC Monitor Error Counts within the last trigger interval */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_EQ_SOFT                        ,0x04304c28) /* [RO][32] Equalizer Soft Decision Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_EQ_SGEQ                        ,0x04304c2c) /* [RO][32] Equalizer Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FFT_VAL                        ,0x04305078) /* [RO][32] FFT Max Peak Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FFT_BIN                        ,0x0430507c) /* [RO][32] FFT BIN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FFT_GAIN_STS                   ,0x04305080) /* [RO][32] FFT GAIN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_1_FM_CURR_ADD                    ,0x04305088) /* [RO][32] FFT Memory current Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_SYS_0_REVID                 ,0x04400000) /* [RO][32] BICM Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_SYS_0_TPSIG                 ,0x0440000c) /* [RO][32] BICM Testport Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_0_CPU_STATUS        ,0x04400200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_0_CPU_MASK_STATUS   ,0x0440020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_0_PCI_STATUS        ,0x04400218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_0_PCI_MASK_STATUS   ,0x04400224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_0_CPU_STATUS        ,0x04400300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_0_CPU_MASK_STATUS   ,0x0440030c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_0_PCI_STATUS        ,0x04400318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_0_PCI_MASK_STATUS   ,0x04400324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_CDI_MEMORY           ,0x04400554) /* [RO][32] CDI Memory Read Values */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_PSL_XCS         ,0x0440058c) /* [RO][32] PSL Excess Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_RT_STATUS            ,0x04400598) /* [RO][32] T2 BICM Core Real Time Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_STATUS               ,0x0440059c) /* [RO][32] T2 BICM Core Sticky Time Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_CUR_ITER        ,0x044005a8) /* [RO][32] LDPC Decoder Iterations Per Frame */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_TOT_ITER_CNTR_PLP0 ,0x044005ac) /* [RO][32] LDPC Iteration Count (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_TOT_ITER_CNTR_PLP1 ,0x044005b0) /* [RO][32] LDPC Iteration Count (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_TOT_ITER_CNTR_PRE ,0x044005b4) /* [RO][32] LDPC Iteration Count (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_TOT_ITER_CNTR_POST ,0x044005b8) /* [RO][32] LDPC Iteration Count (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FAIL_CNTR_PLP0  ,0x044005bc) /* [RO][32] LDPC Fail Count (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FAIL_CNTR_PLP1  ,0x044005c0) /* [RO][32] LDPC Fail Count (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FAIL_CNTR_PRE   ,0x044005c4) /* [RO][32] LDPC Fail Count (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FAIL_CNTR_POST  ,0x044005c8) /* [RO][32] LDPC Fail Count (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FRM_CNTR_PLP0   ,0x044005cc) /* [RO][32] LDPC Frame Count (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FRM_CNTR_PLP1   ,0x044005d0) /* [RO][32] LDPC Frame Count (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FRM_CNTR_PRE    ,0x044005d4) /* [RO][32] LDPC Frame Count (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_LDPC_FRM_CNTR_POST   ,0x044005d8) /* [RO][32] LDPC Frame Count (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECNBLK_CNTR_PLP0 ,0x044005dc) /* [RO][32] BCH Number of Block Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECNBLK_CNTR_PLP1 ,0x044005e0) /* [RO][32] BCH Number of Block Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECNBLK_CNTR_PRE ,0x044005e4) /* [RO][32] BCH Number of Block Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECNBLK_CNTR_POST ,0x044005e8) /* [RO][32] BCH Number of Block Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBLK_CNTR_PLP0 ,0x044005ec) /* [RO][32] BCH Number of Corrected Blocks Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBLK_CNTR_PLP1 ,0x044005f0) /* [RO][32] BCH Number of Corrected Blocks Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBLK_CNTR_PRE ,0x044005f4) /* [RO][32] BCH Number of Corrected Blocks Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBLK_CNTR_POST ,0x044005f8) /* [RO][32] BCH Number of Corrected Blocks Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECBBLK_CNTR_PLP0 ,0x044005fc) /* [RO][32] BCH Number of Uncorrected Blocks Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECBBLK_CNTR_PLP1 ,0x04400600) /* [RO][32] BCH Number of Uncorrected Blocks Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECBBLK_CNTR_PRE ,0x04400604) /* [RO][32] BCH Number of Uncorrected Blocks Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECBBLK_CNTR_POST ,0x04400608) /* [RO][32] BCH Number of Uncorrected Blocks Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBIT_CNTR_PLP0 ,0x0440060c) /* [RO][32] BCH Number of Corrected Bits Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBIT_CNTR_PLP1 ,0x04400610) /* [RO][32] BCH Number of Corrected Bits Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBIT_CNTR_PRE ,0x04400614) /* [RO][32] BCH Number of Corrected Bits Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_BCH_DECCBIT_CNTR_POST ,0x04400618) /* [RO][32] BCH Number of Corrected Bits Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_SNR_L1_PRE           ,0x04400650) /* [RO][32] "L1_PRE Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_SNR_L1_POST          ,0x04400654) /* [RO][32] "L1_POST Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_SNR_PLP0             ,0x04400658) /* [RO][32] "PLP0 Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_SNR_PLP1             ,0x0440065c) /* [RO][32] "PLP1 Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_DISP_READ_DATA       ,0x04400668) /* [RO][32] "Constellation Display Read Data" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_0_TPOUT                ,0x04400688) /* [RO][32] Testport Output Values */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_SYS_1_REVID                 ,0x04500000) /* [RO][32] BICM Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_SYS_1_TPSIG                 ,0x0450000c) /* [RO][32] BICM Testport Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_1_CPU_STATUS        ,0x04500200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_1_CPU_MASK_STATUS   ,0x0450020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_1_PCI_STATUS        ,0x04500218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_0_1_PCI_MASK_STATUS   ,0x04500224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_1_CPU_STATUS        ,0x04500300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_1_CPU_MASK_STATUS   ,0x0450030c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_1_PCI_STATUS        ,0x04500318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_INTR2_1_1_PCI_MASK_STATUS   ,0x04500324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_CDI_MEMORY           ,0x04500554) /* [RO][32] CDI Memory Read Values */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_PSL_XCS         ,0x0450058c) /* [RO][32] PSL Excess Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_RT_STATUS            ,0x04500598) /* [RO][32] T2 BICM Core Real Time Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_STATUS               ,0x0450059c) /* [RO][32] T2 BICM Core Sticky Time Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_CUR_ITER        ,0x045005a8) /* [RO][32] LDPC Decoder Iterations Per Frame */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_PLP0 ,0x045005ac) /* [RO][32] LDPC Iteration Count (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_PLP1 ,0x045005b0) /* [RO][32] LDPC Iteration Count (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_PRE ,0x045005b4) /* [RO][32] LDPC Iteration Count (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_POST ,0x045005b8) /* [RO][32] LDPC Iteration Count (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_PLP0  ,0x045005bc) /* [RO][32] LDPC Fail Count (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_PLP1  ,0x045005c0) /* [RO][32] LDPC Fail Count (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_PRE   ,0x045005c4) /* [RO][32] LDPC Fail Count (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_POST  ,0x045005c8) /* [RO][32] LDPC Fail Count (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_PLP0   ,0x045005cc) /* [RO][32] LDPC Frame Count (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_PLP1   ,0x045005d0) /* [RO][32] LDPC Frame Count (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_PRE    ,0x045005d4) /* [RO][32] LDPC Frame Count (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_POST   ,0x045005d8) /* [RO][32] LDPC Frame Count (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_PLP0 ,0x045005dc) /* [RO][32] BCH Number of Block Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_PLP1 ,0x045005e0) /* [RO][32] BCH Number of Block Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_PRE ,0x045005e4) /* [RO][32] BCH Number of Block Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_POST ,0x045005e8) /* [RO][32] BCH Number of Block Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_PLP0 ,0x045005ec) /* [RO][32] BCH Number of Corrected Blocks Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_PLP1 ,0x045005f0) /* [RO][32] BCH Number of Corrected Blocks Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_PRE ,0x045005f4) /* [RO][32] BCH Number of Corrected Blocks Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_POST ,0x045005f8) /* [RO][32] BCH Number of Corrected Blocks Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_PLP0 ,0x045005fc) /* [RO][32] BCH Number of Uncorrected Blocks Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_PLP1 ,0x04500600) /* [RO][32] BCH Number of Uncorrected Blocks Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_PRE ,0x04500604) /* [RO][32] BCH Number of Uncorrected Blocks Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_POST ,0x04500608) /* [RO][32] BCH Number of Uncorrected Blocks Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_PLP0 ,0x0450060c) /* [RO][32] BCH Number of Corrected Bits Counter (PLP0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_PLP1 ,0x04500610) /* [RO][32] BCH Number of Corrected Bits Counter (PLP1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_PRE ,0x04500614) /* [RO][32] BCH Number of Corrected Bits Counter (PRE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_POST ,0x04500618) /* [RO][32] BCH Number of Corrected Bits Counter (POST) */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_SNR_L1_PRE           ,0x04500650) /* [RO][32] "L1_PRE Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_SNR_L1_POST          ,0x04500654) /* [RO][32] "L1_POST Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_SNR_PLP0             ,0x04500658) /* [RO][32] "PLP0 Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_SNR_PLP1             ,0x0450065c) /* [RO][32] "PLP1 Error Power Estimate" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_DISP_READ_DATA       ,0x04500668) /* [RO][32] "Constellation Display Read Data" */
BCHP_REGISTER_READONLY_32BIT(BCHP_T2_BICM_CORE_1_TPOUT                ,0x04500688) /* [RO][32] Testport Output Values */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_0_CPU_STATUS               ,0x04600000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_0_CPU_MASK_STATUS          ,0x0460000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_0_PCI_STATUS               ,0x04600018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_0_PCI_MASK_STATUS          ,0x04600024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_0_CPU_STATUS              ,0x04600200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_0_CPU_MASK_STATUS         ,0x0460020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_0_PCI_STATUS              ,0x04600218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_0_PCI_MASK_STATUS         ,0x04600224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_REVID                     ,0x04600400) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_SOFT_SHUTDOWN_STATUS      ,0x04600424) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_TP_IFC_STATUS             ,0x04600454) /* [RO][32] TP Interface Test Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_STATUS0                   ,0x04600468) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_INTR_STATUS0              ,0x0460046c) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_STATUS1                   ,0x04600474) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_INTR_STATUS1              ,0x04600478) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_STATUS2                   ,0x04600480) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_INTR_STATUS2              ,0x04600484) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_STATUS3                   ,0x0460048c) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_INTR_STATUS3              ,0x04600490) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_STATUS4                   ,0x04600498) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_INTR_STATUS4              ,0x0460049c) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_STATUS5                   ,0x046004a4) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_INTR_STATUS5              ,0x046004a8) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_SWIF_STATUS               ,0x046004b4) /* [RO][32] SWIF Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_SWIF_WFIFO_WRITE_ADDR     ,0x046004c0) /* [RO][32] SWIF Write FIFO Write Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_0_SWIF_RFIFO_READ_ADDR      ,0x046004d4) /* [RO][32] SWIF Write FIFO Read Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_0_CL_FEST                    ,0x04600624) /* [RO][32] Carrier Loop Fractional Estimates */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_0_CL_IEST                    ,0x04600628) /* [RO][32] Carrier Loop Integer Estimate */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_0_CL_LFO                     ,0x04600630) /* [RO][32] Carrier Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_0_TL_EST                     ,0x04600644) /* [RO][32] Timing Loop Estimate */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_0_TL_LFO                     ,0x0460064c) /* [RO][32] Timing Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_0_NOTCH5_FCW                 ,0x04600680) /* [RO][32] Notch5 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_SYMBOL_CNTR          ,0x04600808) /* [RO][32] OFDM Symbol Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_FFT_TRIGGER_STATUS   ,0x04600814) /* [RO][32] FFT Trigger Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_FFT_SLIP_STATUS      ,0x04600818) /* [RO][32] FFT Slip Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_PRE_SLOPE_STATUS     ,0x04600824) /* [RO][32] Pre Slope Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_POST_SLOPE_STATUS    ,0x04600830) /* [RO][32] Post Slope Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_WIN_LEFT_EDGE_STATUS ,0x0460083c) /* [RO][32] Window Left Edge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_FRAME_LENGTH_STATUS  ,0x04600844) /* [RO][32] Frame Length Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_FRAME_CELLS_STATUS0  ,0x0460084c) /* [RO][32] Frame Cells Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_FRAME_CELLS_STATUS1  ,0x04600850) /* [RO][32] Frame Cells Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_STATE_STATUS         ,0x04600860) /* [RO][32] TTS State Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TTS_ISI_FREE_RANGE_STATUS ,0x0460086c) /* [RO][32] ISI Free Range Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_P1_DET_MAX               ,0x04600888) /* [RO][32] P1 Detection Maximum */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_P1_DET_STATUS            ,0x04600898) /* [RO][32] P1 Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_P1_VALID_MAX             ,0x0460089c) /* [RO][32] P1 Validation Maximum */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_P1_VALID_STATUS          ,0x046008a4) /* [RO][32] P1 Validation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_P1_INDEX                 ,0x046008ac) /* [RO][32] P1 Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_P1_DEC_STATUS            ,0x046008bc) /* [RO][32] P1 Decoder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_GI_STATUS                ,0x046008e4) /* [RO][32] Guard Interval Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_GI_FFT_SIZE_STATUS       ,0x046008f0) /* [RO][32] GI FFT Size Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_GI_CORR_MAX              ,0x046008f4) /* [RO][32] Guard Interval Detection Correlator Maximum Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_GI_CORR_MAX_INDEX        ,0x046008f8) /* [RO][32] Guard Interval Detection Correlator Maximum Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_GI_DFT_MAX               ,0x046008fc) /* [RO][32] Guard Interval Detection DFT Maximum Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_GI_DFT_DATA              ,0x04600904) /* [RO][32] Guard Interval Detection DFT Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_ACQ_STATUS            ,0x04600934) /* [RO][32] Pilot Processing Acquisition Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_PRE_STATUS            ,0x04600940) /* [RO][32] Pilot Processing C2 Preamble Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_PRE_STATISTIC         ,0x04600944) /* [RO][32] Pilot Processing C2 Preamble Statistics */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_PRE_CORR              ,0x04600948) /* [RO][32] Pilot Processing C2 Preamble Correlation */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_SP_CORR0              ,0x0460094c) /* [RO][32] Pilot Processing C2 SP Phase Correlation 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_SP_CORR1              ,0x04600950) /* [RO][32] Pilot Processing C2 SP Phase Correlation 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_SP_CORR2              ,0x04600954) /* [RO][32] Pilot Processing C2 SP Phase Correlation 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_SP_CORR3              ,0x04600958) /* [RO][32] Pilot Processing C2 SP Phase Correlation 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_TRK_STATUS            ,0x0460095c) /* [RO][32] Pilot Processing Tracking Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_CGE                   ,0x04600964) /* [RO][32] Pilot Processing Common Gain Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PP_CPE                   ,0x04600968) /* [RO][32] Pilot Processing Common Phase Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PHSDET_STATUS            ,0x04600970) /* [RO][32] Phase Detector Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_FTT_STATUS               ,0x04600988) /* [RO][32] FFT Trigger Tracking Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_FTT_RESOLUTION           ,0x0460098c) /* [RO][32] FFT Trigger Resolution Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_FTT_IFFT_STATUS          ,0x04600994) /* [RO][32] FFT Trigger Tracking IFFT Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_FTT_MAX_PATH_POWER       ,0x04600998) /* [RO][32] FFT Trigger Tracking Maximum Path Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_FTT_MAX_PATH_INDEX       ,0x0460099c) /* [RO][32] FFT Trigger Tracking Maximum Path Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_WPO_ERROR                ,0x046009ac) /* [RO][32] Window Position Optimization Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PNC_OFFSET_EN_STATUS     ,0x046009ec) /* [RO][32] Phase Noise Canceller Offset Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PNC_AVG_NOISE_DATA       ,0x046009f4) /* [RO][32] Phase Noise Canceller Average Noise Mem Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_PNC_CORR_DATA            ,0x04600a00) /* [RO][32] Phase Noise Canceller Correlation Mem Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_NE_NSE_AVG_ALL           ,0x04600a0c) /* [RO][32] Noise Estimation All-Bin Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_NE_NSE_MED_ALL           ,0x04600a10) /* [RO][32] Noise Estimation All-Bin Noise Median */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_NE_SIG_AVG_ALL           ,0x04600a14) /* [RO][32] Noise Estimation All-Bin Signal Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_NE_NSE_PER_SYM           ,0x04600a18) /* [RO][32] Noise Estimation Per Symbol Noise */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_NE_NSE_PER_SYM_AVG       ,0x04600a1c) /* [RO][32] Noise Estimation Per Symbol Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_EQ_CP_BAD_DATA           ,0x04600a30) /* [RO][32] Equalization Computed Bad Continuous Pilot Flag Memory Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_READ_DATA            ,0x04600a70) /* [RO][32] Snooper Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_READ_DATA       ,0x04600a7c) /* [RO][32] Snooper Soft Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_L1_READ_DATA    ,0x04600a88) /* [RO][32] Snooper Soft L1 Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_PLP_READ_DATA   ,0x04600a94) /* [RO][32] Snooper Soft PLP Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_RISIC_READ_DATA1 ,0x04600aa0) /* [RO][32] Snooper Soft RISIC Read Data Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_RISIC_READ_DATA2 ,0x04600aa8) /* [RO][32] Snooper Soft RISIC Read Data Iteration 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_RISIC_READ_DATA3 ,0x04600ab0) /* [RO][32] Snooper Soft RISIC Read Data Iteration 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SNP_SOFT_RISIC_READ_DATA4 ,0x04600ab8) /* [RO][32] Snooper Soft RISIC Read Data Iteration 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_STATUS0             ,0x04600acc) /* [RO][32] Deframer Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_STATUS1             ,0x04600ad0) /* [RO][32] Deframer Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_STATUS2             ,0x04600ad4) /* [RO][32] Deframer Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_STATUS3             ,0x04600ad8) /* [RO][32] Deframer Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_PHD_STATUS0         ,0x04600ae4) /* [RO][32] Deframer Preamble Header Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_PHD_STATUS1         ,0x04600ae8) /* [RO][32] Deframer Preamble Header Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_PHD_MEM_DATA        ,0x04600af0) /* [RO][32] Deframer Preamble Header Mem Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_CLN_BLK       ,0x04600afc) /* [RO][32] Deframer Dslice Type2 Header Total Blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_COR_BLK       ,0x04600b00) /* [RO][32] Deframer Dslice Type2 Header Corrected Blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_BAD_BLK       ,0x04600b04) /* [RO][32] Deframer Dslice Type2 Header Uncorrected Blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_COR_BIT       ,0x04600b08) /* [RO][32] Deframer Dslice Type2 Header Corrected Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_UNLOCK_CNT    ,0x04600b0c) /* [RO][32] Deframer Dslice Type2 Header Unlock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_LOCK_CELLS    ,0x04600b10) /* [RO][32] Deframer Dslice Type2 Header Lock Cells */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_UNLOCK_CELLS  ,0x04600b14) /* [RO][32] Deframer Dslice Type2 Header Unlock Cells */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_PLP0_STATUS0  ,0x04600b18) /* [RO][32] Deframer Dslice Type2 Header PLP0 Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_PLP0_STATUS1  ,0x04600b1c) /* [RO][32] Deframer Dslice Type2 Header PLP0 Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_PLP1_STATUS0  ,0x04600b20) /* [RO][32] Deframer Dslice Type2 Header PLP1 Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_PLP1_STATUS1  ,0x04600b24) /* [RO][32] Deframer Dslice Type2 Header PLP1 Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_ALL_STATUS0   ,0x04600b28) /* [RO][32] Deframer Dslice Type2 Header ALL Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_DFRM_TYPE2_ALL_STATUS1   ,0x04600b2c) /* [RO][32] Deframer Dslice Type2 Header ALL Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_P1                    ,0x04600b34) /* [RO][32] L1 P1 Received Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_BASIC                 ,0x04600b3c) /* [RO][32] L1 Basic Received Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_STATUS0               ,0x04600bcc) /* [RO][32] L1 Derived Parameters Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_STATUS1               ,0x04600bd0) /* [RO][32] L1 Derived Parameters Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_STATUS2               ,0x04600bd4) /* [RO][32] L1 Derived Parameters Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_STATUS3               ,0x04600bd8) /* [RO][32] L1 Derived Parameters Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_L1_STATUS4               ,0x04600bdc) /* [RO][32] L1 Derived Parameters Status 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_SYNCWORD             ,0x04600be0) /* [RO][32] TPS Syncword */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_PARAM0_DEC           ,0x04600be4) /* [RO][32] TPS Decoded Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_PARAM1_DEC           ,0x04600be8) /* [RO][32] TPS Decoded Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_PARAM0               ,0x04600bf4) /* [RO][32] TPS Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_PARAM1               ,0x04600bf8) /* [RO][32] TPS Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_MISC                ,0x04600c00) /* [RO][32] TMCC Misc Params */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_RSVD                ,0x04600c04) /* [RO][32] TMCC Reserved Param */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_CFGA                ,0x04600c08) /* [RO][32] TMCC Layer A Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_CFGB                ,0x04600c0c) /* [RO][32] TMCC Layer B Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_CFGC                ,0x04600c10) /* [RO][32] TMCC Layer C Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_PARAM0_DEC          ,0x04600c14) /* [RO][32] TMCC Decoded Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_PARAM1_DEC          ,0x04600c18) /* [RO][32] TMCC Decoded Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_PARAM0              ,0x04600c24) /* [RO][32] TMCC Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TMCC_PARAM1              ,0x04600c28) /* [RO][32] TMCC Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_TMCC_STATUS          ,0x04600c3c) /* [RO][32] TPS/TMCC Sync Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_TMCC_NBERC           ,0x04600c44) /* [RO][32] TPS/TMCC Clean Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_TMCC_CBERC           ,0x04600c48) /* [RO][32] TPS/TMCC Corrected Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_TPS_TMCC_UBERC           ,0x04600c4c) /* [RO][32] TPS/TMCC Uncorrectable Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_AC1_STATUS               ,0x04600c54) /* [RO][32] AC1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_AC1_DATA0                ,0x04600c58) /* [RO][32] AC1 data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_AC1_DATA1                ,0x04600c5c) /* [RO][32] AC1 data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_AC1_DATA2                ,0x04600c60) /* [RO][32] AC1 data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_AC1_CRC                  ,0x04600c64) /* [RO][32] AC1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SCB_TEST_STATUS          ,0x04600c70) /* [RO][32] SCB DVB-T2 Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_0_SCB_TEST_ISDBT_STATUS    ,0x04600c78) /* [RO][32] SCB ISDB-T Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_STATUS                    ,0x04601008) /* [RO][32] FEC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_SA                        ,0x0460100c) /* [RO][32] FEC Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_SNR                       ,0x04601018) /* [RO][32] FEC SNR */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_SNR_B                     ,0x0460101c) /* [RO][32] FEC SNR Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_SNR_C                     ,0x04601020) /* [RO][32] FEC SNR Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_VIT_CNT                   ,0x04601048) /* [RO][32] Viterbi Sync Integration Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_VIT_RCNT                  ,0x0460104c) /* [RO][32] Viterbi Re-encoder Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_VIT_RERR                  ,0x04601050) /* [RO][32] Viterbi Re-encoder Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_VIT_STATUS                ,0x04601054) /* [RO][32] Viterbi Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_VIT_STC                   ,0x04601058) /* [RO][32] Viterbi State Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CERC                   ,0x0460105c) /* [RO][32] RS Corrected Bit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_NBERC                  ,0x04601060) /* [RO][32] RS Clean Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CBERC                  ,0x04601064) /* [RO][32] RS Corrected Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_UBERC                  ,0x04601068) /* [RO][32] RS Uncorrectable Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CERC_B                 ,0x0460106c) /* [RO][32] RS Corrected Bit Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_NBERC_B                ,0x04601070) /* [RO][32] RS Clean Block Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CBERC_B                ,0x04601074) /* [RO][32] RS Corrected Block Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_UBERC_B                ,0x04601078) /* [RO][32] RS Uncorrectable Block Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CERC_C                 ,0x0460107c) /* [RO][32] RS Corrected Bit Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_NBERC_C                ,0x04601080) /* [RO][32] RS Clean Block Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CBERC_C                ,0x04601084) /* [RO][32] RS Corrected Block Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_UBERC_C                ,0x04601088) /* [RO][32] RS Uncorrectable Block Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CERC_ITER1             ,0x0460108c) /* [RO][32] RS Corrected Bit Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_NBERC_ITER1            ,0x04601090) /* [RO][32] RS Clean Block Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_CBERC_ITER1            ,0x04601094) /* [RO][32] RS Corrected Block Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_RS_UBERC_ITER1            ,0x04601098) /* [RO][32] RS Uncorrectable Block Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_NFERC                     ,0x046010c4) /* [RO][32] Clean Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_0_UFERC                     ,0x046010c8) /* [RO][32] Errored Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_RATESTAT                   ,0x0460127c) /* [RO][32] Average Packet Rate At The Output Of The OI */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_PLLSTAT1                   ,0x04601280) /* [RO][32] Phase Detector Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_PLLSTAT2                   ,0x04601284) /* [RO][32] PLL ISCR */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_HDRSTAT1                   ,0x04601288) /* [RO][32] Bytes 1 through 4 for BBFrame Header. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_HDRSTAT2                   ,0x0460128c) /* [RO][32] Bytes 5 through 8 for BBFrame Header. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_HDRSTAT3                   ,0x04601290) /* [RO][32] Bytes 9 through 10 for BBFrame Header and number of inband bits. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_HDRSTAT4                   ,0x04601294) /* [RO][32] Received & Computed SYNCD */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT1                  ,0x04601298) /* [RO][32] ISCR of last packet sent out to transport */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT2                  ,0x0460129c) /* [RO][32] Memory controller/combiner FSM states */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT3                  ,0x046012a0) /* [RO][32] Deframer almost full flags for PLP0 and PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_PKTSTAT_PLP0               ,0x046012a4) /* [RO][32] Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISSYSTAT_PLP0              ,0x046012a8) /* [RO][32] ISSY value and type for PLP0 packets. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_AVGSTAT1_PLP0              ,0x046012ac) /* [RO][32] Average ISCR for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_AVGSTAT2_PLP0              ,0x046012b0) /* [RO][32] Running ISCR count used in computing PLP0 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_AVGSTAT3_PLP0              ,0x046012b4) /* [RO][32] Running packet count and mode of averaging used in computing PLP0 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT4_PLP0             ,0x046012b8) /* [RO][32] Estimated ISCR of PLP0 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT5_PLP0             ,0x046012bc) /* [RO][32] Average ISCR used in estimating ISCR of PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT6_PLP0             ,0x046012c0) /* [RO][32] FIFO and NULL packet count for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT7_PLP0             ,0x046012c4) /* [RO][32] MS Bits of computed absolute TTO for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT8_PLP0             ,0x046012c8) /* [RO][32] LS Bits of computed absolute TTO for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_PKTSTAT_PLP1               ,0x046012cc) /* [RO][32] Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISSYSTAT_PLP1              ,0x046012d0) /* [RO][32] ISSY value and type for PLP0 packets. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_AVGSTAT1_PLP1              ,0x046012d4) /* [RO][32] Average ISCR for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_AVGSTAT2_PLP1              ,0x046012d8) /* [RO][32] Running ISCR count used in computing PLP1 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_AVGSTAT3_PLP1              ,0x046012dc) /* [RO][32] Running packet count and mode of averaging used in computing PLP1 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT4_PLP1             ,0x046012e0) /* [RO][32] Estimated ISCR of PLP1 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT5_PLP1             ,0x046012e4) /* [RO][32] Average ISCR used in estimating ISCR of PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT6_PLP1             ,0x046012e8) /* [RO][32] FIFO and NULL packet count for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT7_PLP1             ,0x046012ec) /* [RO][32] MS Bits of computed absolute TTO for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT8_PLP1             ,0x046012f0) /* [RO][32] LS Bits of computed absolute TTO for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_CPU_IRQSTAT                ,0x046012f8) /* [RO][32] CPU IRQ Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_CPU_STAT0                  ,0x046012fc) /* [RO][32] OI Packet Status Register (Packet Status & ISSY) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_CPU_STAT1                  ,0x04601300) /* [RO][32] OI Packet Status Register (Packet Length & DNP) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_CPU_STAT2                  ,0x04601304) /* [RO][32] OI Packet Status Register (Superframe & Frame Index) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_CPU_STAT3                  ,0x04601308) /* [RO][32] OI Packet Status Register (32 bit Header Byte) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_ERR_HI_A              ,0x04601340) /* [RO][32] BERTA Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_ERR_LO_A              ,0x04601344) /* [RO][32] BERTA Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_CNT_HI_A              ,0x04601348) /* [RO][32] BERTA Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_CNT_LO_A              ,0x0460134c) /* [RO][32] BERTA Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_ERR_HI_B              ,0x04601350) /* [RO][32] BERTB Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_ERR_LO_B              ,0x04601354) /* [RO][32] BERTB Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_CNT_HI_B              ,0x04601358) /* [RO][32] BERTB Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_CNT_LO_B              ,0x0460135c) /* [RO][32] BERTB Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_ERR_HI_C              ,0x04601360) /* [RO][32] BERTC Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_ERR_LO_C              ,0x04601364) /* [RO][32] BERTC Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_CNT_HI_C              ,0x04601368) /* [RO][32] BERTC Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BERT_CNT_LO_C              ,0x0460136c) /* [RO][32] BERTC Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISCRSTAT_PLP0              ,0x04601370) /* [RO][32] Extracted BBFrame ISCR for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BUFSTAT_PLP0               ,0x04601374) /* [RO][32] Extracted BBFrame BUFS for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_TTOSTAT_PLP0               ,0x04601378) /* [RO][32] Extracted BBFrame TTO for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT9_PLP0             ,0x0460137c) /* [RO][32] Received ISCR from PLP0 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISCRSTAT_PLP1              ,0x04601380) /* [RO][32] Extracted BBFrame ISCR for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_BUFSTAT_PLP1               ,0x04601384) /* [RO][32] Extracted BBFrame BUFS for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_TTOSTAT_PLP1               ,0x04601388) /* [RO][32] Extracted BBFrame TTO for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_COMBSTAT9_PLP1             ,0x0460138c) /* [RO][32] Received ISCR from PLP1 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISDBT_TS_BUFSIZE_A_STATUS  ,0x0460139c) /* [RO][32] ISDB-T Layer A TS Buffer Size Override */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISDBT_TS_BUFSIZE_B_STATUS  ,0x046013a0) /* [RO][32] ISDB-T Layer B TS Buffer Size Override */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_0_ISDBT_TS_BUFSIZE_C_STATUS  ,0x046013a4) /* [RO][32] ISDB-T Layer C TS Buffer Size Override */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_1_CPU_STATUS               ,0x04700000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_1_CPU_MASK_STATUS          ,0x0470000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_1_PCI_STATUS               ,0x04700018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR_1_PCI_MASK_STATUS          ,0x04700024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_1_CPU_STATUS              ,0x04700200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_1_CPU_MASK_STATUS         ,0x0470020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_1_PCI_STATUS              ,0x04700218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_INTR1_1_PCI_MASK_STATUS         ,0x04700224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_REVID                     ,0x04700400) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_SOFT_SHUTDOWN_STATUS      ,0x04700424) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_TP_IFC_STATUS             ,0x04700454) /* [RO][32] TP Interface Test Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_STATUS0                   ,0x04700468) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_INTR_STATUS0              ,0x0470046c) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_STATUS1                   ,0x04700474) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_INTR_STATUS1              ,0x04700478) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_STATUS2                   ,0x04700480) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_INTR_STATUS2              ,0x04700484) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_STATUS3                   ,0x0470048c) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_INTR_STATUS3              ,0x04700490) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_STATUS4                   ,0x04700498) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_INTR_STATUS4              ,0x0470049c) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_STATUS5                   ,0x047004a4) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_INTR_STATUS5              ,0x047004a8) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_SWIF_STATUS               ,0x047004b4) /* [RO][32] SWIF Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_SWIF_WFIFO_WRITE_ADDR     ,0x047004c0) /* [RO][32] SWIF Write FIFO Write Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_GLB_1_SWIF_RFIFO_READ_ADDR      ,0x047004d4) /* [RO][32] SWIF Write FIFO Read Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_1_CL_FEST                    ,0x04700624) /* [RO][32] Carrier Loop Fractional Estimates */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_1_CL_IEST                    ,0x04700628) /* [RO][32] Carrier Loop Integer Estimate */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_1_CL_LFO                     ,0x04700630) /* [RO][32] Carrier Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_1_TL_EST                     ,0x04700644) /* [RO][32] Timing Loop Estimate */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_1_TL_LFO                     ,0x0470064c) /* [RO][32] Timing Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FE_1_NOTCH5_FCW                 ,0x04700680) /* [RO][32] Notch5 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_SYMBOL_CNTR          ,0x04700808) /* [RO][32] OFDM Symbol Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_FFT_TRIGGER_STATUS   ,0x04700814) /* [RO][32] FFT Trigger Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_FFT_SLIP_STATUS      ,0x04700818) /* [RO][32] FFT Slip Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_PRE_SLOPE_STATUS     ,0x04700824) /* [RO][32] Pre Slope Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_POST_SLOPE_STATUS    ,0x04700830) /* [RO][32] Post Slope Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_WIN_LEFT_EDGE_STATUS ,0x0470083c) /* [RO][32] Window Left Edge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_FRAME_LENGTH_STATUS  ,0x04700844) /* [RO][32] Frame Length Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_FRAME_CELLS_STATUS0  ,0x0470084c) /* [RO][32] Frame Cells Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_FRAME_CELLS_STATUS1  ,0x04700850) /* [RO][32] Frame Cells Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_STATE_STATUS         ,0x04700860) /* [RO][32] TTS State Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TTS_ISI_FREE_RANGE_STATUS ,0x0470086c) /* [RO][32] ISI Free Range Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_P1_DET_MAX               ,0x04700888) /* [RO][32] P1 Detection Maximum */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_P1_DET_STATUS            ,0x04700898) /* [RO][32] P1 Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_P1_VALID_MAX             ,0x0470089c) /* [RO][32] P1 Validation Maximum */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_P1_VALID_STATUS          ,0x047008a4) /* [RO][32] P1 Validation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_P1_INDEX                 ,0x047008ac) /* [RO][32] P1 Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_P1_DEC_STATUS            ,0x047008bc) /* [RO][32] P1 Decoder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_GI_STATUS                ,0x047008e4) /* [RO][32] Guard Interval Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_GI_FFT_SIZE_STATUS       ,0x047008f0) /* [RO][32] GI FFT Size Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_GI_CORR_MAX              ,0x047008f4) /* [RO][32] Guard Interval Detection Correlator Maximum Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_GI_CORR_MAX_INDEX        ,0x047008f8) /* [RO][32] Guard Interval Detection Correlator Maximum Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_GI_DFT_MAX               ,0x047008fc) /* [RO][32] Guard Interval Detection DFT Maximum Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_GI_DFT_DATA              ,0x04700904) /* [RO][32] Guard Interval Detection DFT Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_ACQ_STATUS            ,0x04700934) /* [RO][32] Pilot Processing Acquisition Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_PRE_STATUS            ,0x04700940) /* [RO][32] Pilot Processing C2 Preamble Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_PRE_STATISTIC         ,0x04700944) /* [RO][32] Pilot Processing C2 Preamble Statistics */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_PRE_CORR              ,0x04700948) /* [RO][32] Pilot Processing C2 Preamble Correlation */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_SP_CORR0              ,0x0470094c) /* [RO][32] Pilot Processing C2 SP Phase Correlation 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_SP_CORR1              ,0x04700950) /* [RO][32] Pilot Processing C2 SP Phase Correlation 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_SP_CORR2              ,0x04700954) /* [RO][32] Pilot Processing C2 SP Phase Correlation 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_SP_CORR3              ,0x04700958) /* [RO][32] Pilot Processing C2 SP Phase Correlation 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_TRK_STATUS            ,0x0470095c) /* [RO][32] Pilot Processing Tracking Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_CGE                   ,0x04700964) /* [RO][32] Pilot Processing Common Gain Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PP_CPE                   ,0x04700968) /* [RO][32] Pilot Processing Common Phase Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PHSDET_STATUS            ,0x04700970) /* [RO][32] Phase Detector Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_FTT_STATUS               ,0x04700988) /* [RO][32] FFT Trigger Tracking Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_FTT_RESOLUTION           ,0x0470098c) /* [RO][32] FFT Trigger Resolution Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_FTT_IFFT_STATUS          ,0x04700994) /* [RO][32] FFT Trigger Tracking IFFT Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_FTT_MAX_PATH_POWER       ,0x04700998) /* [RO][32] FFT Trigger Tracking Maximum Path Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_FTT_MAX_PATH_INDEX       ,0x0470099c) /* [RO][32] FFT Trigger Tracking Maximum Path Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_WPO_ERROR                ,0x047009ac) /* [RO][32] Window Position Optimization Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PNC_OFFSET_EN_STATUS     ,0x047009ec) /* [RO][32] Phase Noise Canceller Offset Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PNC_AVG_NOISE_DATA       ,0x047009f4) /* [RO][32] Phase Noise Canceller Average Noise Mem Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_PNC_CORR_DATA            ,0x04700a00) /* [RO][32] Phase Noise Canceller Correlation Mem Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_NE_NSE_AVG_ALL           ,0x04700a0c) /* [RO][32] Noise Estimation All-Bin Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_NE_NSE_MED_ALL           ,0x04700a10) /* [RO][32] Noise Estimation All-Bin Noise Median */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_NE_SIG_AVG_ALL           ,0x04700a14) /* [RO][32] Noise Estimation All-Bin Signal Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_NE_NSE_PER_SYM           ,0x04700a18) /* [RO][32] Noise Estimation Per Symbol Noise */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_NE_NSE_PER_SYM_AVG       ,0x04700a1c) /* [RO][32] Noise Estimation Per Symbol Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_EQ_CP_BAD_DATA           ,0x04700a30) /* [RO][32] Equalization Computed Bad Continuous Pilot Flag Memory Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_READ_DATA            ,0x04700a70) /* [RO][32] Snooper Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_READ_DATA       ,0x04700a7c) /* [RO][32] Snooper Soft Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_L1_READ_DATA    ,0x04700a88) /* [RO][32] Snooper Soft L1 Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_PLP_READ_DATA   ,0x04700a94) /* [RO][32] Snooper Soft PLP Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_RISIC_READ_DATA1 ,0x04700aa0) /* [RO][32] Snooper Soft RISIC Read Data Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_RISIC_READ_DATA2 ,0x04700aa8) /* [RO][32] Snooper Soft RISIC Read Data Iteration 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_RISIC_READ_DATA3 ,0x04700ab0) /* [RO][32] Snooper Soft RISIC Read Data Iteration 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SNP_SOFT_RISIC_READ_DATA4 ,0x04700ab8) /* [RO][32] Snooper Soft RISIC Read Data Iteration 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_STATUS0             ,0x04700acc) /* [RO][32] Deframer Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_STATUS1             ,0x04700ad0) /* [RO][32] Deframer Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_STATUS2             ,0x04700ad4) /* [RO][32] Deframer Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_STATUS3             ,0x04700ad8) /* [RO][32] Deframer Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_PHD_STATUS0         ,0x04700ae4) /* [RO][32] Deframer Preamble Header Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_PHD_STATUS1         ,0x04700ae8) /* [RO][32] Deframer Preamble Header Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_PHD_MEM_DATA        ,0x04700af0) /* [RO][32] Deframer Preamble Header Mem Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_CLN_BLK       ,0x04700afc) /* [RO][32] Deframer Dslice Type2 Header Total Blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_COR_BLK       ,0x04700b00) /* [RO][32] Deframer Dslice Type2 Header Corrected Blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_BAD_BLK       ,0x04700b04) /* [RO][32] Deframer Dslice Type2 Header Uncorrected Blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_COR_BIT       ,0x04700b08) /* [RO][32] Deframer Dslice Type2 Header Corrected Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_UNLOCK_CNT    ,0x04700b0c) /* [RO][32] Deframer Dslice Type2 Header Unlock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_LOCK_CELLS    ,0x04700b10) /* [RO][32] Deframer Dslice Type2 Header Lock Cells */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_UNLOCK_CELLS  ,0x04700b14) /* [RO][32] Deframer Dslice Type2 Header Unlock Cells */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_PLP0_STATUS0  ,0x04700b18) /* [RO][32] Deframer Dslice Type2 Header PLP0 Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_PLP0_STATUS1  ,0x04700b1c) /* [RO][32] Deframer Dslice Type2 Header PLP0 Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_PLP1_STATUS0  ,0x04700b20) /* [RO][32] Deframer Dslice Type2 Header PLP1 Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_PLP1_STATUS1  ,0x04700b24) /* [RO][32] Deframer Dslice Type2 Header PLP1 Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_ALL_STATUS0   ,0x04700b28) /* [RO][32] Deframer Dslice Type2 Header ALL Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_DFRM_TYPE2_ALL_STATUS1   ,0x04700b2c) /* [RO][32] Deframer Dslice Type2 Header ALL Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_P1                    ,0x04700b34) /* [RO][32] L1 P1 Received Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_BASIC                 ,0x04700b3c) /* [RO][32] L1 Basic Received Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_STATUS0               ,0x04700bcc) /* [RO][32] L1 Derived Parameters Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_STATUS1               ,0x04700bd0) /* [RO][32] L1 Derived Parameters Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_STATUS2               ,0x04700bd4) /* [RO][32] L1 Derived Parameters Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_STATUS3               ,0x04700bd8) /* [RO][32] L1 Derived Parameters Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_L1_STATUS4               ,0x04700bdc) /* [RO][32] L1 Derived Parameters Status 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_SYNCWORD             ,0x04700be0) /* [RO][32] TPS Syncword */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_PARAM0_DEC           ,0x04700be4) /* [RO][32] TPS Decoded Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_PARAM1_DEC           ,0x04700be8) /* [RO][32] TPS Decoded Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_PARAM0               ,0x04700bf4) /* [RO][32] TPS Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_PARAM1               ,0x04700bf8) /* [RO][32] TPS Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_MISC                ,0x04700c00) /* [RO][32] TMCC Misc Params */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_RSVD                ,0x04700c04) /* [RO][32] TMCC Reserved Param */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_CFGA                ,0x04700c08) /* [RO][32] TMCC Layer A Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_CFGB                ,0x04700c0c) /* [RO][32] TMCC Layer B Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_CFGC                ,0x04700c10) /* [RO][32] TMCC Layer C Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_PARAM0_DEC          ,0x04700c14) /* [RO][32] TMCC Decoded Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_PARAM1_DEC          ,0x04700c18) /* [RO][32] TMCC Decoded Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_PARAM0              ,0x04700c24) /* [RO][32] TMCC Parameters 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TMCC_PARAM1              ,0x04700c28) /* [RO][32] TMCC Parameters 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_TMCC_STATUS          ,0x04700c3c) /* [RO][32] TPS/TMCC Sync Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_TMCC_NBERC           ,0x04700c44) /* [RO][32] TPS/TMCC Clean Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_TMCC_CBERC           ,0x04700c48) /* [RO][32] TPS/TMCC Corrected Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_TPS_TMCC_UBERC           ,0x04700c4c) /* [RO][32] TPS/TMCC Uncorrectable Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_AC1_STATUS               ,0x04700c54) /* [RO][32] AC1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_AC1_DATA0                ,0x04700c58) /* [RO][32] AC1 data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_AC1_DATA1                ,0x04700c5c) /* [RO][32] AC1 data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_AC1_DATA2                ,0x04700c60) /* [RO][32] AC1 data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_AC1_CRC                  ,0x04700c64) /* [RO][32] AC1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SCB_TEST_STATUS          ,0x04700c70) /* [RO][32] SCB DVB-T2 Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OFDM_1_SCB_TEST_ISDBT_STATUS    ,0x04700c78) /* [RO][32] SCB ISDB-T Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_STATUS                    ,0x04701008) /* [RO][32] FEC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_SA                        ,0x0470100c) /* [RO][32] FEC Signature Analyzer */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_SNR                       ,0x04701018) /* [RO][32] FEC SNR */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_SNR_B                     ,0x0470101c) /* [RO][32] FEC SNR Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_SNR_C                     ,0x04701020) /* [RO][32] FEC SNR Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_VIT_CNT                   ,0x04701048) /* [RO][32] Viterbi Sync Integration Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_VIT_RCNT                  ,0x0470104c) /* [RO][32] Viterbi Re-encoder Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_VIT_RERR                  ,0x04701050) /* [RO][32] Viterbi Re-encoder Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_VIT_STATUS                ,0x04701054) /* [RO][32] Viterbi Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_VIT_STC                   ,0x04701058) /* [RO][32] Viterbi State Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CERC                   ,0x0470105c) /* [RO][32] RS Corrected Bit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_NBERC                  ,0x04701060) /* [RO][32] RS Clean Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CBERC                  ,0x04701064) /* [RO][32] RS Corrected Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_UBERC                  ,0x04701068) /* [RO][32] RS Uncorrectable Block Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CERC_B                 ,0x0470106c) /* [RO][32] RS Corrected Bit Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_NBERC_B                ,0x04701070) /* [RO][32] RS Clean Block Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CBERC_B                ,0x04701074) /* [RO][32] RS Corrected Block Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_UBERC_B                ,0x04701078) /* [RO][32] RS Uncorrectable Block Counter - ISDB-T Layer B */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CERC_C                 ,0x0470107c) /* [RO][32] RS Corrected Bit Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_NBERC_C                ,0x04701080) /* [RO][32] RS Clean Block Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CBERC_C                ,0x04701084) /* [RO][32] RS Corrected Block Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_UBERC_C                ,0x04701088) /* [RO][32] RS Uncorrectable Block Counter - ISDB-T Layer C */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CERC_ITER1             ,0x0470108c) /* [RO][32] RS Corrected Bit Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_NBERC_ITER1            ,0x04701090) /* [RO][32] RS Clean Block Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_CBERC_ITER1            ,0x04701094) /* [RO][32] RS Corrected Block Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_RS_UBERC_ITER1            ,0x04701098) /* [RO][32] RS Uncorrectable Block Counter - Iteration 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_NFERC                     ,0x047010c4) /* [RO][32] Clean Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_FEC_1_UFERC                     ,0x047010c8) /* [RO][32] Errored Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_RATESTAT                   ,0x0470127c) /* [RO][32] Average Packet Rate At The Output Of The OI */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_PLLSTAT1                   ,0x04701280) /* [RO][32] Phase Detector Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_PLLSTAT2                   ,0x04701284) /* [RO][32] PLL ISCR */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_HDRSTAT1                   ,0x04701288) /* [RO][32] Bytes 1 through 4 for BBFrame Header. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_HDRSTAT2                   ,0x0470128c) /* [RO][32] Bytes 5 through 8 for BBFrame Header. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_HDRSTAT3                   ,0x04701290) /* [RO][32] Bytes 9 through 10 for BBFrame Header and number of inband bits. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_HDRSTAT4                   ,0x04701294) /* [RO][32] Received & Computed SYNCD */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT1                  ,0x04701298) /* [RO][32] ISCR of last packet sent out to transport */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT2                  ,0x0470129c) /* [RO][32] Memory controller/combiner FSM states */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT3                  ,0x047012a0) /* [RO][32] Deframer almost full flags for PLP0 and PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_PKTSTAT_PLP0               ,0x047012a4) /* [RO][32] Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISSYSTAT_PLP0              ,0x047012a8) /* [RO][32] ISSY value and type for PLP0 packets. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_AVGSTAT1_PLP0              ,0x047012ac) /* [RO][32] Average ISCR for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_AVGSTAT2_PLP0              ,0x047012b0) /* [RO][32] Running ISCR count used in computing PLP0 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_AVGSTAT3_PLP0              ,0x047012b4) /* [RO][32] Running packet count and mode of averaging used in computing PLP0 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT4_PLP0             ,0x047012b8) /* [RO][32] Estimated ISCR of PLP0 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT5_PLP0             ,0x047012bc) /* [RO][32] Average ISCR used in estimating ISCR of PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT6_PLP0             ,0x047012c0) /* [RO][32] FIFO and NULL packet count for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT7_PLP0             ,0x047012c4) /* [RO][32] MS Bits of computed absolute TTO for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT8_PLP0             ,0x047012c8) /* [RO][32] LS Bits of computed absolute TTO for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_PKTSTAT_PLP1               ,0x047012cc) /* [RO][32] Max FIFO size (based on BUFS) and number of packets in PLP0 FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISSYSTAT_PLP1              ,0x047012d0) /* [RO][32] ISSY value and type for PLP0 packets. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_AVGSTAT1_PLP1              ,0x047012d4) /* [RO][32] Average ISCR for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_AVGSTAT2_PLP1              ,0x047012d8) /* [RO][32] Running ISCR count used in computing PLP1 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_AVGSTAT3_PLP1              ,0x047012dc) /* [RO][32] Running packet count and mode of averaging used in computing PLP1 average */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT4_PLP1             ,0x047012e0) /* [RO][32] Estimated ISCR of PLP1 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT5_PLP1             ,0x047012e4) /* [RO][32] Average ISCR used in estimating ISCR of PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT6_PLP1             ,0x047012e8) /* [RO][32] FIFO and NULL packet count for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT7_PLP1             ,0x047012ec) /* [RO][32] MS Bits of computed absolute TTO for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT8_PLP1             ,0x047012f0) /* [RO][32] LS Bits of computed absolute TTO for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_CPU_IRQSTAT                ,0x047012f8) /* [RO][32] CPU IRQ Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_CPU_STAT0                  ,0x047012fc) /* [RO][32] OI Packet Status Register (Packet Status & ISSY) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_CPU_STAT1                  ,0x04701300) /* [RO][32] OI Packet Status Register (Packet Length & DNP) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_CPU_STAT2                  ,0x04701304) /* [RO][32] OI Packet Status Register (Superframe & Frame Index) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_CPU_STAT3                  ,0x04701308) /* [RO][32] OI Packet Status Register (32 bit Header Byte) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_ERR_HI_A              ,0x04701340) /* [RO][32] BERTA Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_ERR_LO_A              ,0x04701344) /* [RO][32] BERTA Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_CNT_HI_A              ,0x04701348) /* [RO][32] BERTA Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_CNT_LO_A              ,0x0470134c) /* [RO][32] BERTA Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_ERR_HI_B              ,0x04701350) /* [RO][32] BERTB Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_ERR_LO_B              ,0x04701354) /* [RO][32] BERTB Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_CNT_HI_B              ,0x04701358) /* [RO][32] BERTB Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_CNT_LO_B              ,0x0470135c) /* [RO][32] BERTB Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_ERR_HI_C              ,0x04701360) /* [RO][32] BERTC Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_ERR_LO_C              ,0x04701364) /* [RO][32] BERTC Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_CNT_HI_C              ,0x04701368) /* [RO][32] BERTC Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BERT_CNT_LO_C              ,0x0470136c) /* [RO][32] BERTC Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISCRSTAT_PLP0              ,0x04701370) /* [RO][32] Extracted BBFrame ISCR for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BUFSTAT_PLP0               ,0x04701374) /* [RO][32] Extracted BBFrame BUFS for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_TTOSTAT_PLP0               ,0x04701378) /* [RO][32] Extracted BBFrame TTO for PLP0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT9_PLP0             ,0x0470137c) /* [RO][32] Received ISCR from PLP0 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISCRSTAT_PLP1              ,0x04701380) /* [RO][32] Extracted BBFrame ISCR for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_BUFSTAT_PLP1               ,0x04701384) /* [RO][32] Extracted BBFrame BUFS for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_TTOSTAT_PLP1               ,0x04701388) /* [RO][32] Extracted BBFrame TTO for PLP1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_COMBSTAT9_PLP1             ,0x0470138c) /* [RO][32] Received ISCR from PLP1 used during packet combining */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISDBT_TS_BUFSIZE_A_STATUS  ,0x0470139c) /* [RO][32] ISDB-T Layer A TS Buffer Size Override */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISDBT_TS_BUFSIZE_B_STATUS  ,0x047013a0) /* [RO][32] ISDB-T Layer B TS Buffer Size Override */
BCHP_REGISTER_READONLY_32BIT(BCHP_ODS_OI_1_ISDBT_TS_BUFSIZE_C_STATUS  ,0x047013a4) /* [RO][32] ISDB-T Layer C TS Buffer Size Override */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS0                 ,0x04811200) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS0            ,0x0481120c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS1                 ,0x04811218) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS1            ,0x04811224) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS2                 ,0x04811230) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS2            ,0x0481123c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_REVID                  ,0x04811300) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER0_COUNT           ,0x04811344) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER1_COUNT           ,0x0481134c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER2_COUNT           ,0x04811354) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER3_COUNT           ,0x0481135c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSTI_BSTI_STATUS_RDATA          ,0x04811404) /* [RO][32] Indicate the status of BSTI and read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_MEASUREMENT_STATUS ,0x04811500) /* [RO][32] Indicate temperature measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_INTERRUPT_TEMPERATURE ,0x0481151c) /* [RO][32] Temperature code associated with temperature interrupt event */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS   ,0x04811804) /* [RO][32] MEMORY ASSIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS ,0x0481180c) /* [RO][32] VOLTAGE REGULATOR STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS      ,0x04811810) /* [RO][32] S2 STANDBY STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VTRAP_STATUS           ,0x04811814) /* [RO][32] VTRAP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_STATUS             ,0x04811820) /* [RO][32] OTP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_AVS_INFO           ,0x04811824) /* [RO][32] OTP AVS INFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_REVID                  ,0x04811840) /* [RO][32] REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_AVS_STATUS_IN          ,0x04811850) /* [RO][32] AVS STATUS IN */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY ,0x04812004) /* [RO][32] Indicate measurement unit is busy and SW should not de-assert sw_takeover while this is asserted */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_LAST_MEASURED_SENSOR    ,0x04812090) /* [RO][32] The last sensor that has been measured */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS     ,0x04812094) /* [RO][32] Indicate AVS interrupts status whether they are triggered or not */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS ,0x04812200) /* [RO][32] Indicate PVT monitor sel 000(Temperature Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS ,0x04812204) /* [RO][32] Indicate PVT monitor sel 001(0p85V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS ,0x04812208) /* [RO][32] Indicate PVT monitor sel 010(0p85V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS ,0x0481220c) /* [RO][32] Indicate PVT monitor sel 011(1V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS ,0x04812210) /* [RO][32] Indicate PVT monitor sel 100(1V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS ,0x04812214) /* [RO][32] Indicate PVT monitor sel 101(1p8V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS ,0x04812218) /* [RO][32] Indicate PVT monitor sel 110(3p3V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS ,0x0481221c) /* [RO][32] Indicate PVT monitor sel 111(Testmode Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0 ,0x04812220) /* [RO][32] Indicate central rosc 0 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1 ,0x04812224) /* [RO][32] Indicate central rosc 1 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2 ,0x04812228) /* [RO][32] Indicate central rosc 2 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3 ,0x0481222c) /* [RO][32] Indicate central rosc 3 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4 ,0x04812230) /* [RO][32] Indicate central rosc 4 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5 ,0x04812234) /* [RO][32] Indicate central rosc 5 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6 ,0x04812238) /* [RO][32] Indicate central rosc 6 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7 ,0x0481223c) /* [RO][32] Indicate central rosc 7 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8 ,0x04812240) /* [RO][32] Indicate central rosc 8 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9 ,0x04812244) /* [RO][32] Indicate central rosc 9 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10 ,0x04812248) /* [RO][32] Indicate central rosc 10 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11 ,0x0481224c) /* [RO][32] Indicate central rosc 11 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12 ,0x04812250) /* [RO][32] Indicate central rosc 12 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13 ,0x04812254) /* [RO][32] Indicate central rosc 13 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14 ,0x04812258) /* [RO][32] Indicate central rosc 14 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15 ,0x0481225c) /* [RO][32] Indicate central rosc 15 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16 ,0x04812260) /* [RO][32] Indicate central rosc 16 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17 ,0x04812264) /* [RO][32] Indicate central rosc 17 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18 ,0x04812268) /* [RO][32] Indicate central rosc 18 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19 ,0x0481226c) /* [RO][32] Indicate central rosc 19 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20 ,0x04812270) /* [RO][32] Indicate central rosc 20 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21 ,0x04812274) /* [RO][32] Indicate central rosc 21 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22 ,0x04812278) /* [RO][32] Indicate central rosc 22 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23 ,0x0481227c) /* [RO][32] Indicate central rosc 23 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24 ,0x04812280) /* [RO][32] Indicate central rosc 24 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25 ,0x04812284) /* [RO][32] Indicate central rosc 25 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26 ,0x04812288) /* [RO][32] Indicate central rosc 26 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27 ,0x0481228c) /* [RO][32] Indicate central rosc 27 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28 ,0x04812290) /* [RO][32] Indicate central rosc 28 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29 ,0x04812294) /* [RO][32] Indicate central rosc 29 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30 ,0x04812298) /* [RO][32] Indicate central rosc 30 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31 ,0x0481229c) /* [RO][32] Indicate central rosc 31 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32 ,0x048122a0) /* [RO][32] Indicate central rosc 32 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33 ,0x048122a4) /* [RO][32] Indicate central rosc 33 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34 ,0x048122a8) /* [RO][32] Indicate central rosc 34 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35 ,0x048122ac) /* [RO][32] Indicate central rosc 35 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS ,0x048122e0) /* [RO][32] Represent sampled data from the central rosc's all_idl_hi_oscs and all_idl_low_oscs signals for test/debug purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS ,0x04812800) /* [RO][32] Indicate power watchdog failure measurement data and validity of the data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG ,0x04812804) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1 ,0x04812808) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_2 ,0x0481280c) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_3 ,0x04812810) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR ,0x04812dfc) /* [RO][32] Indicate the faulty sensor where the threshold1 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR ,0x04812efc) /* [RO][32] Indicate the faulty sensor where the threshold2 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_ID               ,0x04818000) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_CAPABILITY       ,0x04818004) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_STATUS           ,0x0481800c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_AVS_ROSC_COUNT        ,0x0481801c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_ID               ,0x04818040) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_CAPABILITY       ,0x04818044) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_STATUS           ,0x0481804c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_AVS_ROSC_COUNT        ,0x0481805c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_ID               ,0x04818080) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_CAPABILITY       ,0x04818084) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_STATUS           ,0x0481808c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_AVS_ROSC_COUNT        ,0x0481809c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_ID               ,0x048180c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_CAPABILITY       ,0x048180c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_STATUS           ,0x048180cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_AVS_ROSC_COUNT        ,0x048180dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_ID               ,0x04818100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_CAPABILITY       ,0x04818104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_STATUS           ,0x0481810c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_AVS_ROSC_COUNT        ,0x0481811c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_ID               ,0x04818140) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_CAPABILITY       ,0x04818144) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_STATUS           ,0x0481814c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_AVS_ROSC_COUNT        ,0x0481815c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_ID               ,0x04818180) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_CAPABILITY       ,0x04818184) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_STATUS           ,0x0481818c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_AVS_ROSC_COUNT        ,0x0481819c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_ID               ,0x048181c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_CAPABILITY       ,0x048181c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_STATUS           ,0x048181cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_AVS_ROSC_COUNT        ,0x048181dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_ID               ,0x04818200) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_CAPABILITY       ,0x04818204) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_STATUS           ,0x0481820c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_AVS_ROSC_COUNT        ,0x0481821c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_ID               ,0x04818240) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_CAPABILITY       ,0x04818244) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_STATUS           ,0x0481824c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_AVS_ROSC_COUNT        ,0x0481825c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_REGISTERS_PMB_ERROR_STATUS  ,0x0481a008) /* [RO][32] Indicate if there was erroneous PMB transaction along with address and type of transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_FAMILY_ID                        ,0x04820400) /* [RO][32] Chip Family ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_PRODUCT_ID                       ,0x04820404) /* [RO][32] Product ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_EXT_DIAG_TP_OUT_READ             ,0x04820628) /* [RO][32] Ext. Diag. / TP Out Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_GPIO_READ                        ,0x04820638) /* [RO][32] GPIO Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_GPO_READ                         ,0x0482063c) /* [RO][32] GPO Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_SF_READ                          ,0x04820644) /* [RO][32] SF Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_BSC_READ                         ,0x04820648) /* [RO][32] BSC Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_EJTAG_READ                       ,0x0482064c) /* [RO][32] EJTAG Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_MISC_READ                        ,0x04820650) /* [RO][32] Misc Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_DIAG_OUT1                        ,0x04820658) /* [RO][32] Testport / Diagnostic Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_DIAG_OUT0                        ,0x0482065c) /* [RO][32] Testport / Diagnostic Read Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA7                       ,0x048206e8) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA6                       ,0x048206ec) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA5                       ,0x048206f0) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA4                       ,0x048206f4) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA3                       ,0x048206f8) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA2                       ,0x048206fc) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA1                       ,0x04820700) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_ICID_DATA0                       ,0x04820704) /* [RO][32] ICID Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TM_MEMORY_POWER_CTRL_2              ,0x04820730) /* [RO][32] MEMORY POWER Control Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_OCTOPUS_IRQ_STATUS                  ,0x04820c00) /* [RO][32] Octopus Level2 Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_OCTOPUS_IRQ_MASK_STATUS             ,0x04820c0c) /* [RO][32] Octopus Level2 Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_0           ,0x04821014) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_1           ,0x04821018) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_2           ,0x0482101c) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_3           ,0x04821020) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_4           ,0x04821024) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_5           ,0x04821028) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_6           ,0x0482102c) /* [RO][32] General status register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_7           ,0x04821030) /* [RO][32] General status register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_8           ,0x04821034) /* [RO][32] General status register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_9           ,0x04821038) /* [RO][32] General status register 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_10          ,0x0482103c) /* [RO][32] General status register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_11          ,0x04821040) /* [RO][32] General status register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_12          ,0x04821044) /* [RO][32] General status register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_13          ,0x04821048) /* [RO][32] General status register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_14          ,0x0482104c) /* [RO][32] General status register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_15          ,0x04821050) /* [RO][32] General status register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_16          ,0x04821054) /* [RO][32] General status register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_17          ,0x04821058) /* [RO][32] General status register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_18          ,0x0482105c) /* [RO][32] General status register 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT0                      ,0x04821830) /* [RO][32] BSC Read Data Byte 0 / Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT1                      ,0x04821834) /* [RO][32] BSC Read Data Byte 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT2                      ,0x04821838) /* [RO][32] BSC Read Data Byte 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT3                      ,0x0482183c) /* [RO][32] BSC Read Data Byte 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT4                      ,0x04821840) /* [RO][32] BSC Read Data Byte 4 / Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT5                      ,0x04821844) /* [RO][32] BSC Read Data Byte 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT6                      ,0x04821848) /* [RO][32] BSC Read Data Byte 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT7                      ,0x0482184c) /* [RO][32] BSC Read Data Byte 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT0                      ,0x048218b0) /* [RO][32] BSC Read Data Byte 0 / Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT1                      ,0x048218b4) /* [RO][32] BSC Read Data Byte 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT2                      ,0x048218b8) /* [RO][32] BSC Read Data Byte 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT3                      ,0x048218bc) /* [RO][32] BSC Read Data Byte 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT4                      ,0x048218c0) /* [RO][32] BSC Read Data Byte 4 / Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT5                      ,0x048218c4) /* [RO][32] BSC Read Data Byte 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT6                      ,0x048218c8) /* [RO][32] BSC Read Data Byte 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT7                      ,0x048218cc) /* [RO][32] BSC Read Data Byte 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT0                      ,0x04821930) /* [RO][32] BSC Read Data Byte 0 / Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT1                      ,0x04821934) /* [RO][32] BSC Read Data Byte 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT2                      ,0x04821938) /* [RO][32] BSC Read Data Byte 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT3                      ,0x0482193c) /* [RO][32] BSC Read Data Byte 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT4                      ,0x04821940) /* [RO][32] BSC Read Data Byte 4 / Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT5                      ,0x04821944) /* [RO][32] BSC Read Data Byte 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT6                      ,0x04821948) /* [RO][32] BSC Read Data Byte 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT7                      ,0x0482194c) /* [RO][32] BSC Read Data Byte 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER0_STAT                   ,0x04821998) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER1_STAT                   ,0x0482199c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER2_STAT                   ,0x048219a0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER3_STAT                   ,0x048219a4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_WDCOUNT                       ,0x048219b8) /* [RO][32] TIMER PCI INTERRUPT ENABLE REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_CAPT_DATA                      ,0x04821c0c) /* [RO][32] Diag Capture Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_CAPT_DATA_MEM_START_ADDR       ,0x04821c14) /* [RO][32] Diag Capture Start Memory Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_CAPT_DATA_MEM_END_ADDR         ,0x04821c18) /* [RO][32] Diag Capture End Memory Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_CAPT_DATA_COUNT                ,0x04821c1c) /* [RO][32] Diag Capture Data Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_CAPT_CRC_IN                    ,0x04821c50) /* [RO][32] CRC of input data to memory */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_CAPT_CRC_OUT                   ,0x04821c54) /* [RO][32] CRC of output data from the memory */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS     ,0x04828030) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL4_SYS_PLL_STATUS          ,0x0482804c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  ,0x04828054) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    ,0x04828060) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       ,0x04828064) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   ,0x04828068) /* [RO][32] Clock Monitor View Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CORE_MTAP_INST_CLOCK_ENABLE_STATUS ,0x04828070) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DS_TOPA_0_INST_CLOCK_DISABLE_STATUS ,0x04828080) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DS_TOPA_0_INST_CLOCK_ENABLE_STATUS ,0x04828088) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DS_TOPA_1_INST_CLOCK_DISABLE_STATUS ,0x04828094) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DS_TOPA_1_INST_CLOCK_ENABLE_STATUS ,0x0482809c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS ,0x048280a8) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS ,0x048280b0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_OCTOPUS_INST_CLOCK_DISABLE_STATUS ,0x048280b8) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_OCTOPUS_INST_CLOCK_ENABLE_STATUS ,0x048280c0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ODS_RCVR_TOP_0_INST_CLOCK_DISABLE_STATUS ,0x048280d4) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ODS_RCVR_TOP_0_INST_CLOCK_ENABLE_STATUS ,0x048280dc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ODS_RCVR_TOP_1_INST_CLOCK_DISABLE_STATUS ,0x048280e8) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ODS_RCVR_TOP_1_INST_CLOCK_ENABLE_STATUS ,0x048280f0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     ,0x04828104) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS    ,0x0482810c) /* [RO][32] PLL4_SYS Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_T2_BICM_TOP_0_INST_CLOCK_ENABLE_STATUS ,0x04828120) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_T2_BICM_TOP_1_INST_CLOCK_ENABLE_STATUS ,0x04828128) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UFE_TOP_0_INST_CLOCK_DISABLE_STATUS ,0x04828134) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UFE_TOP_0_INST_CLOCK_ENABLE_STATUS ,0x0482813c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UFE_TOP_1_INST_CLOCK_DISABLE_STATUS ,0x04828148) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UFE_TOP_1_INST_CLOCK_ENABLE_STATUS ,0x04828150) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_0            ,0x04b020b0) /* [RO][32] TV Status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_1            ,0x04b020b4) /* [RO][32] TV Status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_2            ,0x04b020b8) /* [RO][32] TV Status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_3            ,0x04b020bc) /* [RO][32] TV Status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_4            ,0x04b020c0) /* [RO][32] TV Status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_5            ,0x04b020c4) /* [RO][32] TV Status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_6            ,0x04b020c8) /* [RO][32] TV Status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_7            ,0x04b020cc) /* [RO][32] TV Status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_8            ,0x04b020d0) /* [RO][32] TV Status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF0_STATUS           ,0x04b0240c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF1_STATUS           ,0x04b0241c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF2_STATUS           ,0x04b0242c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF3_STATUS           ,0x04b0243c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF4_STATUS           ,0x04b0244c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF5_STATUS           ,0x04b0245c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF6_STATUS           ,0x04b0246c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF7_STATUS           ,0x04b0247c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF8_STATUS           ,0x04b0248c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF9_STATUS           ,0x04b0249c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF10_STATUS          ,0x04b024ac) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF11_STATUS          ,0x04b024bc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF12_STATUS          ,0x04b024cc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF13_STATUS          ,0x04b024dc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF14_STATUS          ,0x04b024ec) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF15_STATUS          ,0x04b024fc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_MTSIF_TX0_STATUS       ,0x04b02568) /* [RO][32] FE_MTSIF_TX0_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_MTSIF_TX1_STATUS       ,0x04b025b8) /* [RO][32] FE_MTSIF_TX1_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_CHIP_SUB_VARIANT_ID    ,0x04b02708) /* [RO][32] Chip Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_MTAP_CONTROL_DEMOD_XPT_FE_MTAP_STATUS ,0x07800004) /* [RO][32] DEMOD_XPT_FE_MTAP_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_MTAP_CONTROL_DEMOD_XPT_FE_MTAP_RSP_MSG_0 ,0x07800030) /* [RO][32] DEMOD_XPT_FE_MTAP_RSP_MSG_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MTAP_CONTROL_DEMOD_XPT_FE_MTAP_RSP_MSG_1 ,0x07800034) /* [RO][32] DEMOD_XPT_FE_MTAP_RSP_MSG_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MTAP_CONTROL_DEMOD_XPT_FE_MTAP_RSP_MSG_2 ,0x07800038) /* [RO][32] DEMOD_XPT_FE_MTAP_RSP_MSG_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MTAP_CONTROL_DEMOD_XPT_FE_MTAP_RSP_MSG_3 ,0x0780003c) /* [RO][32] DEMOD_XPT_FE_MTAP_RSP_MSG_3 */

/* End of File */
