
.param CMOS7_ADB_DAB_VDD=3.3
.param R_LOAD=1e+8
.param C_LOAD=2e-14

.model cmos7ADC ADC(settlingtime=0 uppervoltagelimit={CMOS7_ADB_DAB_VDD} lowervoltagelimit=0)
.model cmos7DAC DAC(tr=6e-11 tf=6e-11 r=0.1)

.subckt da_real out
YDAC DA_REAL out 0 realDAC
Rdac out 0 1meg
.model realDAC DAC(tr=1e-11 tf=1e-11 r=.1)
.ends

.subckt ad_invd0 in
.include cmos7_soi_0.model
.include invd0_0.cir
V_VDD  vdd  0  {CMOS7_ADB_DAB_VDD}
Xinv1 vdd 0 in inv invd0
cload inv 0 {C_LOAD}
rload inv 0 {R_LOAD}
YADC AD_INVD0 in 0 cmos7ADC
.ends

.subckt da_invd0 out
.include cmos7_soi_1.model
.include invd0_1.cir
V_VDD  vdd  0  {CMOS7_ADB_DAB_VDD}
Xinv1 vdd 0 vp out invd0
YDAC DA_INVD0 vp 0 cmos7DAC
YADC DA_MON_INVD0 out 0 cmos7ADC
.ends
