{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682876381540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682876381545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 12:39:41 2023 " "Processing started: Sun Apr 30 12:39:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682876381545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682876381545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c synthesizer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682876381546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682876382503 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383773 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383773 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383774 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383774 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383774 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383774 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383775 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383775 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383775 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383775 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383776 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383776 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383776 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383776 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383777 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383777 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383777 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383777 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383778 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383778 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383778 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383778 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876383778 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383779 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383779 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383779 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383779 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383779 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383780 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383780 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383780 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383780 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383781 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383781 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383781 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383781 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383781 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383782 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383782 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383782 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383782 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383782 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383783 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383783 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383783 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876383783 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384871 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384872 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384873 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384873 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384873 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384873 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384874 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384875 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384875 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384875 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384875 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384875 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384876 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384876 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384876 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876384876 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384877 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384878 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384879 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384880 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384880 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384880 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384880 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384880 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384881 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384881 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876384881 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385979 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385979 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385980 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385980 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385980 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385980 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385980 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385981 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385981 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385981 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385981 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385982 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385982 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385982 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385982 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385982 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385983 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385983 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385983 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385983 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385984 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385984 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1682876385984 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385984 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385984 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385985 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385985 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385985 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385985 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385985 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385986 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385986 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385986 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385986 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385987 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385987 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385987 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385987 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385987 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385988 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385988 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385988 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385988 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/altera_fft_single_port_rom.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385988 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385989 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/ECE_385/FPGA-MIDI-Synthesizer/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1682876385989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 138 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 138 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682876386198 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 30 12:39:46 2023 " "Processing ended: Sun Apr 30 12:39:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682876386198 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682876386198 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682876386198 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682876386198 ""}
