<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$12_INV$820 <= (BCD(4) AND NOT BCD(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_SC$30 <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_SC$31 <= (NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2));
</td></tr><tr><td>
FDCPE_CATHODES0: FDCPE port map (CATHODES(0),'0','0',CATHODES_CLR(0),CATHODES_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CATHODES_CLR(0) <= (NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CATHODES_PRE(0) <= (CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2));
</td></tr><tr><td>
FDCPE_CATHODES1: FDCPE port map (CATHODES(1),'0','0',CATHODES_CLR(1),CATHODES_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CATHODES_CLR(1) <= (CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CATHODES_PRE(1) <= (NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2));
</td></tr><tr><td>
FTCPE_CLK_DIV0: FTCPE port map (CLK_DIV(0),'1',SEL,'0','0');
</td></tr><tr><td>
FTCPE_CLK_DIV1: FTCPE port map (CLK_DIV(1),CLK_DIV(0),SEL,'0','0');
</td></tr><tr><td>
FTCPE_CLK_DIV2: FTCPE port map (CLK_DIV(2),CLK_DIV_T(2),SEL,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_DIV_T(2) <= (CLK_DIV(0) AND CLK_DIV(1));
</td></tr><tr><td>
FTCPE_CLK_DIV3: FTCPE port map (CLK_DIV(3),CLK_DIV_T(3),SEL,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_DIV_T(3) <= (CLK_DIV(0) AND CLK_DIV(1) AND CLK_DIV(2));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
LED <= NOT SW;
</td></tr><tr><td>
FDCPE_SEVEN_SEG0: FDCPE port map (SEVEN_SEG(0),'0','0',SEVEN_SEG_0/SEVEN_SEG_0_RSTF,SEVEN_SEG_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SEVEN_SEG_PRE(0) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_0/SEVEN_SEG_0_RSTF);
</td></tr><tr><td>
FDCPE_SEVEN_SEG1: FDCPE port map (SEVEN_SEG(1),'0','0',SEVEN_SEG_CLR(1),SEVEN_SEG_1/SEVEN_SEG_1_SETF);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SEVEN_SEG_CLR(1) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_1/SEVEN_SEG_1_SETF);
</td></tr><tr><td>
FDCPE_SEVEN_SEG2: FDCPE port map (SEVEN_SEG(2),'0','0',SEVEN_SEG_2/SEVEN_SEG_2_RSTF,SEVEN_SEG_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SEVEN_SEG_PRE(2) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_2/SEVEN_SEG_2_RSTF);
</td></tr><tr><td>
FDCPE_SEVEN_SEG3: FDCPE port map (SEVEN_SEG(3),'0','0',SEVEN_SEG_3/SEVEN_SEG_3_RSTF,NOT SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT);
</td></tr><tr><td>
FDCPE_SEVEN_SEG4: FDCPE port map (SEVEN_SEG(4),'0','0',SEVEN_SEG_CLR(4),SEVEN_SEG_4/SEVEN_SEG_4_SETF);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SEVEN_SEG_CLR(4) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_4/SEVEN_SEG_4_SETF);
</td></tr><tr><td>
FDCPE_SEVEN_SEG5: FDCPE port map (SEVEN_SEG(5),'0','0',SEVEN_SEG_5/SEVEN_SEG_5_RSTF,SEVEN_SEG_PRE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SEVEN_SEG_PRE(5) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF);
</td></tr><tr><td>
FDCPE_SEVEN_SEG6: FDCPE port map (SEVEN_SEG(6),'0','0',SEVEN_SEG_6/SEVEN_SEG_6_RSTF,SEVEN_SEG_6/SEVEN_SEG_6_SETF);
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_0/SEVEN_SEG_0_RSTF <= ((EXP17_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_1/SEVEN_SEG_1_SETF <= ((EXP8_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(3) AND BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(3) AND BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND BCD(0) AND BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(3) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(2) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_2/SEVEN_SEG_2_RSTF <= ((EXP11_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(3) AND BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(2) AND NOT BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(2) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(3) AND BCD(2) AND BCD(0) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(0) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(3) AND BCD(2) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_3/SEVEN_SEG_3_RSTF <= ((EXP23_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(2) AND NOT BCD(0) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SEVEN_SEG_5/SEVEN_SEG_5_RSTF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND NOT BCD(2) AND NOT BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT <= ((EXP28_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND $OpTx$FX_SC$30 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(0) AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_SC$31 AND NOT SEVEN_SEG_4/SEVEN_SEG_4_SETF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT $OpTx$FX_SC$30 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31 AND NOT SEVEN_SEG_4/SEVEN_SEG_4_SETF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND NOT $OpTx$FX_SC$30 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP31_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(3) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_2/SEVEN_SEG_2_RSTF AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT BCD(3) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SEVEN_SEG_2/SEVEN_SEG_2_RSTF AND $OpTx$FX_SC$30 AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(2) AND BCD(5) AND NOT $OpTx$FX_SC$30 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SEVEN_SEG_2/SEVEN_SEG_2_RSTF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	SEVEN_SEG_2/SEVEN_SEG_2_RSTF)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT BCD(2) AND NOT $OpTx$FX_SC$30 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT BCD(5) AND NOT $OpTx$FX_SC$30 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT SEVEN_SEG_2/SEVEN_SEG_2_RSTF AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$FX_SC$30 AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_4/SEVEN_SEG_4_SETF <= ((BCD(1) AND BCD(3) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(2) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(3) AND NOT BCD(2) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP16_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(3) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(3) AND BCD(0) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(3) AND BCD(2) AND BCD(0) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(0) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(3) AND BCD(2) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(3) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(3) AND BCD(2) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_5/SEVEN_SEG_5_RSTF <= (($OpTx$$OpTx$FX_DC$12_INV$820.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(3) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(3) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND NOT BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(4) AND BCD(2) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_6/SEVEN_SEG_6_RSTF <= ((EXP20_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND NOT BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(4) AND BCD(2) AND BCD(0) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
</td></tr><tr><td>
SEVEN_SEG_6/SEVEN_SEG_6_SETF <= ((EXP27_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(2) AND NOT BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(3) AND BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND BCD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND BCD(0) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(2) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND NOT BCD(3) AND NOT BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND NOT BCD(3) AND BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(4) AND BCD(5) AND NOT CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(4) AND BCD(2) AND BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND BCD(3) AND NOT BCD(0) AND BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BCD(1) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
