set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {realclock.vho realclock_vhd.sdo}}
	{{"Fast Model"} {realclock_fast.vho realclock_vhd_fast.sdo}}
}
