<!DOCTYPE html>
<html lang="en">
  <head>
    <title>Syllabus</title>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    
    <link rel="stylesheet" href="/style.css"><!-- import the webpage's stylesheet -->

  </head>  
  <body>
    <header>
        <nav>
            <ul>
                <h1>ECEN 340</h1> <h2>Syllabus</h2>
                <li><a href="index.html">Home</a></li>
                <li><a href="reading.html">Reading</a></li>
            </ul>
        </nav>
    </header>
    
<div id="course_syllabus" style="margin-bottom: 10px;" class="user_content enhanced">
  <div class="byui ecen340-jackr">
<div class="WordSection1">
<h2><em>Course Introduction</em></h2>
<p class="pagetext" style="line-height: 150%;">Hierarchical design of digital systems.&nbsp; Circuit synthesis and simulation using the Verilog hardware description language.&nbsp; Circuit implementation with field programmable gate arrays (FPGAs).&nbsp; Technical reports and presentations are required.&nbsp; Laboratory exercises are included.</p>
<h2><em>Course Prerequisites</em></h2>
<p><span>ECEN 160,</span>&nbsp;ECEN 160L, ECEN 260</p>
<h2><em>Instructor Contact Information</em></h2>
<p>Office Phone: 208-496-7626</p>
<p>Office: STC320V</p>
<p>Office Hours:<em><br></em>M-F - 11:45AM - 12:45PM<br>(Or by appointment)</p>
<h2><em>Course Outcomes</em></h2>
<p class="pagetext" style="line-height: 150%;">At the conclusion of this course you should&nbsp;be able to:</p>
<p class="pagetext" style="line-height: 150%;">1. Develop and evaluate complex combinational and sequential circuits.</p>
<p class="pagetext" style="line-height: 150%;">2. Describe digital systems in Verilog HDL.</p>
<p class="pagetext" style="line-height: 150%;">3. Simulate and debug Verilog-based digital systems.</p>
<p class="pagetext" style="line-height: 150%;">4. Synthesize Verilog designs and evaluate using the ARTIX 7 FPGA.</p>
<p class="pagetext" style="line-height: 150%;">5. Analyze timing of digital systems.</p>
<h2><em>Homework and Lab Projects</em></h2>
<p class="pagetext" style="line-height: 150%;">Homework will generally be assigned weekly.</p>
<p class="pagetext" style="line-height: 150%;">After the initial week of class, lab projects will be a&nbsp;major emphasis in the course to solidify your understanding of Verilog-based Digital System Design. &nbsp;Labs will be graded on both functionality (50%) and lab report content (50%).</p>
<ul>
<li class="pagetext" style="line-height: 150%;">Lab Functionality – Labs must be fully functional and on time for full credit.</li>
<li class="pagetext" style="line-height: 150%;">Lab Report Content – Please submit well-documented Verilog code and applicable design notes for full credit. You will need to carefully follow the instructions provided for each lab.</li>
</ul>
<p class="pagetext" style="line-height: 150%;">Late assignments and labs will be subject a penalty of 10% per day up to&nbsp;50% of the possible points. &nbsp;There will be no points awarded if the assignment or lab is more than two weeks late.<span>&nbsp; </span>If there is a <u>true</u> emergency, let’s talk.</p>
<h2><em>Quizzes</em></h2>
<p class="pagetext" style="line-height: 150%;">There will be regular in-class quizzes on the assigned preparation materials.</p>
<h2><em>Grading Schemes</em></h2>
<table style="border-collapse: collapse; width: 100%;" border="1">
<tbody>
<tr>
<td style="width: 8.68294%;">Reading Preparation&nbsp;and Attendance</td>
<td style="width: 0.97561%; text-align: right;">10%</td>
</tr>
<tr>
<td style="width: 8.68294%;"><span class="pagetext2">Homework</span></td>
<td style="width: 0.97561%; text-align: right;">20%</td>
</tr>
<tr>
<td style="width: 8.68294%;"><span class="pagetext2">Lab Projects</span></td>
<td style="width: 0.97561%; text-align: right;">30%</td>
</tr>
<tr>
<td style="width: 8.68294%;">Midterm Exam</td>
<td style="width: 0.97561%; text-align: right;">15%</td>
</tr>
<tr>
<td style="width: 8.68294%;"><span class="pagetext2">Final Exam</span></td>
<td style="width: 0.97561%; text-align: right;">15%</td>
</tr>
<tr>
<td style="width: 8.68294%;">Project</td>
<td style="width: 0.97561%; text-align: right;">10%</td>
</tr>
<tr>
<td style="width: 8.68294%;"><strong>Total</strong></td>
<td style="width: 0.97561%; text-align: right;"><strong>100%</strong></td>
</tr>
</tbody>
</table>
<p>&nbsp;</p>
<table cellspacing="5">
<tbody>
<tr>
<td colspan="8">Standard BYU-Idaho Grading Scale</td>
</tr>
<tr>
<td>94-100%</td>
<td>A</td>
<td rowspan="4"></td>
<td>90-92.9%</td>
<td>A-</td>
<td rowspan="4"></td>
<td>87-89.9%</td>
<td>B+</td>
</tr>
<tr>
<td>83-86.9%</td>
<td>B</td>
<td>80-82.9%</td>
<td>B-</td>
<td>77-79.9%</td>
<td>C+</td>
</tr>
<tr>
<td>73-76.9%</td>
<td>C</td>
<td>70-72.9%</td>
<td>C-</td>
<td>67-69.9%</td>
<td>D+</td>
</tr>
<tr>
<td>63-66.9%</td>
<td>D</td>
<td>60-62.9%</td>
<td>D-</td>
<td>Below 60%</td>
<td>F</td>
</tr>
</tbody>
</table>

<table id="syllabus" class="ic-Table ic-Table--condensed">
  <thead>
    <tr>
      <th scope="col" style="width: 25%;">Date</th>
      <th scope="col" style="width: 75%;">
        <div style="float: right;"></div>
        Details
      </th>
    </tr>
  </thead></table></div></div></div>
  <footer>
        <div class = "leftcol">  <p>&copy; 2019 - Kyle Tolliver | ECEN 340 - Digital System Design</p></div>
        <div class = "rightcol"> <p>Syllabus</p></div>
    </footer>
    </body>
</html>