 4-Bit Binary Adder with 7-Segment Display
Structural VHDL implementation of a 4-bit Full Adder using 1-bit adder components.
Features:
- 4-bit addition using structural architecture.
- Binary to BCD conversion.
- Output display on 7-Segment HEX (Units and Tens).
