// Seed: 2600810140
module module_0 #(
    parameter id_12 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_12 : 1] id_16;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6;
  logic ["" -  1 : 1] id_7;
  assign #id_8 id_5 = id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_1,
      id_8,
      id_6,
      id_4,
      id_3
  );
endmodule
