# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 358 \
    name p_ZL8weights2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_0 \
    op interface \
    ports { p_ZL8weights2_0_address0 { O 8 vector } p_ZL8weights2_0_ce0 { O 1 bit } p_ZL8weights2_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 359 \
    name p_ZL8weights2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_1 \
    op interface \
    ports { p_ZL8weights2_1_address0 { O 8 vector } p_ZL8weights2_1_ce0 { O 1 bit } p_ZL8weights2_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 360 \
    name p_ZL8weights2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_2 \
    op interface \
    ports { p_ZL8weights2_2_address0 { O 8 vector } p_ZL8weights2_2_ce0 { O 1 bit } p_ZL8weights2_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 361 \
    name p_ZL8weights2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_3 \
    op interface \
    ports { p_ZL8weights2_3_address0 { O 8 vector } p_ZL8weights2_3_ce0 { O 1 bit } p_ZL8weights2_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 362 \
    name p_ZL8weights2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_4 \
    op interface \
    ports { p_ZL8weights2_4_address0 { O 8 vector } p_ZL8weights2_4_ce0 { O 1 bit } p_ZL8weights2_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name p_ZL8weights2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_5 \
    op interface \
    ports { p_ZL8weights2_5_address0 { O 8 vector } p_ZL8weights2_5_ce0 { O 1 bit } p_ZL8weights2_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name p_ZL8weights2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_6 \
    op interface \
    ports { p_ZL8weights2_6_address0 { O 8 vector } p_ZL8weights2_6_ce0 { O 1 bit } p_ZL8weights2_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name p_ZL8weights2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_7 \
    op interface \
    ports { p_ZL8weights2_7_address0 { O 8 vector } p_ZL8weights2_7_ce0 { O 1 bit } p_ZL8weights2_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name p_ZL8weights2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_8 \
    op interface \
    ports { p_ZL8weights2_8_address0 { O 8 vector } p_ZL8weights2_8_ce0 { O 1 bit } p_ZL8weights2_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name p_ZL8weights2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_9 \
    op interface \
    ports { p_ZL8weights2_9_address0 { O 8 vector } p_ZL8weights2_9_ce0 { O 1 bit } p_ZL8weights2_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name p_ZL8weights2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_10 \
    op interface \
    ports { p_ZL8weights2_10_address0 { O 8 vector } p_ZL8weights2_10_ce0 { O 1 bit } p_ZL8weights2_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name p_ZL8weights2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_11 \
    op interface \
    ports { p_ZL8weights2_11_address0 { O 8 vector } p_ZL8weights2_11_ce0 { O 1 bit } p_ZL8weights2_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name p_ZL8weights2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_12 \
    op interface \
    ports { p_ZL8weights2_12_address0 { O 8 vector } p_ZL8weights2_12_ce0 { O 1 bit } p_ZL8weights2_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 371 \
    name p_ZL8weights2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_13 \
    op interface \
    ports { p_ZL8weights2_13_address0 { O 8 vector } p_ZL8weights2_13_ce0 { O 1 bit } p_ZL8weights2_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name p_ZL8weights2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_14 \
    op interface \
    ports { p_ZL8weights2_14_address0 { O 8 vector } p_ZL8weights2_14_ce0 { O 1 bit } p_ZL8weights2_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name p_ZL8weights2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8weights2_15 \
    op interface \
    ports { p_ZL8weights2_15_address0 { O 8 vector } p_ZL8weights2_15_ce0 { O 1 bit } p_ZL8weights2_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8weights2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name p_ZL8threshs2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_0 \
    op interface \
    ports { p_ZL8threshs2_0_address0 { O 3 vector } p_ZL8threshs2_0_ce0 { O 1 bit } p_ZL8threshs2_0_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name p_ZL8threshs2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_1 \
    op interface \
    ports { p_ZL8threshs2_1_address0 { O 3 vector } p_ZL8threshs2_1_ce0 { O 1 bit } p_ZL8threshs2_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name p_ZL8threshs2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_2 \
    op interface \
    ports { p_ZL8threshs2_2_address0 { O 3 vector } p_ZL8threshs2_2_ce0 { O 1 bit } p_ZL8threshs2_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name p_ZL8threshs2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_3 \
    op interface \
    ports { p_ZL8threshs2_3_address0 { O 3 vector } p_ZL8threshs2_3_ce0 { O 1 bit } p_ZL8threshs2_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name p_ZL8threshs2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_4 \
    op interface \
    ports { p_ZL8threshs2_4_address0 { O 3 vector } p_ZL8threshs2_4_ce0 { O 1 bit } p_ZL8threshs2_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name p_ZL8threshs2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_5 \
    op interface \
    ports { p_ZL8threshs2_5_address0 { O 3 vector } p_ZL8threshs2_5_ce0 { O 1 bit } p_ZL8threshs2_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name p_ZL8threshs2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_6 \
    op interface \
    ports { p_ZL8threshs2_6_address0 { O 3 vector } p_ZL8threshs2_6_ce0 { O 1 bit } p_ZL8threshs2_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name p_ZL8threshs2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_7 \
    op interface \
    ports { p_ZL8threshs2_7_address0 { O 3 vector } p_ZL8threshs2_7_ce0 { O 1 bit } p_ZL8threshs2_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name p_ZL8threshs2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_8 \
    op interface \
    ports { p_ZL8threshs2_8_address0 { O 3 vector } p_ZL8threshs2_8_ce0 { O 1 bit } p_ZL8threshs2_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name p_ZL8threshs2_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_9 \
    op interface \
    ports { p_ZL8threshs2_9_address0 { O 3 vector } p_ZL8threshs2_9_ce0 { O 1 bit } p_ZL8threshs2_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name p_ZL8threshs2_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_10 \
    op interface \
    ports { p_ZL8threshs2_10_address0 { O 3 vector } p_ZL8threshs2_10_ce0 { O 1 bit } p_ZL8threshs2_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 385 \
    name p_ZL8threshs2_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_11 \
    op interface \
    ports { p_ZL8threshs2_11_address0 { O 3 vector } p_ZL8threshs2_11_ce0 { O 1 bit } p_ZL8threshs2_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 386 \
    name p_ZL8threshs2_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_12 \
    op interface \
    ports { p_ZL8threshs2_12_address0 { O 3 vector } p_ZL8threshs2_12_ce0 { O 1 bit } p_ZL8threshs2_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 387 \
    name p_ZL8threshs2_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_13 \
    op interface \
    ports { p_ZL8threshs2_13_address0 { O 3 vector } p_ZL8threshs2_13_ce0 { O 1 bit } p_ZL8threshs2_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 388 \
    name p_ZL8threshs2_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_14 \
    op interface \
    ports { p_ZL8threshs2_14_address0 { O 3 vector } p_ZL8threshs2_14_ce0 { O 1 bit } p_ZL8threshs2_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 389 \
    name p_ZL8threshs2_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL8threshs2_15 \
    op interface \
    ports { p_ZL8threshs2_15_address0 { O 3 vector } p_ZL8threshs2_15_ce0 { O 1 bit } p_ZL8threshs2_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL8threshs2_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name convInp_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_convInp_3 \
    op interface \
    ports { convInp_3_dout { I 32 vector } convInp_3_num_data_valid { I 3 vector } convInp_3_fifo_cap { I 3 vector } convInp_3_empty_n { I 1 bit } convInp_3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name mvOut_m_buffer_8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mvOut_m_buffer_8 \
    op interface \
    ports { mvOut_m_buffer_8_din { O 16 vector } mvOut_m_buffer_8_num_data_valid { I 3 vector } mvOut_m_buffer_8_fifo_cap { I 3 vector } mvOut_m_buffer_8_full_n { I 1 bit } mvOut_m_buffer_8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


