#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b2f160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b3dd60 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1b32f50 .functor NOT 1, L_0x1b920d0, C4<0>, C4<0>, C4<0>;
L_0x1b91e60 .functor XOR 1, L_0x1b91c90, L_0x1b91dc0, C4<0>, C4<0>;
L_0x1b91fc0 .functor XOR 1, L_0x1b91e60, L_0x1b91f20, C4<0>, C4<0>;
v0x1b7f390_0 .net *"_ivl_10", 0 0, L_0x1b91f20;  1 drivers
v0x1b7f490_0 .net *"_ivl_12", 0 0, L_0x1b91fc0;  1 drivers
v0x1b7f570_0 .net *"_ivl_2", 0 0, L_0x1b91bf0;  1 drivers
v0x1b7f630_0 .net *"_ivl_4", 0 0, L_0x1b91c90;  1 drivers
v0x1b7f710_0 .net *"_ivl_6", 0 0, L_0x1b91dc0;  1 drivers
v0x1b7f840_0 .net *"_ivl_8", 0 0, L_0x1b91e60;  1 drivers
v0x1b7f920_0 .net "areset", 0 0, L_0x1b2d040;  1 drivers
v0x1b7f9c0_0 .var "clk", 0 0;
v0x1b7fa60_0 .var/2u "stats1", 159 0;
v0x1b7fb40_0 .var/2u "strobe", 0 0;
v0x1b7fc00_0 .net "tb_match", 0 0, L_0x1b920d0;  1 drivers
v0x1b7fca0_0 .net "tb_mismatch", 0 0, L_0x1b32f50;  1 drivers
v0x1b7fd40_0 .net "wavedrom_enable", 0 0, v0x1b7d4f0_0;  1 drivers
v0x1b7fde0_0 .net "wavedrom_title", 511 0, v0x1b7d5e0_0;  1 drivers
v0x1b7fe80_0 .net "x", 0 0, v0x1b7d6c0_0;  1 drivers
v0x1b7ff20_0 .net "z_dut", 0 0, L_0x1b91a90;  1 drivers
v0x1b7ffc0_0 .net "z_ref", 0 0, L_0x1b2dcc0;  1 drivers
L_0x1b91bf0 .concat [ 1 0 0 0], L_0x1b2dcc0;
L_0x1b91c90 .concat [ 1 0 0 0], L_0x1b2dcc0;
L_0x1b91dc0 .concat [ 1 0 0 0], L_0x1b91a90;
L_0x1b91f20 .concat [ 1 0 0 0], L_0x1b2dcc0;
L_0x1b920d0 .cmp/eeq 1, L_0x1b91bf0, L_0x1b91fc0;
S_0x1b47ec0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1b3dd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1b58f20 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1b58f60 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1b2d280 .functor AND 1, L_0x1b90340, L_0x1b90610, C4<1>, C4<1>;
L_0x1b2d540 .functor AND 1, L_0x1b909e0, L_0x1b90c50, C4<1>, C4<1>;
L_0x1b2dcc0 .functor OR 1, L_0x1b2d280, L_0x1b2d540, C4<0>, C4<0>;
v0x1b32b20_0 .net *"_ivl_0", 31 0, L_0x1b801d0;  1 drivers
L_0x7fc58522b0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b32e60_0 .net *"_ivl_11", 30 0, L_0x7fc58522b0a8;  1 drivers
L_0x7fc58522b0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b33060_0 .net/2u *"_ivl_12", 31 0, L_0x7fc58522b0f0;  1 drivers
v0x1b2d0b0_0 .net *"_ivl_14", 0 0, L_0x1b90610;  1 drivers
v0x1b2d350_0 .net *"_ivl_17", 0 0, L_0x1b2d280;  1 drivers
v0x1b2d610_0 .net *"_ivl_18", 31 0, L_0x1b90850;  1 drivers
L_0x7fc58522b138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b2de10_0 .net *"_ivl_21", 30 0, L_0x7fc58522b138;  1 drivers
L_0x7fc58522b180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b7b730_0 .net/2u *"_ivl_22", 31 0, L_0x7fc58522b180;  1 drivers
v0x1b7b810_0 .net *"_ivl_24", 0 0, L_0x1b909e0;  1 drivers
v0x1b7b960_0 .net *"_ivl_26", 31 0, L_0x1b90b60;  1 drivers
L_0x7fc58522b1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7ba40_0 .net *"_ivl_29", 30 0, L_0x7fc58522b1c8;  1 drivers
L_0x7fc58522b018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7bb20_0 .net *"_ivl_3", 30 0, L_0x7fc58522b018;  1 drivers
L_0x7fc58522b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7bc00_0 .net/2u *"_ivl_30", 31 0, L_0x7fc58522b210;  1 drivers
v0x1b7bce0_0 .net *"_ivl_32", 0 0, L_0x1b90c50;  1 drivers
v0x1b7bda0_0 .net *"_ivl_35", 0 0, L_0x1b2d540;  1 drivers
L_0x7fc58522b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7be60_0 .net/2u *"_ivl_4", 31 0, L_0x7fc58522b060;  1 drivers
v0x1b7bf40_0 .net *"_ivl_6", 0 0, L_0x1b90340;  1 drivers
v0x1b7c000_0 .net *"_ivl_8", 31 0, L_0x1b904b0;  1 drivers
v0x1b7c0e0_0 .net "areset", 0 0, L_0x1b2d040;  alias, 1 drivers
v0x1b7c1a0_0 .net "clk", 0 0, v0x1b7f9c0_0;  1 drivers
v0x1b7c260_0 .var "state", 0 0;
v0x1b7c320_0 .net "x", 0 0, v0x1b7d6c0_0;  alias, 1 drivers
v0x1b7c3e0_0 .net "z", 0 0, L_0x1b2dcc0;  alias, 1 drivers
E_0x1b3beb0 .event posedge, v0x1b7c0e0_0, v0x1b7c1a0_0;
L_0x1b801d0 .concat [ 1 31 0 0], v0x1b7c260_0, L_0x7fc58522b018;
L_0x1b90340 .cmp/eq 32, L_0x1b801d0, L_0x7fc58522b060;
L_0x1b904b0 .concat [ 1 31 0 0], v0x1b7d6c0_0, L_0x7fc58522b0a8;
L_0x1b90610 .cmp/eq 32, L_0x1b904b0, L_0x7fc58522b0f0;
L_0x1b90850 .concat [ 1 31 0 0], v0x1b7c260_0, L_0x7fc58522b138;
L_0x1b909e0 .cmp/eq 32, L_0x1b90850, L_0x7fc58522b180;
L_0x1b90b60 .concat [ 1 31 0 0], v0x1b7d6c0_0, L_0x7fc58522b1c8;
L_0x1b90c50 .cmp/eq 32, L_0x1b90b60, L_0x7fc58522b210;
S_0x1b7c520 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1b3dd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1b2d040 .functor BUFZ 1, v0x1b7d380_0, C4<0>, C4<0>, C4<0>;
v0x1b7d1e0_0 .net "areset", 0 0, L_0x1b2d040;  alias, 1 drivers
v0x1b7d2b0_0 .net "clk", 0 0, v0x1b7f9c0_0;  alias, 1 drivers
v0x1b7d380_0 .var "reset", 0 0;
v0x1b7d450_0 .net "tb_match", 0 0, L_0x1b920d0;  alias, 1 drivers
v0x1b7d4f0_0 .var "wavedrom_enable", 0 0;
v0x1b7d5e0_0 .var "wavedrom_title", 511 0;
v0x1b7d6c0_0 .var "x", 0 0;
E_0x1b3b990/0 .event negedge, v0x1b7c1a0_0;
E_0x1b3b990/1 .event posedge, v0x1b7c1a0_0;
E_0x1b3b990 .event/or E_0x1b3b990/0, E_0x1b3b990/1;
S_0x1b7c7c0 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1b7c520;
 .timescale -12 -12;
v0x1b7ca20_0 .var/2u "arfail", 0 0;
v0x1b7cb00_0 .var "async", 0 0;
v0x1b7cbc0_0 .var/2u "datafail", 0 0;
v0x1b7cc60_0 .var/2u "srfail", 0 0;
E_0x1b259f0 .event posedge, v0x1b7c1a0_0;
E_0x1b5e150 .event negedge, v0x1b7c1a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1b259f0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7d380_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b259f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1b5e150;
    %load/vec4 v0x1b7d450_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b7cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %load/vec4 v0x1b7d450_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b7ca20_0, 0, 1;
    %wait E_0x1b259f0;
    %load/vec4 v0x1b7d450_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b7cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7d380_0, 0;
    %load/vec4 v0x1b7cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1b7ca20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1b7cb00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1b7cbc0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1b7cb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1b7cd20 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1b7c520;
 .timescale -12 -12;
v0x1b7cf20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b7d000 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1b7c520;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b7d800 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1b3dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1b7b8b0 .param/l "A" 0 4 8, +C4<00000000000000000000000000000000>;
P_0x1b7b8f0 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
L_0x1b48950 .functor AND 1, L_0x1b910f0, L_0x1b912d0, C4<1>, C4<1>;
L_0x1b59e50 .functor AND 1, L_0x1b915f0, L_0x1b91860, C4<1>, C4<1>;
L_0x1b91a90 .functor OR 1, L_0x1b48950, L_0x1b59e50, C4<0>, C4<0>;
v0x1b7dbd0_0 .net *"_ivl_0", 31 0, L_0x1b90f70;  1 drivers
L_0x7fc58522b2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7dcb0_0 .net *"_ivl_11", 30 0, L_0x7fc58522b2e8;  1 drivers
L_0x7fc58522b330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b7dd90_0 .net/2u *"_ivl_12", 31 0, L_0x7fc58522b330;  1 drivers
v0x1b7de80_0 .net *"_ivl_14", 0 0, L_0x1b912d0;  1 drivers
v0x1b7df40_0 .net *"_ivl_17", 0 0, L_0x1b48950;  1 drivers
v0x1b7e050_0 .net *"_ivl_18", 31 0, L_0x1b914b0;  1 drivers
L_0x7fc58522b378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7e130_0 .net *"_ivl_21", 29 0, L_0x7fc58522b378;  1 drivers
L_0x7fc58522b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b7e210_0 .net/2u *"_ivl_22", 31 0, L_0x7fc58522b3c0;  1 drivers
v0x1b7e2f0_0 .net *"_ivl_24", 0 0, L_0x1b915f0;  1 drivers
v0x1b7e440_0 .net *"_ivl_26", 31 0, L_0x1b91770;  1 drivers
L_0x7fc58522b408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7e520_0 .net *"_ivl_29", 30 0, L_0x7fc58522b408;  1 drivers
L_0x7fc58522b258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7e600_0 .net *"_ivl_3", 29 0, L_0x7fc58522b258;  1 drivers
L_0x7fc58522b450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7e6e0_0 .net/2u *"_ivl_30", 31 0, L_0x7fc58522b450;  1 drivers
v0x1b7e7c0_0 .net *"_ivl_32", 0 0, L_0x1b91860;  1 drivers
v0x1b7e880_0 .net *"_ivl_35", 0 0, L_0x1b59e50;  1 drivers
L_0x7fc58522b2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b7e940_0 .net/2u *"_ivl_4", 31 0, L_0x7fc58522b2a0;  1 drivers
v0x1b7ea20_0 .net *"_ivl_6", 0 0, L_0x1b910f0;  1 drivers
v0x1b7ebf0_0 .net *"_ivl_8", 31 0, L_0x1b911e0;  1 drivers
v0x1b7ecd0_0 .net "areset", 0 0, L_0x1b2d040;  alias, 1 drivers
v0x1b7ed70_0 .net "clk", 0 0, v0x1b7f9c0_0;  alias, 1 drivers
v0x1b7ee60_0 .var "state", 1 0;
v0x1b7ef40_0 .net "x", 0 0, v0x1b7d6c0_0;  alias, 1 drivers
v0x1b7f030_0 .net "z", 0 0, L_0x1b91a90;  alias, 1 drivers
L_0x1b90f70 .concat [ 2 30 0 0], v0x1b7ee60_0, L_0x7fc58522b258;
L_0x1b910f0 .cmp/eq 32, L_0x1b90f70, L_0x7fc58522b2a0;
L_0x1b911e0 .concat [ 1 31 0 0], v0x1b7d6c0_0, L_0x7fc58522b2e8;
L_0x1b912d0 .cmp/eq 32, L_0x1b911e0, L_0x7fc58522b330;
L_0x1b914b0 .concat [ 2 30 0 0], v0x1b7ee60_0, L_0x7fc58522b378;
L_0x1b915f0 .cmp/eq 32, L_0x1b914b0, L_0x7fc58522b3c0;
L_0x1b91770 .concat [ 1 31 0 0], v0x1b7d6c0_0, L_0x7fc58522b408;
L_0x1b91860 .cmp/eq 32, L_0x1b91770, L_0x7fc58522b450;
S_0x1b7f170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1b3dd60;
 .timescale -12 -12;
E_0x1b3b730 .event anyedge, v0x1b7fb40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b7fb40_0;
    %nor/r;
    %assign/vec4 v0x1b7fb40_0, 0;
    %wait E_0x1b3b730;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b7c520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7d380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7cb00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1b7c7c0;
    %join;
    %wait E_0x1b5e150;
    %wait E_0x1b259f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b259f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %wait E_0x1b5e150;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b7d000;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b3b990;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1b7d6c0_0, 0;
    %assign/vec4 v0x1b7d380_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b47ec0;
T_5 ;
    %wait E_0x1b3beb0;
    %load/vec4 v0x1b7c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b7c260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1b7c260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1b7c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1b7c260_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b7c260_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b7d800;
T_6 ;
    %wait E_0x1b3beb0;
    %load/vec4 v0x1b7ecd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1b7ee60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1b7ee60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x1b7ef40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b7ee60_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1b7ee60_0, 0;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1b7ee60_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b3dd60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7f9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7fb40_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1b3dd60;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b7f9c0_0;
    %inv;
    %store/vec4 v0x1b7f9c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1b3dd60;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b7d2b0_0, v0x1b7fca0_0, v0x1b7f9c0_0, v0x1b7f920_0, v0x1b7fe80_0, v0x1b7ffc0_0, v0x1b7ff20_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1b3dd60;
T_10 ;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1b3dd60;
T_11 ;
    %wait E_0x1b3b990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b7fa60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7fa60_0, 4, 32;
    %load/vec4 v0x1b7fc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7fa60_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b7fa60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7fa60_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1b7ffc0_0;
    %load/vec4 v0x1b7ffc0_0;
    %load/vec4 v0x1b7ff20_0;
    %xor;
    %load/vec4 v0x1b7ffc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7fa60_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1b7fa60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b7fa60_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2014_q5b/iter0/response32/top_module.sv";
