{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 21:09:22 2019 " "Info: Processing started: Fri Jul 19 21:09:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off canal_Rx -c canal_Rx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "h " "Info: Assuming node \"h\" is an undefined clock" {  } { { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "h register detecteur_preambule:u3\|rx_BITcounter\[26\] register detecteur_preambule:u3\|rx_BYTEcounter\[30\] 140.33 MHz 7.126 ns Internal " "Info: Clock \"h\" has Internal fmax of 140.33 MHz between source register \"detecteur_preambule:u3\|rx_BITcounter\[26\]\" and destination register \"detecteur_preambule:u3\|rx_BYTEcounter\[30\]\" (period= 7.126 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.903 ns + Longest register register " "Info: + Longest register to register delay is 6.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detecteur_preambule:u3\|rx_BITcounter\[26\] 1 REG LCFF_X26_Y8_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BITcounter\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { detecteur_preambule:u3|rx_BITcounter[26] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.398 ns) 0.728 ns detecteur_preambule:u3\|process_1~5 2 COMB LCCOMB_X26_Y8_N26 1 " "Info: 2: + IC(0.330 ns) + CELL(0.398 ns) = 0.728 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|process_1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { detecteur_preambule:u3|rx_BITcounter[26] detecteur_preambule:u3|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.410 ns) 1.854 ns detecteur_preambule:u3\|process_1~8 3 COMB LCCOMB_X22_Y8_N2 5 " "Info: 3: + IC(0.716 ns) + CELL(0.410 ns) = 1.854 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 5; COMB Node = 'detecteur_preambule:u3\|process_1~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { detecteur_preambule:u3|process_1~5 detecteur_preambule:u3|process_1~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.150 ns) 2.730 ns detecteur_preambule:u3\|LessThan1~0 4 COMB LCCOMB_X21_Y9_N14 32 " "Info: 4: + IC(0.726 ns) + CELL(0.150 ns) = 2.730 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 32; COMB Node = 'detecteur_preambule:u3\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { detecteur_preambule:u3|process_1~8 detecteur_preambule:u3|LessThan1~0 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.393 ns) 3.547 ns detecteur_preambule:u3\|Add0~1 5 COMB LCCOMB_X20_Y9_N2 2 " "Info: 5: + IC(0.424 ns) + CELL(0.393 ns) = 3.547 ns; Loc. = LCCOMB_X20_Y9_N2; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.618 ns detecteur_preambule:u3\|Add0~3 6 COMB LCCOMB_X20_Y9_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.618 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.689 ns detecteur_preambule:u3\|Add0~5 7 COMB LCCOMB_X20_Y9_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.689 ns; Loc. = LCCOMB_X20_Y9_N6; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.760 ns detecteur_preambule:u3\|Add0~7 8 COMB LCCOMB_X20_Y9_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.760 ns; Loc. = LCCOMB_X20_Y9_N8; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.831 ns detecteur_preambule:u3\|Add0~9 9 COMB LCCOMB_X20_Y9_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.831 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.902 ns detecteur_preambule:u3\|Add0~11 10 COMB LCCOMB_X20_Y9_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.902 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.061 ns detecteur_preambule:u3\|Add0~13 11 COMB LCCOMB_X20_Y9_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.061 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.132 ns detecteur_preambule:u3\|Add0~15 12 COMB LCCOMB_X20_Y9_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.132 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.203 ns detecteur_preambule:u3\|Add0~17 13 COMB LCCOMB_X20_Y9_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.203 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.274 ns detecteur_preambule:u3\|Add0~19 14 COMB LCCOMB_X20_Y9_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.274 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.345 ns detecteur_preambule:u3\|Add0~21 15 COMB LCCOMB_X20_Y9_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.345 ns; Loc. = LCCOMB_X20_Y9_N22; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.416 ns detecteur_preambule:u3\|Add0~23 16 COMB LCCOMB_X20_Y9_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.416 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.487 ns detecteur_preambule:u3\|Add0~25 17 COMB LCCOMB_X20_Y9_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.487 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.558 ns detecteur_preambule:u3\|Add0~27 18 COMB LCCOMB_X20_Y9_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.558 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.704 ns detecteur_preambule:u3\|Add0~29 19 COMB LCCOMB_X20_Y9_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.146 ns) = 4.704 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.775 ns detecteur_preambule:u3\|Add0~31 20 COMB LCCOMB_X20_Y8_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.775 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.846 ns detecteur_preambule:u3\|Add0~33 21 COMB LCCOMB_X20_Y8_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.846 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.917 ns detecteur_preambule:u3\|Add0~35 22 COMB LCCOMB_X20_Y8_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.917 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.988 ns detecteur_preambule:u3\|Add0~37 23 COMB LCCOMB_X20_Y8_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.988 ns; Loc. = LCCOMB_X20_Y8_N6; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.059 ns detecteur_preambule:u3\|Add0~39 24 COMB LCCOMB_X20_Y8_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.059 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.130 ns detecteur_preambule:u3\|Add0~41 25 COMB LCCOMB_X20_Y8_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.130 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.201 ns detecteur_preambule:u3\|Add0~43 26 COMB LCCOMB_X20_Y8_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.201 ns; Loc. = LCCOMB_X20_Y8_N12; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.360 ns detecteur_preambule:u3\|Add0~45 27 COMB LCCOMB_X20_Y8_N14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.159 ns) = 5.360 ns; Loc. = LCCOMB_X20_Y8_N14; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.431 ns detecteur_preambule:u3\|Add0~47 28 COMB LCCOMB_X20_Y8_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.431 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.502 ns detecteur_preambule:u3\|Add0~49 29 COMB LCCOMB_X20_Y8_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.502 ns; Loc. = LCCOMB_X20_Y8_N18; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.573 ns detecteur_preambule:u3\|Add0~51 30 COMB LCCOMB_X20_Y8_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.573 ns; Loc. = LCCOMB_X20_Y8_N20; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.644 ns detecteur_preambule:u3\|Add0~53 31 COMB LCCOMB_X20_Y8_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.644 ns; Loc. = LCCOMB_X20_Y8_N22; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~53 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.715 ns detecteur_preambule:u3\|Add0~55 32 COMB LCCOMB_X20_Y8_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.715 ns; Loc. = LCCOMB_X20_Y8_N24; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~53 detecteur_preambule:u3|Add0~55 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.786 ns detecteur_preambule:u3\|Add0~57 33 COMB LCCOMB_X20_Y8_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.786 ns; Loc. = LCCOMB_X20_Y8_N26; Fanout = 2; COMB Node = 'detecteur_preambule:u3\|Add0~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~55 detecteur_preambule:u3|Add0~57 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.857 ns detecteur_preambule:u3\|Add0~59 34 COMB LCCOMB_X20_Y8_N28 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.857 ns; Loc. = LCCOMB_X20_Y8_N28; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Add0~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { detecteur_preambule:u3|Add0~57 detecteur_preambule:u3|Add0~59 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.267 ns detecteur_preambule:u3\|Add0~60 35 COMB LCCOMB_X20_Y8_N30 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 6.267 ns; Loc. = LCCOMB_X20_Y8_N30; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|Add0~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { detecteur_preambule:u3|Add0~59 detecteur_preambule:u3|Add0~60 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.150 ns) 6.819 ns detecteur_preambule:u3\|rx_BYTEcounter\[30\]~151 36 COMB LCCOMB_X19_Y8_N14 1 " "Info: 36: + IC(0.402 ns) + CELL(0.150 ns) = 6.819 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 1; COMB Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[30\]~151'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { detecteur_preambule:u3|Add0~60 detecteur_preambule:u3|rx_BYTEcounter[30]~151 } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.903 ns detecteur_preambule:u3\|rx_BYTEcounter\[30\] 37 REG LCFF_X19_Y8_N15 5 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 6.903 ns; Loc. = LCFF_X19_Y8_N15; Fanout = 5; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[30\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { detecteur_preambule:u3|rx_BYTEcounter[30]~151 detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.305 ns ( 62.36 % ) " "Info: Total cell delay = 4.305 ns ( 62.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.598 ns ( 37.64 % ) " "Info: Total interconnect delay = 2.598 ns ( 37.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { detecteur_preambule:u3|rx_BITcounter[26] detecteur_preambule:u3|process_1~5 detecteur_preambule:u3|process_1~8 detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~53 detecteur_preambule:u3|Add0~55 detecteur_preambule:u3|Add0~57 detecteur_preambule:u3|Add0~59 detecteur_preambule:u3|Add0~60 detecteur_preambule:u3|rx_BYTEcounter[30]~151 detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { detecteur_preambule:u3|rx_BITcounter[26] {} detecteur_preambule:u3|process_1~5 {} detecteur_preambule:u3|process_1~8 {} detecteur_preambule:u3|LessThan1~0 {} detecteur_preambule:u3|Add0~1 {} detecteur_preambule:u3|Add0~3 {} detecteur_preambule:u3|Add0~5 {} detecteur_preambule:u3|Add0~7 {} detecteur_preambule:u3|Add0~9 {} detecteur_preambule:u3|Add0~11 {} detecteur_preambule:u3|Add0~13 {} detecteur_preambule:u3|Add0~15 {} detecteur_preambule:u3|Add0~17 {} detecteur_preambule:u3|Add0~19 {} detecteur_preambule:u3|Add0~21 {} detecteur_preambule:u3|Add0~23 {} detecteur_preambule:u3|Add0~25 {} detecteur_preambule:u3|Add0~27 {} detecteur_preambule:u3|Add0~29 {} detecteur_preambule:u3|Add0~31 {} detecteur_preambule:u3|Add0~33 {} detecteur_preambule:u3|Add0~35 {} detecteur_preambule:u3|Add0~37 {} detecteur_preambule:u3|Add0~39 {} detecteur_preambule:u3|Add0~41 {} detecteur_preambule:u3|Add0~43 {} detecteur_preambule:u3|Add0~45 {} detecteur_preambule:u3|Add0~47 {} detecteur_preambule:u3|Add0~49 {} detecteur_preambule:u3|Add0~51 {} detecteur_preambule:u3|Add0~53 {} detecteur_preambule:u3|Add0~55 {} detecteur_preambule:u3|Add0~57 {} detecteur_preambule:u3|Add0~59 {} detecteur_preambule:u3|Add0~60 {} detecteur_preambule:u3|rx_BYTEcounter[30]~151 {} detecteur_preambule:u3|rx_BYTEcounter[30] {} } { 0.000ns 0.330ns 0.716ns 0.726ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.402ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.355 ns + Shortest register " "Info: + Shortest clock path from clock \"h\" to destination register is 2.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 553 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.537 ns) 2.355 ns detecteur_preambule:u3\|rx_BYTEcounter\[30\] 3 REG LCFF_X19_Y8_N15 5 " "Info: 3: + IC(0.707 ns) + CELL(0.537 ns) = 2.355 ns; Loc. = LCFF_X19_Y8_N15; Fanout = 5; REG Node = 'detecteur_preambule:u3\|rx_BYTEcounter\[30\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.80 % ) " "Info: Total cell delay = 1.526 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.829 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { h h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BYTEcounter[30] {} } { 0.000ns 0.000ns 0.122ns 0.707ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.364 ns - Longest register " "Info: - Longest clock path from clock \"h\" to source register is 2.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 553 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.537 ns) 2.364 ns detecteur_preambule:u3\|rx_BITcounter\[26\] 3 REG LCFF_X26_Y8_N11 4 " "Info: 3: + IC(0.716 ns) + CELL(0.537 ns) = 2.364 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 4; REG Node = 'detecteur_preambule:u3\|rx_BITcounter\[26\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { h~clkctrl detecteur_preambule:u3|rx_BITcounter[26] } "NODE_NAME" } } { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.55 % ) " "Info: Total cell delay = 1.526 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.838 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { h h~clkctrl detecteur_preambule:u3|rx_BITcounter[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BITcounter[26] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { h h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BYTEcounter[30] {} } { 0.000ns 0.000ns 0.122ns 0.707ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { h h~clkctrl detecteur_preambule:u3|rx_BITcounter[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BITcounter[26] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "detecteur_preambule.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/detecteur_preambule.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { detecteur_preambule:u3|rx_BITcounter[26] detecteur_preambule:u3|process_1~5 detecteur_preambule:u3|process_1~8 detecteur_preambule:u3|LessThan1~0 detecteur_preambule:u3|Add0~1 detecteur_preambule:u3|Add0~3 detecteur_preambule:u3|Add0~5 detecteur_preambule:u3|Add0~7 detecteur_preambule:u3|Add0~9 detecteur_preambule:u3|Add0~11 detecteur_preambule:u3|Add0~13 detecteur_preambule:u3|Add0~15 detecteur_preambule:u3|Add0~17 detecteur_preambule:u3|Add0~19 detecteur_preambule:u3|Add0~21 detecteur_preambule:u3|Add0~23 detecteur_preambule:u3|Add0~25 detecteur_preambule:u3|Add0~27 detecteur_preambule:u3|Add0~29 detecteur_preambule:u3|Add0~31 detecteur_preambule:u3|Add0~33 detecteur_preambule:u3|Add0~35 detecteur_preambule:u3|Add0~37 detecteur_preambule:u3|Add0~39 detecteur_preambule:u3|Add0~41 detecteur_preambule:u3|Add0~43 detecteur_preambule:u3|Add0~45 detecteur_preambule:u3|Add0~47 detecteur_preambule:u3|Add0~49 detecteur_preambule:u3|Add0~51 detecteur_preambule:u3|Add0~53 detecteur_preambule:u3|Add0~55 detecteur_preambule:u3|Add0~57 detecteur_preambule:u3|Add0~59 detecteur_preambule:u3|Add0~60 detecteur_preambule:u3|rx_BYTEcounter[30]~151 detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { detecteur_preambule:u3|rx_BITcounter[26] {} detecteur_preambule:u3|process_1~5 {} detecteur_preambule:u3|process_1~8 {} detecteur_preambule:u3|LessThan1~0 {} detecteur_preambule:u3|Add0~1 {} detecteur_preambule:u3|Add0~3 {} detecteur_preambule:u3|Add0~5 {} detecteur_preambule:u3|Add0~7 {} detecteur_preambule:u3|Add0~9 {} detecteur_preambule:u3|Add0~11 {} detecteur_preambule:u3|Add0~13 {} detecteur_preambule:u3|Add0~15 {} detecteur_preambule:u3|Add0~17 {} detecteur_preambule:u3|Add0~19 {} detecteur_preambule:u3|Add0~21 {} detecteur_preambule:u3|Add0~23 {} detecteur_preambule:u3|Add0~25 {} detecteur_preambule:u3|Add0~27 {} detecteur_preambule:u3|Add0~29 {} detecteur_preambule:u3|Add0~31 {} detecteur_preambule:u3|Add0~33 {} detecteur_preambule:u3|Add0~35 {} detecteur_preambule:u3|Add0~37 {} detecteur_preambule:u3|Add0~39 {} detecteur_preambule:u3|Add0~41 {} detecteur_preambule:u3|Add0~43 {} detecteur_preambule:u3|Add0~45 {} detecteur_preambule:u3|Add0~47 {} detecteur_preambule:u3|Add0~49 {} detecteur_preambule:u3|Add0~51 {} detecteur_preambule:u3|Add0~53 {} detecteur_preambule:u3|Add0~55 {} detecteur_preambule:u3|Add0~57 {} detecteur_preambule:u3|Add0~59 {} detecteur_preambule:u3|Add0~60 {} detecteur_preambule:u3|rx_BYTEcounter[30]~151 {} detecteur_preambule:u3|rx_BYTEcounter[30] {} } { 0.000ns 0.330ns 0.716ns 0.726ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.402ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { h h~clkctrl detecteur_preambule:u3|rx_BYTEcounter[30] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BYTEcounter[30] {} } { 0.000ns 0.000ns 0.122ns 0.707ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { h h~clkctrl detecteur_preambule:u3|rx_BITcounter[26] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.364 ns" { h {} h~combout {} h~clkctrl {} detecteur_preambule:u3|rx_BITcounter[26] {} } { 0.000ns 0.000ns 0.122ns 0.716ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 rd h 1.458 ns memory " "Info: tsu for memory \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0\" (data pin = \"rd\", clock pin = \"h\") is 1.458 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.864 ns + Longest pin memory " "Info: + Longest pin to memory delay is 3.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rd 1 PIN PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 4; PIN Node = 'rd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.413 ns) 2.426 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|valid_rreq 2 COMB LCCOMB_X7_Y8_N8 14 " "Info: 2: + IC(1.024 ns) + CELL(0.413 ns) = 2.426 ns; Loc. = LCCOMB_X7_Y8_N8; Fanout = 14; COMB Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|valid_rreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.660 ns) 3.864 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X11_Y8 8 " "Info: 3: + IC(0.778 ns) + CELL(0.660 ns) = 3.864 ns; Loc. = M4K_X11_Y8; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.062 ns ( 53.36 % ) " "Info: Total cell delay = 2.062 ns ( 53.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.802 ns ( 46.64 % ) " "Info: Total interconnect delay = 1.802 ns ( 46.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.024ns 0.778ns } { 0.000ns 0.989ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.441 ns - Shortest memory " "Info: - Shortest clock path from clock \"h\" to destination memory is 2.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 553 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.689 ns) 2.441 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X11_Y8 8 " "Info: 3: + IC(0.641 ns) + CELL(0.689 ns) = 2.441 ns; Loc. = M4K_X11_Y8; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 68.74 % ) " "Info: Total cell delay = 1.678 ns ( 68.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 31.26 % ) " "Info: Total interconnect delay = 0.763 ns ( 31.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.441 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.641ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|valid_rreq {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 1.024ns 0.778ns } { 0.000ns 0.989ns 0.413ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.441 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.641ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "h fifo_out\[7\] fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 9.788 ns memory " "Info: tco from clock \"h\" to destination pin \"fifo_out\[7\]\" through memory \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 9.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.441 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to source memory is 2.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 553 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.689 ns) 2.441 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X11_Y8 8 " "Info: 3: + IC(0.641 ns) + CELL(0.689 ns) = 2.441 ns; Loc. = M4K_X11_Y8; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 68.74 % ) " "Info: Total cell delay = 1.678 ns ( 68.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 31.26 % ) " "Info: Total interconnect delay = 0.763 ns ( 31.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.441 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.641ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.138 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X11_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y8; Fanout = 8; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|q_b\[7\] 2 MEM M4K_X11_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X11_Y8; Fanout = 1; MEM Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|dpram_vt01:FIFOram\|altsyncram_6sj1:altsyncram2\|q_b\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_6sj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/altsyncram_6sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(2.788 ns) 7.138 ns fifo_out\[7\] 3 PIN PIN_58 0 " "Info: 3: + IC(1.359 ns) + CELL(2.788 ns) = 7.138 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'fifo_out\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.147 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[7] fifo_out[7] } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.779 ns ( 80.96 % ) " "Info: Total cell delay = 5.779 ns ( 80.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 19.04 % ) " "Info: Total interconnect delay = 1.359 ns ( 19.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.138 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[7] fifo_out[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.138 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[7] {} fifo_out[7] {} } { 0.000ns 0.000ns 1.359ns } { 0.000ns 2.991ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.441 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.641ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.138 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[7] fifo_out[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.138 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|dpram_vt01:FIFOram|altsyncram_6sj1:altsyncram2|q_b[7] {} fifo_out[7] {} } { 0.000ns 0.000ns 1.359ns } { 0.000ns 2.991ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full rd h 0.085 ns register " "Info: th for register \"fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full\" (data pin = \"rd\", clock pin = \"h\") is 0.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.356 ns + Longest register " "Info: + Longest clock path from clock \"h\" to destination register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns h 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns h~clkctrl 2 COMB CLKCTRL_G2 553 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { h h~clkctrl } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full 3 REG LCFF_X7_Y10_N15 6 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 6; REG Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.537 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rd 1 PIN PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 4; PIN Node = 'rd'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "canal_Rx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/canal_Rx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.398 ns) 2.453 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full~5 2 COMB LCCOMB_X7_Y10_N14 1 " "Info: 2: + IC(1.066 ns) + CELL(0.398 ns) = 2.453 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.537 ns fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full 3 REG LCFF_X7_Y10_N15 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.537 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 6; REG Node = 'fifo_rx:u1\|scfifo:scfifo_component\|scfifo_6d31:auto_generated\|a_dpfifo_dj31:dpfifo\|a_fefifo_t7f:fifo_state\|b_full'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Rx/db/a_fefifo_t7f.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.471 ns ( 57.98 % ) " "Info: Total cell delay = 1.471 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.066 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.537 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 1.066ns 0.000ns } { 0.000ns 0.989ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { h h~clkctrl fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { h {} h~combout {} h~clkctrl {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { rd fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.537 ns" { rd {} rd~combout {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full~5 {} fifo_rx:u1|scfifo:scfifo_component|scfifo_6d31:auto_generated|a_dpfifo_dj31:dpfifo|a_fefifo_t7f:fifo_state|b_full {} } { 0.000ns 0.000ns 1.066ns 0.000ns } { 0.000ns 0.989ns 0.398ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 21:09:24 2019 " "Info: Processing ended: Fri Jul 19 21:09:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
