//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_per_fused__softmax_add_3 // -- Begin function triton_per_fused__softmax_add_3
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
.noreturn;
.global .align 1 .b8 assertFunc_0[8] = {117, 110, 107, 110, 111, 119, 110};
.global .align 1 .b8 assertFile_0[74] = {105, 110, 100, 117, 99, 116, 111, 114, 95, 99, 97, 99, 104, 101, 47, 105, 114, 47, 99, 105, 114, 50, 111, 103, 113, 120, 100, 110, 102, 99, 104, 55, 106, 103, 104, 103, 51, 109, 104, 102, 113, 110, 52, 116, 122, 119, 111, 118, 111, 118, 98, 116, 50, 53, 112, 100, 98, 100, 99, 108, 53, 104, 116, 117, 97, 52, 118, 106, 106, 108, 46, 112, 121};
.global .align 1 .b8 assertMessage_0[37] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 53, 32, 60, 32, 51, 52, 51};
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_per_fused__softmax_add_3
.visible .entry triton_per_fused__softmax_add_3(
	.param .u64 .ptr .global .align 1 triton_per_fused__softmax_add_3_param_0,
	.param .u64 .ptr .global .align 1 triton_per_fused__softmax_add_3_param_1,
	.param .u64 .ptr .global .align 1 triton_per_fused__softmax_add_3_param_2,
	.param .u32 triton_per_fused__softmax_add_3_param_3,
	.param .u32 triton_per_fused__softmax_add_3_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<59>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<187>;
	.reg .f32 	%f<54>;
	.reg .b64 	%rd<46>;
	.loc	1 19 0                          // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:19:0

// %bb.0:
	ld.param.u64 	%rd14, [triton_per_fused__softmax_add_3_param_0];
	ld.param.u64 	%rd15, [triton_per_fused__softmax_add_3_param_1];
$L__tmp0:
	.loc	1 23 28                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:23:28
	// begin inline asm
	mov.u32 %r17, %ctaid.x;
	// end inline asm
	.loc	1 23 33                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:23:33
	shl.b32 	%r1, %r17, 5;
	.loc	1 24 44                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:24:44
	mov.u32 	%r2, %tid.x;
	shr.u32 	%r34, %r2, 3;
	bfe.u32 	%r35, %r2, 3, 2;
	and.b32  	%r3, %r2, 32;
	shr.u32 	%r36, %r3, 3;
	or.b32  	%r37, %r35, %r36;
	and.b32  	%r38, %r34, 8;
	or.b32  	%r39, %r37, %r38;
	and.b32  	%r40, %r34, 16;
	or.b32  	%r41, %r39, %r40;
	.loc	1 24 23                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:24:23
	or.b32  	%r4, %r41, %r1;
	.loc	1 25 21                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:25:21
	setp.gt.s32 	%p16, %r4, 511;
	setp.lt.s32 	%p15, %r4, 512;
	.loc	1 26 34                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:26:34
	shl.b32 	%r5, %r2, 2;
	and.b32  	%r42, %r5, 28;
	.loc	1 32 21                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:32:21
	shr.s32 	%r44, %r4, 31;
	shr.u32 	%r45, %r44, 27;
	add.s32 	%r46, %r4, %r45;
	.loc	1 31 19                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:31:19
	and.b32  	%r47, %r46, 134217696;
	sub.s32 	%r48, %r4, %r47;
	.loc	1 33 42                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:33:42
	shl.b32 	%r49, %r4, 5;
	.loc	1 33 39                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:33:39
	or.b32  	%r50, %r49, %r42;
	.loc	1 33 34                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:33:34
	mul.wide.s32 	%rd16, %r50, 4;
	add.s64 	%rd7, %rd14, %rd16;
	mov.b32 	%r22, 0;
	.loc	1 33 47                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:33:47
	// begin inline asm
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	@%p15 ld.global.v4.b32 { %r18, %r19, %r20, %r21 }, [ %rd7 + 0 ];
	@!%p15 mov.u32 %r18, %r22;
	@!%p15 mov.u32 %r19, %r22;
	@!%p15 mov.u32 %r20, %r22;
	@!%p15 mov.u32 %r21, %r22;
	// end inline asm
	shl.b32 	%r51, %r2, 7;
	and.b32  	%r52, %r51, 896;
	or.b32  	%r53, %r41, %r52;
	shr.u32 	%r55, %r52, 5;
	add.s32 	%r7, %r53, %r55;
	shl.b32 	%r56, %r7, 2;
	mov.u32 	%r57, global_smem;
	add.s32 	%r26, %r57, %r56;
	mov.pred 	%p9, -1;
	// begin inline asm
	@%p9 st.shared.b32 [ %r26 + 0 ], %r18;
	// end inline asm
	or.b32  	%r58, %r52, 32;
	shr.u32 	%r59, %r58, 5;
	add.s32 	%r9, %r59, %r53;
	shl.b32 	%r60, %r9, 2;
	add.s32 	%r61, %r57, %r60;
	add.s32 	%r28, %r61, 128;
	// begin inline asm
	@%p9 st.shared.b32 [ %r28 + 0 ], %r19;
	// end inline asm
	or.b32  	%r62, %r52, 64;
	shr.u32 	%r63, %r62, 5;
	add.s32 	%r10, %r63, %r53;
	shl.b32 	%r64, %r10, 2;
	add.s32 	%r65, %r57, %r64;
	add.s32 	%r30, %r65, 256;
	// begin inline asm
	@%p9 st.shared.b32 [ %r30 + 0 ], %r20;
	// end inline asm
	or.b32  	%r66, %r52, 96;
	shr.u32 	%r67, %r66, 5;
	add.s32 	%r11, %r67, %r53;
	shl.b32 	%r68, %r11, 2;
	add.s32 	%r69, %r57, %r68;
	add.s32 	%r32, %r69, 384;
	// begin inline asm
	@%p9 st.shared.b32 [ %r32 + 0 ], %r21;
	// end inline asm
	bar.sync 	0;
	.loc	1 34 38                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:34:38
	shl.b32 	%r84, %r48, 5;
	.loc	1 34 35                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:34:35
	or.b32  	%r85, %r84, %r42;
	.loc	1 34 30                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:34:30
	mul.wide.s32 	%rd17, %r85, 8;
	add.s64 	%rd10, %rd15, %rd17;
	add.s64 	%rd13, %rd10, 16;
	.loc	1 34 43                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:34:43
	// begin inline asm
	mov.u64 %rd8, 0x0;
	mov.u64 %rd9, 0x0;
	@%p15 ld.global.L1::evict_last.v2.b64 { %rd8, %rd9 }, [ %rd10 + 0 ];
	@!%p15 mov.u64 %rd8, 0x0;
	@!%p15 mov.u64 %rd9, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	mov.u64 %rd12, 0x0;
	@%p15 ld.global.L1::evict_last.v2.b64 { %rd11, %rd12 }, [ %rd13 + 0 ];
	@!%p15 mov.u64 %rd11, 0x0;
	@!%p15 mov.u64 %rd12, 0x0;
	// end inline asm
	.loc	1 36 18                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:36:18
	add.s64 	%rd18, %rd11, 343;
	add.s64 	%rd19, %rd12, 343;
	add.s64 	%rd20, %rd8, 343;
	add.s64 	%rd21, %rd9, 343;
	.loc	1 37 18                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:37:18
	setp.lt.s64 	%p17, %rd11, 0;
	setp.lt.s64 	%p18, %rd12, 0;
	setp.lt.s64 	%p19, %rd8, 0;
	setp.lt.s64 	%p20, %rd9, 0;
	.loc	1 38 32                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:38:32
	selp.b64 	%rd3, %rd21, %rd9, %p20;
	selp.b64 	%rd2, %rd20, %rd8, %p19;
	selp.b64 	%rd5, %rd19, %rd12, %p18;
	selp.b64 	%rd4, %rd18, %rd11, %p17;
	.loc	1 39 37                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:39:37
	setp.gt.u64 	%p21, %rd4, 342;
	selp.u16 	%rs1, 1, 0, %p21;
	shl.b16 	%rs2, %rs1, 2;
	setp.gt.u64 	%p22, %rd5, 342;
	selp.u16 	%rs3, -1, 0, %p22;
	shl.b16 	%rs4, %rs3, 3;
	or.b16  	%rs5, %rs4, %rs2;
	setp.gt.u64 	%p23, %rd2, 342;
	selp.u16 	%rs6, 1, 0, %p23;
	setp.gt.u64 	%p24, %rd3, 342;
	selp.u16 	%rs7, -1, 0, %p24;
	shl.b16 	%rs8, %rs7, 1;
	or.b16  	%rs9, %rs6, %rs8;
	and.b16  	%rs10, %rs9, 3;
	or.b16  	%rs11, %rs10, %rs5;
	.loc	1 39 62                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:39:62
	and.b16  	%rs12, %rs11, 15;
	setp.eq.s16 	%p25, %rs12, 0;
	or.pred  	%p26, %p16, %p25;
	@%p26 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	.loc	1 0 62                          // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:0:62
	ld.param.u64 	%rd6, [triton_per_fused__softmax_add_3_param_2];
	shr.s32 	%r6, %r46, 5;
	and.b32  	%r54, %r2, 255;
	bfe.u32 	%r70, %r2, 5, 3;
	add.s32 	%r12, %r70, %r54;
	shl.b32 	%r71, %r12, 2;
	add.s32 	%r13, %r57, %r71;
	ld.shared.f32 	%f1, [%r13];
	or.b32  	%r72, %r54, 256;
	shr.u32 	%r73, %r72, 5;
	add.s32 	%r14, %r73, %r54;
	shl.b32 	%r74, %r14, 2;
	add.s32 	%r75, %r57, %r74;
	ld.shared.f32 	%f2, [%r75+1024];
	or.b32  	%r76, %r54, 512;
	shr.u32 	%r77, %r76, 5;
	add.s32 	%r15, %r77, %r54;
	shl.b32 	%r78, %r15, 2;
	add.s32 	%r79, %r57, %r78;
	ld.shared.f32 	%f3, [%r79+2048];
	or.b32  	%r80, %r54, 768;
	shr.u32 	%r81, %r80, 5;
	add.s32 	%r16, %r81, %r54;
	shl.b32 	%r82, %r16, 2;
	add.s32 	%r83, %r57, %r82;
	ld.shared.f32 	%f4, [%r83+3072];
	.loc	1 24 44                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:24:44
	and.b32  	%r130, %r2, 31;
	.loc	1 32 27                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:32:27
	shr.u32 	%r131, %r6, 30;
	add.s32 	%r132, %r6, %r131;
	and.b32  	%r133, %r132, -4;
	sub.s32 	%r134, %r6, %r133;
	.loc	1 24 23                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:24:23
	or.b32  	%r135, %r1, %r130;
	.loc	1 25 21                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:25:21
	setp.lt.s32 	%p31, %r135, 512;
	.loc	1 24 44                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:24:44
	shr.u32 	%r136, %r2, 5;
	.loc	1 39 62                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:39:62
	bar.sync 	0;
	.loc	1 40 30                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:40:30
	shl.b64 	%rd31, %rd2, 4;
	add.s64 	%rd32, %rd6, %rd31;
	mul.wide.s32 	%rd33, %r134, 4;
	add.s64 	%rd22, %rd32, %rd33;
	shl.b64 	%rd34, %rd3, 4;
	add.s64 	%rd35, %rd6, %rd34;
	add.s64 	%rd23, %rd35, %rd33;
	shl.b64 	%rd36, %rd4, 4;
	add.s64 	%rd37, %rd6, %rd36;
	add.s64 	%rd24, %rd37, %rd33;
	shl.b64 	%rd38, %rd5, 4;
	add.s64 	%rd39, %rd6, %rd38;
	add.s64 	%rd25, %rd39, %rd33;
	.loc	1 40 44                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:40:44
	bar.sync 	0;
	add.s32 	%r86, %r26, %r56;
	// begin inline asm
	@%p9 st.shared.b64 [ %r86 + 0 ], %rd22;
	// end inline asm
	shl.b32 	%r138, %r9, 3;
	add.s32 	%r140, %r57, %r138;
	add.s32 	%r87, %r140, 256;
	// begin inline asm
	@%p9 st.shared.b64 [ %r87 + 0 ], %rd23;
	// end inline asm
	shl.b32 	%r141, %r10, 3;
	add.s32 	%r142, %r57, %r141;
	add.s32 	%r88, %r142, 512;
	// begin inline asm
	@%p9 st.shared.b64 [ %r88 + 0 ], %rd24;
	// end inline asm
	shl.b32 	%r143, %r11, 3;
	add.s32 	%r144, %r57, %r143;
	add.s32 	%r89, %r144, 768;
	// begin inline asm
	@%p9 st.shared.b64 [ %r89 + 0 ], %rd25;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r146, %r13, %r71;
	ld.shared.u64 	%rd26, [%r146];
	shl.b32 	%r147, %r14, 3;
	add.s32 	%r148, %r57, %r147;
	ld.shared.u64 	%rd27, [%r148+2048];
	shl.b32 	%r149, %r15, 3;
	add.s32 	%r150, %r57, %r149;
	ld.shared.u64 	%rd28, [%r150+4096];
	shl.b32 	%r151, %r16, 3;
	add.s32 	%r152, %r57, %r151;
	ld.shared.u64 	%rd29, [%r152+6144];
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p31 ld.global.L1::evict_last.b32 { %r90 }, [ %rd26 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r90;
	// begin inline asm
	mov.u32 %r91, 0x0;
	@%p31 ld.global.L1::evict_last.b32 { %r91 }, [ %rd27 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r91;
	// begin inline asm
	mov.u32 %r92, 0x0;
	@%p31 ld.global.L1::evict_last.b32 { %r92 }, [ %rd28 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r92;
	// begin inline asm
	mov.u32 %r93, 0x0;
	@%p31 ld.global.L1::evict_last.b32 { %r93 }, [ %rd29 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r93;
	.loc	1 41 18                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:41:18
	add.f32 	%f17, %f1, %f13;
	add.f32 	%f18, %f2, %f14;
	add.f32 	%f19, %f3, %f15;
	add.f32 	%f20, %f4, %f16;
	.loc	1 43 34                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:43:34
	selp.f32 	%f21, %f17, 0fFF800000, %p31;
	selp.f32 	%f22, %f18, 0fFF800000, %p31;
	selp.f32 	%f23, %f19, 0fFF800000, %p31;
	selp.f32 	%f24, %f20, 0fFF800000, %p31;
$L__tmp1:
	.loc	2 131 29                        // triton_helpers.py:131:29
	bar.sync 	0;
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p46, %f21, %f22;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p47, %f21, %f21;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f25, %f21, %f22, %p46;
	selp.f32 	%f26, %f21, %f25, %p47;
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p48, %f26, %f23;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p49, %f26, %f26;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f27, %f26, %f23, %p49;
	selp.f32 	%f28, %f26, %f27, %p48;
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p50, %f28, %f24;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p51, %f28, %f28;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f29, %f28, %f24, %p51;
	selp.f32 	%f30, %f28, %f29, %p50;
	.loc	2 131 29                        // triton_helpers.py:131:29
	and.b32  	%r154, %r34, 28;
	shl.b32 	%r155, %r130, 5;
	or.b32  	%r156, %r155, %r154;
	add.s32 	%r94, %r57, %r156;
	mov.b32 	%r95, %f30;
	// begin inline asm
	@%p9 st.shared.b32 [ %r94 + 0 ], %r95;
	// end inline asm
	bar.sync 	0;
	setp.lt.s32 	%p36, %r2, 256;
	add.s32 	%r97, %r57, %r5;
	// begin inline asm
	@%p36 ld.shared.b32 %r96, [ %r97 + 0 ];
	// end inline asm
	mov.b32 	%f31, %r96;
	shfl.sync.bfly.b32	%r158, %r96, 4, 31, -1;
	mov.b32 	%f32, %r158;
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p52, %f31, %f32;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p53, %f31, %f31;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f33, %f31, %f32, %p52;
	selp.f32 	%f34, %f31, %f33, %p53;
	.loc	2 131 29                        // triton_helpers.py:131:29
	mov.b32 	%r159, %f34;
	shfl.sync.bfly.b32	%r160, %r159, 2, 31, -1;
	mov.b32 	%f35, %r160;
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p54, %f34, %f35;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p55, %f34, %f34;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f36, %f34, %f35, %p55;
	selp.f32 	%f37, %f34, %f36, %p54;
	.loc	2 131 29                        // triton_helpers.py:131:29
	mov.b32 	%r161, %f37;
	shfl.sync.bfly.b32	%r162, %r161, 1, 31, -1;
	mov.b32 	%f38, %r162;
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p56, %f37, %f38;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p57, %f37, %f37;
	.loc	2 131 29                        // triton_helpers.py:131:29
	and.b32  	%r163, %r2, 7;
	setp.eq.s32 	%p58, %r163, 0;
	and.pred  	%p37, %p36, %p58;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.b32 	%r164, %r161, %r162, %p57;
	selp.b32 	%r99, %r161, %r164, %p56;
	.loc	2 131 29                        // triton_helpers.py:131:29
	// begin inline asm
	@%p37 st.shared.b32 [ %r97 + 0 ], %r99;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r165, %r57, %r155;
	ld.shared.f32 	%f39, [%r165];
$L__tmp2:
	.loc	1 45 19                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:45:19
	sub.f32 	%f40, %f17, %f39;
	sub.f32 	%f41, %f18, %f39;
	sub.f32 	%f42, %f19, %f39;
	sub.f32 	%f43, %f20, %f39;
	.loc	1 46 24                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:46:24
	mul.f32 	%f6, %f40, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f5, %f6;
	// end inline asm
	mul.f32 	%f8, %f41, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f7, %f8;
	// end inline asm
	mul.f32 	%f10, %f42, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f9, %f10;
	// end inline asm
	mul.f32 	%f12, %f43, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f11, %f12;
	// end inline asm
$L__tmp3:
	.loc	3 267 36                        // standard.py:267:36
	bar.sync 	0;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f44, %f5, %f7;
	add.f32 	%f45, %f44, %f9;
	add.f32 	%f46, %f45, %f11;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r166, %f46;
	.loc	3 256 15                        // standard.py:256:15
	selp.b32 	%r101, %r166, 0, %p31;
	.loc	3 267 36                        // standard.py:267:36
	// begin inline asm
	@%p9 st.shared.b32 [ %r94 + 0 ], %r101;
	// end inline asm
	bar.sync 	0;
	// begin inline asm
	@%p36 ld.shared.b32 %r102, [ %r97 + 0 ];
	// end inline asm
	mov.b32 	%f47, %r102;
	shfl.sync.bfly.b32	%r167, %r102, 4, 31, -1;
	mov.b32 	%f48, %r167;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f49, %f47, %f48;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r168, %f49;
	shfl.sync.bfly.b32	%r169, %r168, 2, 31, -1;
	mov.b32 	%f50, %r169;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f51, %f49, %f50;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r170, %f51;
	shfl.sync.bfly.b32	%r171, %r170, 1, 31, -1;
	mov.b32 	%f52, %r171;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f53, %f51, %f52;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r105, %f53;
	// begin inline asm
	@%p37 st.shared.b32 [ %r97 + 0 ], %r105;
	// end inline asm
	bar.sync 	0;
$L__tmp4:
	.loc	1 50 20                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:50:20
	mov.b32 	%r107, %f5;
	ld.shared.u32 	%r108, [%r165];
	// begin inline asm
	div.full.f32 %r119, %r107, %r108;
	// end inline asm
	mov.b32 	%r110, %f7;
	// begin inline asm
	div.full.f32 %r121, %r110, %r108;
	// end inline asm
	mov.b32 	%r113, %f9;
	// begin inline asm
	div.full.f32 %r123, %r113, %r108;
	// end inline asm
	mov.b32 	%r116, %f11;
	// begin inline asm
	div.full.f32 %r125, %r116, %r108;
	// end inline asm
	.loc	1 51 48                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:51:48
	bar.sync 	0;
	shl.b32 	%r172, %r2, 5;
	and.b32  	%r173, %r172, 992;
	shr.u32 	%r174, %r3, 5;
	and.b32  	%r175, %r136, 6;
	or.b32  	%r176, %r174, %r175;
	or.b32  	%r177, %r176, %r173;
	and.b32  	%r178, %r5, 1020;
	shr.u32 	%r179, %r173, 1;
	add.s32 	%r180, %r57, %r179;
	shl.b32 	%r181, %r177, 2;
	add.s32 	%r118, %r180, %r181;
	// begin inline asm
	@%p9 st.shared.b32 [ %r118 + 0 ], %r119;
	// end inline asm
	add.s32 	%r120, %r118, 32;
	// begin inline asm
	@%p9 st.shared.b32 [ %r120 + 0 ], %r121;
	// end inline asm
	add.s32 	%r122, %r118, 64;
	// begin inline asm
	@%p9 st.shared.b32 [ %r122 + 0 ], %r123;
	// end inline asm
	add.s32 	%r124, %r118, 96;
	// begin inline asm
	@%p9 st.shared.b32 [ %r124 + 0 ], %r125;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r182, %r5, 1;
	and.b32  	%r183, %r182, 496;
	add.s32 	%r184, %r57, %r183;
	shl.b32 	%r185, %r178, 2;
	add.s32 	%r186, %r184, %r185;
	ld.shared.v4.u32 	{%r126, %r127, %r128, %r129}, [%r186];
	// begin inline asm
	@%p15 st.global.v4.b32 [ %rd7 + 0 ], { %r126, %r127, %r128, %r129 };
	// end inline asm
	.loc	1 51 4                          // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:51:4
	ret;
$L__BB0_1:
	.loc	1 39 62                         // cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py:39:62
	mov.u64 	%rd40, assertMessage_0;
	cvta.global.u64 	%rd41, %rd40;
	mov.u64 	%rd42, assertFile_0;
	cvta.global.u64 	%rd43, %rd42;
	mov.u64 	%rd44, assertFunc_0;
	cvta.global.u64 	%rd45, %rd44;
	{ // callseq 2, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd41;
	.param .b64 param1;
	st.param.b64 	[param1], %rd43;
	.param .b32 param2;
	st.param.b32 	[param2], 39;
	.param .b64 param3;
	st.param.b64 	[param3], %rd45;
	.param .b64 param4;
	st.param.b64 	[param4], 1;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 2
	trap;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ir/cir2ogqxdnfch7jghg3mhfqn4tzwovovbt25pdbdcl5htua4vjjl.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.file	3 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 200                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc1 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 114
.b8 50
.b8 111
.b8 103
.b8 113
.b8 120
.b8 100
.b8 110
.b8 102
.b8 99
.b8 104
.b8 55
.b8 106
.b8 103
.b8 104
.b8 103
.b8 51
.b8 109
.b8 104
.b8 102
.b8 113
.b8 110
.b8 52
.b8 116
.b8 122
.b8 119
.b8 111
.b8 118
.b8 111
.b8 118
.b8 98
.b8 116
.b8 50
.b8 53
.b8 112
.b8 100
.b8 98
.b8 100
.b8 99
.b8 108
.b8 53
.b8 104
.b8 116
.b8 117
.b8 97
.b8 52
.b8 118
.b8 106
.b8 106
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 114
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x22 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 101
.b8 114
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 115
.b8 111
.b8 102
.b8 116
.b8 109
.b8 97
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 51
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x85:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x9a:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 44                                  // DW_AT_call_line
.b8 39                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xb2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 26                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
