1. Pass constrained data through sequences
    class send_smp_seq extends simple_sequence;
    //variable name send_smp_seq.send_smp_seq_data should be different from req.data
    //otherwise randomization will have random data
    rand logic [7:0] send_smp_seq_data;
    ...
    virtual task body();
        `uvm_do_with(req, {req.data == send_smp_seq_data;})
    endtask
    endclass
    
    class send_smp_seq_extension extends simple_sequence;
    
    send_smp_seq u_send_smp_seq;
    ...
    virtual task body();
        repeat(10) begin
            `uvm_do_with(u_send_smp_seq, {u_send_smp_seq.send_smp_seq_data == 10;})
        end
    endtask
    endclass

