{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607550932284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607550932284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 18:55:32 2020 " "Processing started: Wed Dec 09 18:55:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607550932284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607550932284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor -c divisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607550932284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607550932625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-estrutura " "Found design unit 1: subtrator-estrutura" {  } { { "subtrator.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933009 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-estrutura " "Found design unit 1: divisor-estrutura" {  } { { "divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933011 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933012 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933014 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualazero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igualazero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/igualazero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933016 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/mux2para1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933018 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933020 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-estrutura " "Found design unit 1: somador-estrutura" {  } { { "somador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933022 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorigual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maiorigual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maiorigual-estrutura " "Found design unit 1: maiorigual-estrutura" {  } { { "maiorigual.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/maiorigual.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933024 ""} { "Info" "ISGN_ENTITY_NAME" "1 maiorigual " "Found entity 1: maiorigual" {  } { { "maiorigual.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/maiorigual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_divisor-behavior " "Found design unit 1: tb_divisor-behavior" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933026 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_divisor " "Found entity 1: tb_divisor" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607550933026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607550933026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_divisor " "Elaborating entity \"tb_divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607550933055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pronto tb_divisor.vhd(8) " "Verilog HDL or VHDL warning at tb_divisor.vhd(8): object \"pronto\" assigned a value but never read" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607550933056 "|tb_divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erro tb_divisor.vhd(8) " "Verilog HDL or VHDL warning at tb_divisor.vhd(8): object \"erro\" assigned a value but never read" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607550933056 "|tb_divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quoc tb_divisor.vhd(10) " "Verilog HDL or VHDL warning at tb_divisor.vhd(10): object \"quoc\" assigned a value but never read" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resto tb_divisor.vhd(10) " "Verilog HDL or VHDL warning at tb_divisor.vhd(10): object \"resto\" assigned a value but never read" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conteudoA tb_divisor.vhd(10) " "Verilog HDL or VHDL warning at tb_divisor.vhd(10): object \"conteudoA\" assigned a value but never read" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conteudoB tb_divisor.vhd(10) " "Verilog HDL or VHDL warning at tb_divisor.vhd(10): object \"conteudoB\" assigned a value but never read" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tb_divisor.vhd(16) " "VHDL warning at tb_divisor.vhd(16): synthesis ignores all but the first waveform" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 16 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tb_divisor.vhd(17) " "VHDL warning at tb_divisor.vhd(17): synthesis ignores all but the first waveform" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 17 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tb_divisor.vhd(18) " "VHDL warning at tb_divisor.vhd(18): synthesis ignores all but the first waveform" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 18 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "tb_divisor.vhd(19) " "VHDL warning at tb_divisor.vhd(19): synthesis ignores all but the first waveform" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 19 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Quartus II" 0 -1 1607550933057 "|tb_divisor"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_divisor.vhd(25) " "VHDL Wait Statement error at tb_divisor.vhd(25): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_divisor.vhd" "" { Text "C:/Users/Avell/Documents/Sistemas Digitais/Divisor/Divisor/tb_divisor.vhd" 25 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1607550933057 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1607550933058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607550933158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 09 18:55:33 2020 " "Processing ended: Wed Dec 09 18:55:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607550933158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607550933158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607550933158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607550933158 ""}
