
SDR_eval_board_F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a698  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000738  0800a838  0800a838  0001a838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af70  0800af70  00020338  2**0
                  CONTENTS
  4 .ARM          00000008  0800af70  0800af70  0001af70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af78  0800af78  00020338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af78  0800af78  0001af78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af7c  0800af7c  0001af7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000338  20000000  0800af80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  20000338  0800b2b8  00020338  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  0800b2b8  0002063c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020338  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024187  00000000  00000000  00020368  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f45  00000000  00000000  000444ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001c60  00000000  00000000  00049438  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a18  00000000  00000000  0004b098  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d8b7  00000000  00000000  0004cab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000163b3  00000000  00000000  0006a367  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a3403  00000000  00000000  0008071a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00123b1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008210  00000000  00000000  00123b98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000338 	.word	0x20000338
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a820 	.word	0x0800a820

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000033c 	.word	0x2000033c
 80001dc:	0800a820 	.word	0x0800a820

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_uldivmod>:
 8000b6c:	b953      	cbnz	r3, 8000b84 <__aeabi_uldivmod+0x18>
 8000b6e:	b94a      	cbnz	r2, 8000b84 <__aeabi_uldivmod+0x18>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	bf08      	it	eq
 8000b74:	2800      	cmpeq	r0, #0
 8000b76:	bf1c      	itt	ne
 8000b78:	f04f 31ff 	movne.w	r1, #4294967295
 8000b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b80:	f000 b972 	b.w	8000e68 <__aeabi_idiv0>
 8000b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b8c:	f000 f806 	bl	8000b9c <__udivmoddi4>
 8000b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b98:	b004      	add	sp, #16
 8000b9a:	4770      	bx	lr

08000b9c <__udivmoddi4>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	9e08      	ldr	r6, [sp, #32]
 8000ba2:	4604      	mov	r4, r0
 8000ba4:	4688      	mov	r8, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d14b      	bne.n	8000c42 <__udivmoddi4+0xa6>
 8000baa:	428a      	cmp	r2, r1
 8000bac:	4615      	mov	r5, r2
 8000bae:	d967      	bls.n	8000c80 <__udivmoddi4+0xe4>
 8000bb0:	fab2 f282 	clz	r2, r2
 8000bb4:	b14a      	cbz	r2, 8000bca <__udivmoddi4+0x2e>
 8000bb6:	f1c2 0720 	rsb	r7, r2, #32
 8000bba:	fa01 f302 	lsl.w	r3, r1, r2
 8000bbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000bc2:	4095      	lsls	r5, r2
 8000bc4:	ea47 0803 	orr.w	r8, r7, r3
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bd4:	fa1f fc85 	uxth.w	ip, r5
 8000bd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bdc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be0:	fb07 f10c 	mul.w	r1, r7, ip
 8000be4:	4299      	cmp	r1, r3
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x60>
 8000be8:	18eb      	adds	r3, r5, r3
 8000bea:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bee:	f080 811b 	bcs.w	8000e28 <__udivmoddi4+0x28c>
 8000bf2:	4299      	cmp	r1, r3
 8000bf4:	f240 8118 	bls.w	8000e28 <__udivmoddi4+0x28c>
 8000bf8:	3f02      	subs	r7, #2
 8000bfa:	442b      	add	r3, r5
 8000bfc:	1a5b      	subs	r3, r3, r1
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c10:	45a4      	cmp	ip, r4
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x8c>
 8000c14:	192c      	adds	r4, r5, r4
 8000c16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1a:	f080 8107 	bcs.w	8000e2c <__udivmoddi4+0x290>
 8000c1e:	45a4      	cmp	ip, r4
 8000c20:	f240 8104 	bls.w	8000e2c <__udivmoddi4+0x290>
 8000c24:	3802      	subs	r0, #2
 8000c26:	442c      	add	r4, r5
 8000c28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c2c:	eba4 040c 	sub.w	r4, r4, ip
 8000c30:	2700      	movs	r7, #0
 8000c32:	b11e      	cbz	r6, 8000c3c <__udivmoddi4+0xa0>
 8000c34:	40d4      	lsrs	r4, r2
 8000c36:	2300      	movs	r3, #0
 8000c38:	e9c6 4300 	strd	r4, r3, [r6]
 8000c3c:	4639      	mov	r1, r7
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0xbe>
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f000 80eb 	beq.w	8000e22 <__udivmoddi4+0x286>
 8000c4c:	2700      	movs	r7, #0
 8000c4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c52:	4638      	mov	r0, r7
 8000c54:	4639      	mov	r1, r7
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f783 	clz	r7, r3
 8000c5e:	2f00      	cmp	r7, #0
 8000c60:	d147      	bne.n	8000cf2 <__udivmoddi4+0x156>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0xd0>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80fa 	bhi.w	8000e60 <__udivmoddi4+0x2c4>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	4698      	mov	r8, r3
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d0e0      	beq.n	8000c3c <__udivmoddi4+0xa0>
 8000c7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c7e:	e7dd      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000c80:	b902      	cbnz	r2, 8000c84 <__udivmoddi4+0xe8>
 8000c82:	deff      	udf	#255	; 0xff
 8000c84:	fab2 f282 	clz	r2, r2
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	f040 808f 	bne.w	8000dac <__udivmoddi4+0x210>
 8000c8e:	1b49      	subs	r1, r1, r5
 8000c90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c94:	fa1f f885 	uxth.w	r8, r5
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c9e:	0c23      	lsrs	r3, r4, #16
 8000ca0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cac:	4299      	cmp	r1, r3
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x124>
 8000cb0:	18eb      	adds	r3, r5, r3
 8000cb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x122>
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	f200 80cd 	bhi.w	8000e58 <__udivmoddi4+0x2bc>
 8000cbe:	4684      	mov	ip, r0
 8000cc0:	1a59      	subs	r1, r3, r1
 8000cc2:	b2a3      	uxth	r3, r4
 8000cc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ccc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd0:	fb08 f800 	mul.w	r8, r8, r0
 8000cd4:	45a0      	cmp	r8, r4
 8000cd6:	d907      	bls.n	8000ce8 <__udivmoddi4+0x14c>
 8000cd8:	192c      	adds	r4, r5, r4
 8000cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cde:	d202      	bcs.n	8000ce6 <__udivmoddi4+0x14a>
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	f200 80b6 	bhi.w	8000e52 <__udivmoddi4+0x2b6>
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	eba4 0408 	sub.w	r4, r4, r8
 8000cec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf0:	e79f      	b.n	8000c32 <__udivmoddi4+0x96>
 8000cf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000cf6:	40bb      	lsls	r3, r7
 8000cf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d00:	fa01 f407 	lsl.w	r4, r1, r7
 8000d04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d10:	4325      	orrs	r5, r4
 8000d12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d16:	0c2c      	lsrs	r4, r5, #16
 8000d18:	fb08 3319 	mls	r3, r8, r9, r3
 8000d1c:	fa1f fa8e 	uxth.w	sl, lr
 8000d20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d24:	fb09 f40a 	mul.w	r4, r9, sl
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x1b0>
 8000d34:	eb1e 0303 	adds.w	r3, lr, r3
 8000d38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d3c:	f080 8087 	bcs.w	8000e4e <__udivmoddi4+0x2b2>
 8000d40:	429c      	cmp	r4, r3
 8000d42:	f240 8084 	bls.w	8000e4e <__udivmoddi4+0x2b2>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4473      	add	r3, lr
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	b2ad      	uxth	r5, r5
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d60:	45a2      	cmp	sl, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1da>
 8000d64:	eb1e 0404 	adds.w	r4, lr, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6c:	d26b      	bcs.n	8000e46 <__udivmoddi4+0x2aa>
 8000d6e:	45a2      	cmp	sl, r4
 8000d70:	d969      	bls.n	8000e46 <__udivmoddi4+0x2aa>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4474      	add	r4, lr
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d7e:	eba4 040a 	sub.w	r4, r4, sl
 8000d82:	454c      	cmp	r4, r9
 8000d84:	46c2      	mov	sl, r8
 8000d86:	464b      	mov	r3, r9
 8000d88:	d354      	bcc.n	8000e34 <__udivmoddi4+0x298>
 8000d8a:	d051      	beq.n	8000e30 <__udivmoddi4+0x294>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d069      	beq.n	8000e64 <__udivmoddi4+0x2c8>
 8000d90:	ebb1 050a 	subs.w	r5, r1, sl
 8000d94:	eb64 0403 	sbc.w	r4, r4, r3
 8000d98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d9c:	40fd      	lsrs	r5, r7
 8000d9e:	40fc      	lsrs	r4, r7
 8000da0:	ea4c 0505 	orr.w	r5, ip, r5
 8000da4:	e9c6 5400 	strd	r5, r4, [r6]
 8000da8:	2700      	movs	r7, #0
 8000daa:	e747      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f703 	lsr.w	r7, r0, r3
 8000db4:	4095      	lsls	r5, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	fa21 f303 	lsr.w	r3, r1, r3
 8000dbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc2:	4338      	orrs	r0, r7
 8000dc4:	0c01      	lsrs	r1, r0, #16
 8000dc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dca:	fa1f f885 	uxth.w	r8, r5
 8000dce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd6:	fb07 f308 	mul.w	r3, r7, r8
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	fa04 f402 	lsl.w	r4, r4, r2
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x256>
 8000de2:	1869      	adds	r1, r5, r1
 8000de4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000de8:	d22f      	bcs.n	8000e4a <__udivmoddi4+0x2ae>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d92d      	bls.n	8000e4a <__udivmoddi4+0x2ae>
 8000dee:	3f02      	subs	r7, #2
 8000df0:	4429      	add	r1, r5
 8000df2:	1acb      	subs	r3, r1, r3
 8000df4:	b281      	uxth	r1, r0
 8000df6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb00 f308 	mul.w	r3, r0, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x27e>
 8000e0a:	1869      	adds	r1, r5, r1
 8000e0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e10:	d217      	bcs.n	8000e42 <__udivmoddi4+0x2a6>
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d915      	bls.n	8000e42 <__udivmoddi4+0x2a6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4429      	add	r1, r5
 8000e1a:	1ac9      	subs	r1, r1, r3
 8000e1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e20:	e73b      	b.n	8000c9a <__udivmoddi4+0xfe>
 8000e22:	4637      	mov	r7, r6
 8000e24:	4630      	mov	r0, r6
 8000e26:	e709      	b.n	8000c3c <__udivmoddi4+0xa0>
 8000e28:	4607      	mov	r7, r0
 8000e2a:	e6e7      	b.n	8000bfc <__udivmoddi4+0x60>
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	e6fb      	b.n	8000c28 <__udivmoddi4+0x8c>
 8000e30:	4541      	cmp	r1, r8
 8000e32:	d2ab      	bcs.n	8000d8c <__udivmoddi4+0x1f0>
 8000e34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e38:	eb69 020e 	sbc.w	r2, r9, lr
 8000e3c:	3801      	subs	r0, #1
 8000e3e:	4613      	mov	r3, r2
 8000e40:	e7a4      	b.n	8000d8c <__udivmoddi4+0x1f0>
 8000e42:	4660      	mov	r0, ip
 8000e44:	e7e9      	b.n	8000e1a <__udivmoddi4+0x27e>
 8000e46:	4618      	mov	r0, r3
 8000e48:	e795      	b.n	8000d76 <__udivmoddi4+0x1da>
 8000e4a:	4667      	mov	r7, ip
 8000e4c:	e7d1      	b.n	8000df2 <__udivmoddi4+0x256>
 8000e4e:	4681      	mov	r9, r0
 8000e50:	e77c      	b.n	8000d4c <__udivmoddi4+0x1b0>
 8000e52:	3802      	subs	r0, #2
 8000e54:	442c      	add	r4, r5
 8000e56:	e747      	b.n	8000ce8 <__udivmoddi4+0x14c>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	442b      	add	r3, r5
 8000e5e:	e72f      	b.n	8000cc0 <__udivmoddi4+0x124>
 8000e60:	4638      	mov	r0, r7
 8000e62:	e708      	b.n	8000c76 <__udivmoddi4+0xda>
 8000e64:	4637      	mov	r7, r6
 8000e66:	e6e9      	b.n	8000c3c <__udivmoddi4+0xa0>

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <fsm_new>:

#include "fsm.h"
#include <stdlib.h>

fsm_t* fsm_new (fsm_trans_t* tt)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  fsm_t* this = (fsm_t*) malloc (sizeof (fsm_t));
 8000e74:	2008      	movs	r0, #8
 8000e76:	f007 fe75 	bl	8008b64 <malloc>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	60fb      	str	r3, [r7, #12]
  fsm_init (this, tt);
 8000e7e:	6879      	ldr	r1, [r7, #4]
 8000e80:	68f8      	ldr	r0, [r7, #12]
 8000e82:	f000 f805 	bl	8000e90 <fsm_init>
  return this;
 8000e86:	68fb      	ldr	r3, [r7, #12]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <fsm_init>:

void fsm_init (fsm_t* this, fsm_trans_t* tt)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  this->tt = tt;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	683a      	ldr	r2, [r7, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
  this->current_state = tt->orig_state;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	601a      	str	r2, [r3, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <fsm_fire>:

void fsm_fire (fsm_t* this)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  fsm_trans_t* t;
  for (t = this->tt; t->orig_state >= 0; ++t) {
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	e01c      	b.n	8000efe <fsm_fire+0x4a>
    if ((this->current_state == t->orig_state) && t->in(this)) {
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d113      	bne.n	8000ef8 <fsm_fire+0x44>
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	4798      	blx	r3
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d00c      	beq.n	8000ef8 <fsm_fire+0x44>
      this->current_state = t->dest_state;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	689a      	ldr	r2, [r3, #8]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	601a      	str	r2, [r3, #0]
      if (t->out)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d00c      	beq.n	8000f08 <fsm_fire+0x54>
        t->out(this);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	4798      	blx	r3
      break;
 8000ef6:	e007      	b.n	8000f08 <fsm_fire+0x54>
  for (t = this->tt; t->orig_state >= 0; ++t) {
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	3310      	adds	r3, #16
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	dade      	bge.n	8000ec4 <fsm_fire+0x10>
    }
  }
}
 8000f06:	e000      	b.n	8000f0a <fsm_fire+0x56>
      break;
 8000f08:	bf00      	nop
}
 8000f0a:	bf00      	nop
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f18:	f004 fc9e 	bl	8005858 <HAL_Init>

  /* USER CODE BEGIN Init */
  Clock_Enable();
 8000f1c:	f000 f9f0 	bl	8001300 <Clock_Enable>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f20:	f000 f832 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f24:	f000 f946 	bl	80011b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f28:	f000 f91a 	bl	8001160 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000f2c:	f000 f896 	bl	800105c <MX_SPI1_Init>
  MX_TIM2_Init();
 8000f30:	f000 f8ca 	bl	80010c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize LEDs*/
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
  RadioShieldLedInit(RADIO_SHIELD_LED);
 8000f34:	2000      	movs	r0, #0
 8000f36:	f004 f86d 	bl	8005014 <RadioShieldLedInit>
#endif
  BSP_LED_Init(LED2);
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f003 ff54 	bl	8004de8 <BSP_LED_Init>
  HAL_Radio_Init();
 8000f40:	f000 fc9a 	bl	8001878 <HAL_Radio_Init>
  P2P_Init();
 8000f44:	f000 fd3c 	bl	80019c0 <P2P_Init>
  HAL_TIM_OC_Start_IT(&htim2,0);
 8000f48:	2100      	movs	r1, #0
 8000f4a:	480a      	ldr	r0, [pc, #40]	; (8000f74 <main+0x60>)
 8000f4c:	f006 f9d6 	bl	80072fc <HAL_TIM_OC_Start_IT>

  RetargetInit(&huart2);
 8000f50:	4809      	ldr	r0, [pc, #36]	; (8000f78 <main+0x64>)
 8000f52:	f000 fed7 	bl	8001d04 <RetargetInit>
  HAL_UART_Receive_IT(&huart2, RxData, 1);
 8000f56:	2201      	movs	r2, #1
 8000f58:	4908      	ldr	r1, [pc, #32]	; (8000f7c <main+0x68>)
 8000f5a:	4807      	ldr	r0, [pc, #28]	; (8000f78 <main+0x64>)
 8000f5c:	f006 ff86 	bl	8007e6c <HAL_UART_Receive_IT>

  printf("\r\nDispositivo SDR preparado\r\n");
 8000f60:	4807      	ldr	r0, [pc, #28]	; (8000f80 <main+0x6c>)
 8000f62:	f007 ff2b 	bl	8008dbc <puts>
  printf("\r\nPara enviar un mensaje pulse cualquier tecla\r\n");
 8000f66:	4807      	ldr	r0, [pc, #28]	; (8000f84 <main+0x70>)
 8000f68:	f007 ff28 	bl	8008dbc <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	P2P_Process();
 8000f6c:	f000 fc94 	bl	8001898 <P2P_Process>
 8000f70:	e7fc      	b.n	8000f6c <main+0x58>
 8000f72:	bf00      	nop
 8000f74:	20000530 	.word	0x20000530
 8000f78:	20000570 	.word	0x20000570
 8000f7c:	2000051c 	.word	0x2000051c
 8000f80:	0800a838 	.word	0x0800a838
 8000f84:	0800a858 	.word	0x0800a858

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b094      	sub	sp, #80	; 0x50
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0320 	add.w	r3, r7, #32
 8000f92:	2230      	movs	r2, #48	; 0x30
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f007 fdec 	bl	8008b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	4b28      	ldr	r3, [pc, #160]	; (8001054 <SystemClock_Config+0xcc>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb4:	4a27      	ldr	r2, [pc, #156]	; (8001054 <SystemClock_Config+0xcc>)
 8000fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fba:	6413      	str	r3, [r2, #64]	; 0x40
 8000fbc:	4b25      	ldr	r3, [pc, #148]	; (8001054 <SystemClock_Config+0xcc>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b22      	ldr	r3, [pc, #136]	; (8001058 <SystemClock_Config+0xd0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fd4:	4a20      	ldr	r2, [pc, #128]	; (8001058 <SystemClock_Config+0xd0>)
 8000fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <SystemClock_Config+0xd0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000fec:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ff6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000ffc:	2305      	movs	r3, #5
 8000ffe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 8001000:	2378      	movs	r3, #120	; 0x78
 8001002:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001004:	2306      	movs	r3, #6
 8001006:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001008:	2304      	movs	r3, #4
 800100a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100c:	f107 0320 	add.w	r3, r7, #32
 8001010:	4618      	mov	r0, r3
 8001012:	f005 f8c9 	bl	80061a8 <HAL_RCC_OscConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800101c:	f000 f9e6 	bl	80013ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001020:	230f      	movs	r3, #15
 8001022:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001024:	2302      	movs	r3, #2
 8001026:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800102c:	2300      	movs	r3, #0
 800102e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001034:	f107 030c 	add.w	r3, r7, #12
 8001038:	2101      	movs	r1, #1
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fb24 	bl	8006688 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001046:	f000 f9d1 	bl	80013ec <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3750      	adds	r7, #80	; 0x50
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	40007000 	.word	0x40007000

0800105c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001062:	4a18      	ldr	r2, [pc, #96]	; (80010c4 <MX_SPI1_Init+0x68>)
 8001064:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001068:	f44f 7282 	mov.w	r2, #260	; 0x104
 800106c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800106e:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001074:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800107a:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <MX_SPI1_Init+0x64>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001080:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001082:	2200      	movs	r2, #0
 8001084:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001086:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001088:	f44f 7200 	mov.w	r2, #512	; 0x200
 800108c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001090:	2208      	movs	r2, #8
 8001092:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001094:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <MX_SPI1_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800109a:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <MX_SPI1_Init+0x64>)
 800109c:	2200      	movs	r2, #0
 800109e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010a0:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <MX_SPI1_Init+0x64>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <MX_SPI1_Init+0x64>)
 80010a8:	220a      	movs	r2, #10
 80010aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	; (80010c0 <MX_SPI1_Init+0x64>)
 80010ae:	f005 fcdd 	bl	8006a6c <HAL_SPI_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010b8:	f000 f998 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200004c4 	.word	0x200004c4
 80010c4:	40013000 	.word	0x40013000

080010c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ce:	f107 0308 	add.w	r3, r7, #8
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	463b      	mov	r3, r7
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <MX_TIM2_Init+0x94>)
 80010e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	; (800115c <MX_TIM2_Init+0x94>)
 80010ee:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80010f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f4:	4b19      	ldr	r3, [pc, #100]	; (800115c <MX_TIM2_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80010fa:	4b18      	ldr	r3, [pc, #96]	; (800115c <MX_TIM2_Init+0x94>)
 80010fc:	2263      	movs	r2, #99	; 0x63
 80010fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001100:	4b16      	ldr	r3, [pc, #88]	; (800115c <MX_TIM2_Init+0x94>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <MX_TIM2_Init+0x94>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800110c:	4813      	ldr	r0, [pc, #76]	; (800115c <MX_TIM2_Init+0x94>)
 800110e:	f006 f8c9 	bl	80072a4 <HAL_TIM_Base_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001118:	f000 f968 	bl	80013ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001120:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	4619      	mov	r1, r3
 8001128:	480c      	ldr	r0, [pc, #48]	; (800115c <MX_TIM2_Init+0x94>)
 800112a:	f006 fa67 	bl	80075fc <HAL_TIM_ConfigClockSource>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001134:	f000 f95a 	bl	80013ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001140:	463b      	mov	r3, r7
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	; (800115c <MX_TIM2_Init+0x94>)
 8001146:	f006 fc83 	bl	8007a50 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001150:	f000 f94c 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001154:	bf00      	nop
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000530 	.word	0x20000530

08001160 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <MX_USART2_UART_Init+0x50>)
 8001168:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 800116c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001170:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001172:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001186:	220c      	movs	r2, #12
 8001188:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001190:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001196:	4805      	ldr	r0, [pc, #20]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001198:	f006 fcdc 	bl	8007b54 <HAL_UART_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011a2:	f000 f923 	bl	80013ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000570 	.word	0x20000570
 80011b0:	40004400 	.word	0x40004400

080011b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	; 0x28
 80011b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	4b47      	ldr	r3, [pc, #284]	; (80012ec <MX_GPIO_Init+0x138>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a46      	ldr	r2, [pc, #280]	; (80012ec <MX_GPIO_Init+0x138>)
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b44      	ldr	r3, [pc, #272]	; (80012ec <MX_GPIO_Init+0x138>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b40      	ldr	r3, [pc, #256]	; (80012ec <MX_GPIO_Init+0x138>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a3f      	ldr	r2, [pc, #252]	; (80012ec <MX_GPIO_Init+0x138>)
 80011f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b3d      	ldr	r3, [pc, #244]	; (80012ec <MX_GPIO_Init+0x138>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	4b39      	ldr	r3, [pc, #228]	; (80012ec <MX_GPIO_Init+0x138>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a38      	ldr	r2, [pc, #224]	; (80012ec <MX_GPIO_Init+0x138>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b36      	ldr	r3, [pc, #216]	; (80012ec <MX_GPIO_Init+0x138>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	4b32      	ldr	r3, [pc, #200]	; (80012ec <MX_GPIO_Init+0x138>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a31      	ldr	r2, [pc, #196]	; (80012ec <MX_GPIO_Init+0x138>)
 8001228:	f043 0302 	orr.w	r3, r3, #2
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b2f      	ldr	r3, [pc, #188]	; (80012ec <MX_GPIO_Init+0x138>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NUCLEO_LED1_PIN_Pin|SDN_SP1_433_Pin|SDN_SP1_868_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8001240:	482b      	ldr	r0, [pc, #172]	; (80012f0 <MX_GPIO_Init+0x13c>)
 8001242:	f004 ff65 	bl	8006110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_S_CS_Pin|SPI1_H_CS_Pin, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	2160      	movs	r1, #96	; 0x60
 800124a:	482a      	ldr	r0, [pc, #168]	; (80012f4 <MX_GPIO_Init+0x140>)
 800124c:	f004 ff60 	bl	8006110 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USER_BUTTON_Pin PC7 */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin|GPIO_PIN_7;
 8001250:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001256:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <MX_GPIO_Init+0x144>)
 8001258:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	4825      	ldr	r0, [pc, #148]	; (80012fc <MX_GPIO_Init+0x148>)
 8001266:	f004 fcef 	bl	8005c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : NUCLEO_LED1_PIN_Pin SDN_SP1_433_Pin */
  GPIO_InitStruct.Pin = NUCLEO_LED1_PIN_Pin|SDN_SP1_433_Pin;
 800126a:	f44f 7308 	mov.w	r3, #544	; 0x220
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001270:	2301      	movs	r3, #1
 8001272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4619      	mov	r1, r3
 8001282:	481b      	ldr	r0, [pc, #108]	; (80012f0 <MX_GPIO_Init+0x13c>)
 8001284:	f004 fce0 	bl	8005c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDN_SP1_868_Pin */
  GPIO_InitStruct.Pin = SDN_SP1_868_Pin;
 8001288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800128c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128e:	2301      	movs	r3, #1
 8001290:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001296:	2302      	movs	r3, #2
 8001298:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SDN_SP1_868_GPIO_Port, &GPIO_InitStruct);
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	4619      	mov	r1, r3
 80012a0:	4813      	ldr	r0, [pc, #76]	; (80012f0 <MX_GPIO_Init+0x13c>)
 80012a2:	f004 fcd1 	bl	8005c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_S_CS_Pin SPI1_H_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_S_CS_Pin|SPI1_H_CS_Pin;
 80012a6:	2360      	movs	r3, #96	; 0x60
 80012a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012aa:	2301      	movs	r3, #1
 80012ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b2:	2302      	movs	r3, #2
 80012b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	480d      	ldr	r0, [pc, #52]	; (80012f4 <MX_GPIO_Init+0x140>)
 80012be:	f004 fcc3 	bl	8005c48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	2017      	movs	r0, #23
 80012c8:	f004 fc57 	bl	8005b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012cc:	2017      	movs	r0, #23
 80012ce:	f004 fc70 	bl	8005bb2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2100      	movs	r1, #0
 80012d6:	2028      	movs	r0, #40	; 0x28
 80012d8:	f004 fc4f 	bl	8005b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012dc:	2028      	movs	r0, #40	; 0x28
 80012de:	f004 fc68 	bl	8005bb2 <HAL_NVIC_EnableIRQ>

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	; 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020000 	.word	0x40020000
 80012f4:	40020400 	.word	0x40020400
 80012f8:	10210000 	.word	0x10210000
 80012fc:	40020800 	.word	0x40020800

08001300 <Clock_Enable>:

/* USER CODE BEGIN 4 */
void Clock_Enable(void)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
  __GPIOA_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <Clock_Enable+0x84>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a1d      	ldr	r2, [pc, #116]	; (8001384 <Clock_Enable+0x84>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <Clock_Enable+0x84>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  __GPIOB_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	4b17      	ldr	r3, [pc, #92]	; (8001384 <Clock_Enable+0x84>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a16      	ldr	r2, [pc, #88]	; (8001384 <Clock_Enable+0x84>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b14      	ldr	r3, [pc, #80]	; (8001384 <Clock_Enable+0x84>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	60bb      	str	r3, [r7, #8]
 800133c:	68bb      	ldr	r3, [r7, #8]
  __GPIOC_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	4b10      	ldr	r3, [pc, #64]	; (8001384 <Clock_Enable+0x84>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a0f      	ldr	r2, [pc, #60]	; (8001384 <Clock_Enable+0x84>)
 8001348:	f043 0304 	orr.w	r3, r3, #4
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <Clock_Enable+0x84>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]
  __GPIOD_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	603b      	str	r3, [r7, #0]
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <Clock_Enable+0x84>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a08      	ldr	r2, [pc, #32]	; (8001384 <Clock_Enable+0x84>)
 8001364:	f043 0308 	orr.w	r3, r3, #8
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <Clock_Enable+0x84>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	683b      	ldr	r3, [r7, #0]
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023800 	.word	0x40023800

08001388 <handle_TIM2>:

void handle_TIM2(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
	Rx_count++;
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <handle_TIM2+0x18>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	4a03      	ldr	r2, [pc, #12]	; (80013a0 <handle_TIM2+0x18>)
 8001394:	6013      	str	r3, [r2, #0]
}
 8001396:	bf00      	nop
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	200005b0 	.word	0x200005b0

080013a4 <check_Rx_count>:

FlagStatus check_Rx_count(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
	FlagStatus retval = RESET;
 80013aa:	2300      	movs	r3, #0
 80013ac:	71fb      	strb	r3, [r7, #7]
	if(Rx_count >= 100) //Debug value 100 for 10 secs. Final value 10000 for 10 secs.
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <check_Rx_count+0x2c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b63      	cmp	r3, #99	; 0x63
 80013b4:	d904      	bls.n	80013c0 <check_Rx_count+0x1c>
	{
		retval = SET;
 80013b6:	2301      	movs	r3, #1
 80013b8:	71fb      	strb	r3, [r7, #7]
		Rx_count = 0;
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <check_Rx_count+0x2c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
	}
	return retval;
 80013c0:	79fb      	ldrb	r3, [r7, #7]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	200005b0 	.word	0x200005b0

080013d4 <reset_RX_count>:

void reset_RX_count(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
	Rx_count = 0;
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <reset_RX_count+0x14>)
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	200005b0 	.word	0x200005b0

080013ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
	...

080013fc <time_out_rx>:

/* Private function prototypes -----------------------------------------------*/


static int time_out_rx(fsm_t* this)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]

	return ((Spirit1_RX_timeout)||(check_Rx_count()));
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <time_out_rx+0x2c>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d104      	bne.n	8001418 <time_out_rx+0x1c>
 800140e:	f7ff ffc9 	bl	80013a4 <check_Rx_count>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <time_out_rx+0x20>
 8001418:	2301      	movs	r3, #1
 800141a:	e000      	b.n	800141e <time_out_rx+0x22>
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	2000041e 	.word	0x2000041e

0800142c <tx_flag>:

static int tx_flag(fsm_t* this)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	return tx_value;
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <tx_flag+0x18>)
 8001436:	781b      	ldrb	r3, [r3, #0]
}
 8001438:	4618      	mov	r0, r3
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	2000041f 	.word	0x2000041f

08001448 <rx_flag>:

static int rx_flag(fsm_t* this)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	return xRxDoneFlag;
 8001450:	4b04      	ldr	r3, [pc, #16]	; (8001464 <rx_flag+0x1c>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	2000041c 	.word	0x2000041c

08001468 <data_received>:


static int data_received(fsm_t* this)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	if(xRxFrame.Cmd == MSG_CMD) return 1;
 8001470:	4b06      	ldr	r3, [pc, #24]	; (800148c <data_received+0x24>)
 8001472:	78db      	ldrb	r3, [r3, #3]
 8001474:	2bff      	cmp	r3, #255	; 0xff
 8001476:	d101      	bne.n	800147c <data_received+0x14>
 8001478:	2301      	movs	r3, #1
 800147a:	e000      	b.n	800147e <data_received+0x16>
	else return 0;
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	2000042c 	.word	0x2000042c

08001490 <ack_received>:

static int ack_received(fsm_t* this)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    if(xRxFrame.Cmd == ACK_OK) return 1;
 8001498:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <ack_received+0x24>)
 800149a:	78db      	ldrb	r3, [r3, #3]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <ack_received+0x14>
 80014a0:	2301      	movs	r3, #1
 80014a2:	e000      	b.n	80014a6 <ack_received+0x16>
    else return 0;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	2000042c 	.word	0x2000042c

080014b8 <multicast>:

static int multicast(fsm_t* this)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]

	if ((dest_addr == MULTICAST_ADDRESS) || (dest_addr == BROADCAST_ADDRESS)) return 1;
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <multicast+0x2c>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	2bee      	cmp	r3, #238	; 0xee
 80014c6:	d003      	beq.n	80014d0 <multicast+0x18>
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <multicast+0x2c>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2bff      	cmp	r3, #255	; 0xff
 80014ce:	d101      	bne.n	80014d4 <multicast+0x1c>
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <multicast+0x1e>
	else return 0;
 80014d4:	2300      	movs	r3, #0

}
 80014d6:	4618      	mov	r0, r3
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	200005bc 	.word	0x200005bc

080014e8 <address_known>:

static int address_known(fsm_t* this)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	if ((dest_addr != MULTICAST_ADDRESS) && (dest_addr != BROADCAST_ADDRESS)) return 1;
 80014f0:	4b08      	ldr	r3, [pc, #32]	; (8001514 <address_known+0x2c>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2bee      	cmp	r3, #238	; 0xee
 80014f6:	d005      	beq.n	8001504 <address_known+0x1c>
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <address_known+0x2c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2bff      	cmp	r3, #255	; 0xff
 80014fe:	d001      	beq.n	8001504 <address_known+0x1c>
 8001500:	2301      	movs	r3, #1
 8001502:	e000      	b.n	8001506 <address_known+0x1e>
	else return 0;
 8001504:	2300      	movs	r3, #0

}
 8001506:	4618      	mov	r0, r3
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	200005bc 	.word	0x200005bc

08001518 <tx_done>:

static int tx_done(fsm_t* this)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	return xTxDoneFlag;
 8001520:	4b04      	ldr	r3, [pc, #16]	; (8001534 <tx_done+0x1c>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b2db      	uxtb	r3, r3
}
 8001526:	4618      	mov	r0, r3
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	2000041d 	.word	0x2000041d

08001538 <ACK_confirm>:


static int ACK_confirm (fsm_t* this)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	return ACK_Process;
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <ACK_confirm+0x18>)
 8001542:	781b      	ldrb	r3, [r3, #0]
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	200005be 	.word	0x200005be

08001554 <EN_Rx>:

void EN_Rx(fsm_t* this)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
    AppliReceiveBuff(aReceiveBuffer, RxLength);
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <EN_Rx+0x50>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	4619      	mov	r1, r3
 8001562:	4811      	ldr	r0, [pc, #68]	; (80015a8 <EN_Rx+0x54>)
 8001564:	f000 f9fe 	bl	8001964 <AppliReceiveBuff>
    Spirit1_RX_timeout = RESET;
 8001568:	4b10      	ldr	r3, [pc, #64]	; (80015ac <EN_Rx+0x58>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
    reset_RX_count();
 800156e:	f7ff ff31 	bl	80013d4 <reset_RX_count>
    BSP_LED_Toggle(LED2);
 8001572:	2000      	movs	r0, #0
 8001574:	f003 fc86 	bl	8004e84 <BSP_LED_Toggle>

	xTxDoneFlag = RESET;
 8001578:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <EN_Rx+0x5c>)
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
    RadioShieldLedOff(RADIO_SHIELD_LED);
 800157e:	2000      	movs	r0, #0
 8001580:	f003 fd8a 	bl	8005098 <RadioShieldLedOff>
#endif
    ACK_Process = RESET;
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <EN_Rx+0x60>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
    IDLE_Process = SET;
 800158a:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <EN_Rx+0x64>)
 800158c:	2201      	movs	r2, #1
 800158e:	701a      	strb	r2, [r3, #0]

    printf("\r\nDispositivo SDR preparado\r\n");
 8001590:	480a      	ldr	r0, [pc, #40]	; (80015bc <EN_Rx+0x68>)
 8001592:	f007 fc13 	bl	8008dbc <puts>
    printf("\r\nPara enviar un mensaje pulse cualquier tecla\r\n");
 8001596:	480a      	ldr	r0, [pc, #40]	; (80015c0 <EN_Rx+0x6c>)
 8001598:	f007 fc10 	bl	8008dbc <puts>
}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000354 	.word	0x20000354
 80015a8:	2000036c 	.word	0x2000036c
 80015ac:	2000041e 	.word	0x2000041e
 80015b0:	2000041d 	.word	0x2000041d
 80015b4:	200005be 	.word	0x200005be
 80015b8:	200005d0 	.word	0x200005d0
 80015bc:	0800a888 	.word	0x0800a888
 80015c0:	0800a8a8 	.word	0x0800a8a8

080015c4 <send_data>:

void send_data(fsm_t* this)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af02      	add	r7, sp, #8
 80015ca:	6078      	str	r0, [r7, #4]
	tx_value = RESET;
 80015cc:	4b25      	ldr	r3, [pc, #148]	; (8001664 <send_data+0xa0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	701a      	strb	r2, [r3, #0]
	xTxFrame.Cmd = MSG_CMD;
 80015d2:	4b25      	ldr	r3, [pc, #148]	; (8001668 <send_data+0xa4>)
 80015d4:	22ff      	movs	r2, #255	; 0xff
 80015d6:	70da      	strb	r2, [r3, #3]
	xTxFrame.CmdLen = 0x01;
 80015d8:	4b23      	ldr	r3, [pc, #140]	; (8001668 <send_data+0xa4>)
 80015da:	2201      	movs	r2, #1
 80015dc:	709a      	strb	r2, [r3, #2]
	xTxFrame.Cmdtag = txCounter++;
 80015de:	4b23      	ldr	r3, [pc, #140]	; (800166c <send_data+0xa8>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	1c5a      	adds	r2, r3, #1
 80015e4:	b291      	uxth	r1, r2
 80015e6:	4a21      	ldr	r2, [pc, #132]	; (800166c <send_data+0xa8>)
 80015e8:	8011      	strh	r1, [r2, #0]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	4b1e      	ldr	r3, [pc, #120]	; (8001668 <send_data+0xa4>)
 80015ee:	701a      	strb	r2, [r3, #0]
	xTxFrame.CmdType = APPLI_CMD;
 80015f0:	4b1d      	ldr	r3, [pc, #116]	; (8001668 <send_data+0xa4>)
 80015f2:	2211      	movs	r2, #17
 80015f4:	705a      	strb	r2, [r3, #1]
	xTxFrame.DataBuff = aTransmitBuffer;
 80015f6:	4b1c      	ldr	r3, [pc, #112]	; (8001668 <send_data+0xa4>)
 80015f8:	4a1d      	ldr	r2, [pc, #116]	; (8001670 <send_data+0xac>)
 80015fa:	609a      	str	r2, [r3, #8]
	xTxFrame.DataLen = TxLength;
 80015fc:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <send_data+0xb0>)
 80015fe:	781a      	ldrb	r2, [r3, #0]
 8001600:	4b19      	ldr	r3, [pc, #100]	; (8001668 <send_data+0xa4>)
 8001602:	711a      	strb	r2, [r3, #4]
	AppliSendBuff(&xTxFrame, xTxFrame.DataLen);
 8001604:	4b18      	ldr	r3, [pc, #96]	; (8001668 <send_data+0xa4>)
 8001606:	791b      	ldrb	r3, [r3, #4]
 8001608:	4619      	mov	r1, r3
 800160a:	4817      	ldr	r0, [pc, #92]	; (8001668 <send_data+0xa4>)
 800160c:	f000 f950 	bl	80018b0 <AppliSendBuff>

	printf("\r\n\r\nSe ha enviado el mensaje con los siguientes campos:\r\n");
 8001610:	4819      	ldr	r0, [pc, #100]	; (8001678 <send_data+0xb4>)
 8001612:	f007 fbd3 	bl	8008dbc <puts>
	printf("\r\nCampo CMD: %d\r\n", MSG_CMD);
 8001616:	21ff      	movs	r1, #255	; 0xff
 8001618:	4818      	ldr	r0, [pc, #96]	; (800167c <send_data+0xb8>)
 800161a:	f007 fb5b 	bl	8008cd4 <iprintf>
	printf("\r\nCampo CMD Tag: %d\r\n", txCounter);
 800161e:	4b13      	ldr	r3, [pc, #76]	; (800166c <send_data+0xa8>)
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	4816      	ldr	r0, [pc, #88]	; (8001680 <send_data+0xbc>)
 8001626:	f007 fb55 	bl	8008cd4 <iprintf>
	printf("\r\nCampo CMD Type: %d\r\n", APPLI_CMD);
 800162a:	2111      	movs	r1, #17
 800162c:	4815      	ldr	r0, [pc, #84]	; (8001684 <send_data+0xc0>)
 800162e:	f007 fb51 	bl	8008cd4 <iprintf>
	printf("\r\nComando: %d%d%d%d%d\r\n", aTransmitBuffer[0], aTransmitBuffer[1], aTransmitBuffer[2], aTransmitBuffer[3], aTransmitBuffer[4]);
 8001632:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <send_data+0xac>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	4619      	mov	r1, r3
 8001638:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <send_data+0xac>)
 800163a:	785b      	ldrb	r3, [r3, #1]
 800163c:	4618      	mov	r0, r3
 800163e:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <send_data+0xac>)
 8001640:	789b      	ldrb	r3, [r3, #2]
 8001642:	461c      	mov	r4, r3
 8001644:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <send_data+0xac>)
 8001646:	78db      	ldrb	r3, [r3, #3]
 8001648:	461a      	mov	r2, r3
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <send_data+0xac>)
 800164c:	791b      	ldrb	r3, [r3, #4]
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	9200      	str	r2, [sp, #0]
 8001652:	4623      	mov	r3, r4
 8001654:	4602      	mov	r2, r0
 8001656:	480c      	ldr	r0, [pc, #48]	; (8001688 <send_data+0xc4>)
 8001658:	f007 fb3c 	bl	8008cd4 <iprintf>

}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	bd90      	pop	{r4, r7, pc}
 8001664:	2000041f 	.word	0x2000041f
 8001668:	20000420 	.word	0x20000420
 800166c:	2000049a 	.word	0x2000049a
 8001670:	20000358 	.word	0x20000358
 8001674:	20000084 	.word	0x20000084
 8001678:	0800a8d8 	.word	0x0800a8d8
 800167c:	0800a914 	.word	0x0800a914
 8001680:	0800a928 	.word	0x0800a928
 8001684:	0800a940 	.word	0x0800a940
 8001688:	0800a958 	.word	0x0800a958

0800168c <read_RX_Data>:

void read_RX_Data(fsm_t* this)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	uint8_t msg_length = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	73fb      	strb	r3, [r7, #15]

	xRxDoneFlag = RESET;
 8001698:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <read_RX_Data+0xcc>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]

	Spirit1GetRxPacket(aReceiveBuffer,&RxLength);
 800169e:	492f      	ldr	r1, [pc, #188]	; (800175c <read_RX_Data+0xd0>)
 80016a0:	482f      	ldr	r0, [pc, #188]	; (8001760 <read_RX_Data+0xd4>)
 80016a2:	f003 fb49 	bl	8004d38 <Spirit1GetRxPacket>
	/*rRSSIValue = Spirit1GetRssiTH();*/
	/*rRSSIValue = S2LPGetRssiTH();*/
	xRxFrame.Cmd = aReceiveBuffer[0];
 80016a6:	4b2e      	ldr	r3, [pc, #184]	; (8001760 <read_RX_Data+0xd4>)
 80016a8:	781a      	ldrb	r2, [r3, #0]
 80016aa:	4b2e      	ldr	r3, [pc, #184]	; (8001764 <read_RX_Data+0xd8>)
 80016ac:	70da      	strb	r2, [r3, #3]
	xRxFrame.CmdLen = aReceiveBuffer[1];
 80016ae:	4b2c      	ldr	r3, [pc, #176]	; (8001760 <read_RX_Data+0xd4>)
 80016b0:	785a      	ldrb	r2, [r3, #1]
 80016b2:	4b2c      	ldr	r3, [pc, #176]	; (8001764 <read_RX_Data+0xd8>)
 80016b4:	709a      	strb	r2, [r3, #2]
	xRxFrame.Cmdtag = aReceiveBuffer[2];
 80016b6:	4b2a      	ldr	r3, [pc, #168]	; (8001760 <read_RX_Data+0xd4>)
 80016b8:	789a      	ldrb	r2, [r3, #2]
 80016ba:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <read_RX_Data+0xd8>)
 80016bc:	701a      	strb	r2, [r3, #0]
	xRxFrame.CmdType = aReceiveBuffer[3];
 80016be:	4b28      	ldr	r3, [pc, #160]	; (8001760 <read_RX_Data+0xd4>)
 80016c0:	78da      	ldrb	r2, [r3, #3]
 80016c2:	4b28      	ldr	r3, [pc, #160]	; (8001764 <read_RX_Data+0xd8>)
 80016c4:	705a      	strb	r2, [r3, #1]
	xRxFrame.DataLen = aReceiveBuffer[4];
 80016c6:	4b26      	ldr	r3, [pc, #152]	; (8001760 <read_RX_Data+0xd4>)
 80016c8:	791a      	ldrb	r2, [r3, #4]
 80016ca:	4b26      	ldr	r3, [pc, #152]	; (8001764 <read_RX_Data+0xd8>)
 80016cc:	711a      	strb	r2, [r3, #4]

	/*FIXED BUG IN DATA RECEPTION*/
	for (uint8_t xIndex = 5; xIndex < RxLength; xIndex++)
 80016ce:	2305      	movs	r3, #5
 80016d0:	73bb      	strb	r3, [r7, #14]
 80016d2:	e008      	b.n	80016e6 <read_RX_Data+0x5a>
	{
	  temp_DataBuff[xIndex] = aReceiveBuffer[xIndex];
 80016d4:	7bba      	ldrb	r2, [r7, #14]
 80016d6:	7bbb      	ldrb	r3, [r7, #14]
 80016d8:	4921      	ldr	r1, [pc, #132]	; (8001760 <read_RX_Data+0xd4>)
 80016da:	5c89      	ldrb	r1, [r1, r2]
 80016dc:	4a22      	ldr	r2, [pc, #136]	; (8001768 <read_RX_Data+0xdc>)
 80016de:	54d1      	strb	r1, [r2, r3]
	for (uint8_t xIndex = 5; xIndex < RxLength; xIndex++)
 80016e0:	7bbb      	ldrb	r3, [r7, #14]
 80016e2:	3301      	adds	r3, #1
 80016e4:	73bb      	strb	r3, [r7, #14]
 80016e6:	4b1d      	ldr	r3, [pc, #116]	; (800175c <read_RX_Data+0xd0>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	7bba      	ldrb	r2, [r7, #14]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d3f1      	bcc.n	80016d4 <read_RX_Data+0x48>
	}

	printf("\r\nSe ha Recibido el siguiente mensaje:\r\n");
 80016f0:	481e      	ldr	r0, [pc, #120]	; (800176c <read_RX_Data+0xe0>)
 80016f2:	f007 fb63 	bl	8008dbc <puts>
	printf("\r\nCampo CMD: %d\r\n", aReceiveBuffer[0]);
 80016f6:	4b1a      	ldr	r3, [pc, #104]	; (8001760 <read_RX_Data+0xd4>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4619      	mov	r1, r3
 80016fc:	481c      	ldr	r0, [pc, #112]	; (8001770 <read_RX_Data+0xe4>)
 80016fe:	f007 fae9 	bl	8008cd4 <iprintf>
	printf("\r\nCampo CMD Tag: %d\r\n", aReceiveBuffer[2]);
 8001702:	4b17      	ldr	r3, [pc, #92]	; (8001760 <read_RX_Data+0xd4>)
 8001704:	789b      	ldrb	r3, [r3, #2]
 8001706:	4619      	mov	r1, r3
 8001708:	481a      	ldr	r0, [pc, #104]	; (8001774 <read_RX_Data+0xe8>)
 800170a:	f007 fae3 	bl	8008cd4 <iprintf>
	printf("\r\nCampo CMD Type: %d\r\n", aReceiveBuffer[3]);
 800170e:	4b14      	ldr	r3, [pc, #80]	; (8001760 <read_RX_Data+0xd4>)
 8001710:	78db      	ldrb	r3, [r3, #3]
 8001712:	4619      	mov	r1, r3
 8001714:	4818      	ldr	r0, [pc, #96]	; (8001778 <read_RX_Data+0xec>)
 8001716:	f007 fadd 	bl	8008cd4 <iprintf>
	printf("\r\nComando: ");
 800171a:	4818      	ldr	r0, [pc, #96]	; (800177c <read_RX_Data+0xf0>)
 800171c:	f007 fada 	bl	8008cd4 <iprintf>

	msg_length = 5;
 8001720:	2305      	movs	r3, #5
 8001722:	73fb      	strb	r3, [r7, #15]
	while (msg_length < RxLength)
 8001724:	e009      	b.n	800173a <read_RX_Data+0xae>
	{
		printf("%d", aReceiveBuffer[msg_length]);
 8001726:	7bfb      	ldrb	r3, [r7, #15]
 8001728:	4a0d      	ldr	r2, [pc, #52]	; (8001760 <read_RX_Data+0xd4>)
 800172a:	5cd3      	ldrb	r3, [r2, r3]
 800172c:	4619      	mov	r1, r3
 800172e:	4814      	ldr	r0, [pc, #80]	; (8001780 <read_RX_Data+0xf4>)
 8001730:	f007 fad0 	bl	8008cd4 <iprintf>
		msg_length++;
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	3301      	adds	r3, #1
 8001738:	73fb      	strb	r3, [r7, #15]
	while (msg_length < RxLength)
 800173a:	4b08      	ldr	r3, [pc, #32]	; (800175c <read_RX_Data+0xd0>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	7bfa      	ldrb	r2, [r7, #15]
 8001740:	429a      	cmp	r2, r3
 8001742:	d3f0      	bcc.n	8001726 <read_RX_Data+0x9a>
	}
	printf("\r\n");
 8001744:	480f      	ldr	r0, [pc, #60]	; (8001784 <read_RX_Data+0xf8>)
 8001746:	f007 fb39 	bl	8008dbc <puts>

	xRxFrame.DataBuff= temp_DataBuff;
 800174a:	4b06      	ldr	r3, [pc, #24]	; (8001764 <read_RX_Data+0xd8>)
 800174c:	4a06      	ldr	r2, [pc, #24]	; (8001768 <read_RX_Data+0xdc>)
 800174e:	609a      	str	r2, [r3, #8]
}
 8001750:	bf00      	nop
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	2000041c 	.word	0x2000041c
 800175c:	20000354 	.word	0x20000354
 8001760:	2000036c 	.word	0x2000036c
 8001764:	2000042c 	.word	0x2000042c
 8001768:	2000049c 	.word	0x2000049c
 800176c:	0800a970 	.word	0x0800a970
 8001770:	0800a914 	.word	0x0800a914
 8001774:	0800a928 	.word	0x0800a928
 8001778:	0800a940 	.word	0x0800a940
 800177c:	0800a998 	.word	0x0800a998
 8001780:	0800a9a4 	.word	0x0800a9a4
 8001784:	0800a9a8 	.word	0x0800a9a8

08001788 <LED_ON>:

void LED_ON(fsm_t* this)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	/*IT WILL BE NECESSARY CHANGE IT TO PCB LED*/
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
    RadioShieldLedOn(RADIO_SHIELD_LED);
 8001790:	2000      	movs	r0, #0
 8001792:	f003 fc6d 	bl	8005070 <RadioShieldLedOn>
#endif
    dest_addr = SpiritPktCommonGetReceivedDestAddress();
 8001796:	f001 fc87 	bl	80030a8 <SpiritPktCommonGetReceivedDestAddress>
 800179a:	4603      	mov	r3, r0
 800179c:	461a      	mov	r2, r3
 800179e:	4b03      	ldr	r3, [pc, #12]	; (80017ac <LED_ON+0x24>)
 80017a0:	701a      	strb	r2, [r3, #0]
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200005bc 	.word	0x200005bc

080017b0 <LED_Toggle>:

void LED_Toggle(fsm_t* this)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	uint8_t ledToggleCtr = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	73fb      	strb	r3, [r7, #15]

    dest_addr = SpiritPktCommonGetReceivedDestAddress();
 80017bc:	f001 fc74 	bl	80030a8 <SpiritPktCommonGetReceivedDestAddress>
 80017c0:	4603      	mov	r3, r0
 80017c2:	461a      	mov	r2, r3
 80017c4:	4b10      	ldr	r3, [pc, #64]	; (8001808 <LED_Toggle+0x58>)
 80017c6:	701a      	strb	r2, [r3, #0]

#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
	HAL_Delay(DELAY_TX_LED_GLOW);
 80017c8:	20c8      	movs	r0, #200	; 0xc8
 80017ca:	f004 f8b7 	bl	800593c <HAL_Delay>
#endif
	for(; ledToggleCtr<5; ledToggleCtr++)
 80017ce:	e008      	b.n	80017e2 <LED_Toggle+0x32>
	{
		/*IT WILL BE NECESSARY CHANGE IT TO PCB LED*/
		#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
		RadioShieldLedToggle(RADIO_SHIELD_LED);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f003 fc75 	bl	80050c0 <RadioShieldLedToggle>
		#endif
		HAL_Delay(DELAY_RX_LED_TOGGLE);
 80017d6:	2064      	movs	r0, #100	; 0x64
 80017d8:	f004 f8b0 	bl	800593c <HAL_Delay>
	for(; ledToggleCtr<5; ledToggleCtr++)
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
 80017de:	3301      	adds	r3, #1
 80017e0:	73fb      	strb	r3, [r7, #15]
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	2b04      	cmp	r3, #4
 80017e6:	d9f3      	bls.n	80017d0 <LED_Toggle+0x20>
	}
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
    RadioShieldLedOff(RADIO_SHIELD_LED);
 80017e8:	2000      	movs	r0, #0
 80017ea:	f003 fc55 	bl	8005098 <RadioShieldLedOff>
#endif
    BSP_LED_Off(LED2);
 80017ee:	2000      	movs	r0, #0
 80017f0:	f003 fb34 	bl	8004e5c <BSP_LED_Off>

    printf("\r\nACK recibido, transmision completada.\r\n");
 80017f4:	4805      	ldr	r0, [pc, #20]	; (800180c <LED_Toggle+0x5c>)
 80017f6:	f007 fae1 	bl	8008dbc <puts>

    ACK_Process = SET;
 80017fa:	4b05      	ldr	r3, [pc, #20]	; (8001810 <LED_Toggle+0x60>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	200005bc 	.word	0x200005bc
 800180c:	0800a9ac 	.word	0x0800a9ac
 8001810:	200005be 	.word	0x200005be

08001814 <send_ACK>:

void send_ACK(fsm_t* this)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	  xTxFrame.Cmd = ACK_OK;
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <send_ACK+0x50>)
 800181e:	2201      	movs	r2, #1
 8001820:	70da      	strb	r2, [r3, #3]
	  xTxFrame.CmdLen = 0x01;
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <send_ACK+0x50>)
 8001824:	2201      	movs	r2, #1
 8001826:	709a      	strb	r2, [r3, #2]
	  xTxFrame.Cmdtag = xRxFrame.Cmdtag;
 8001828:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <send_ACK+0x54>)
 800182a:	781a      	ldrb	r2, [r3, #0]
 800182c:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <send_ACK+0x50>)
 800182e:	701a      	strb	r2, [r3, #0]
	  xTxFrame.CmdType = APPLI_CMD;
 8001830:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <send_ACK+0x50>)
 8001832:	2211      	movs	r2, #17
 8001834:	705a      	strb	r2, [r3, #1]
	  xTxFrame.DataBuff = aTransmitBuffer;
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <send_ACK+0x50>)
 8001838:	4a0c      	ldr	r2, [pc, #48]	; (800186c <send_ACK+0x58>)
 800183a:	609a      	str	r2, [r3, #8]
	  xTxFrame.DataLen = TxLength;
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <send_ACK+0x5c>)
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	4b08      	ldr	r3, [pc, #32]	; (8001864 <send_ACK+0x50>)
 8001842:	711a      	strb	r2, [r3, #4]
	  HAL_Delay(DELAY_TX_LED_GLOW);
 8001844:	20c8      	movs	r0, #200	; 0xc8
 8001846:	f004 f879 	bl	800593c <HAL_Delay>

	  printf("\r\nEnviando ACK...\r\n");
 800184a:	480a      	ldr	r0, [pc, #40]	; (8001874 <send_ACK+0x60>)
 800184c:	f007 fab6 	bl	8008dbc <puts>

	  AppliSendBuff(&xTxFrame, xTxFrame.DataLen);
 8001850:	4b04      	ldr	r3, [pc, #16]	; (8001864 <send_ACK+0x50>)
 8001852:	791b      	ldrb	r3, [r3, #4]
 8001854:	4619      	mov	r1, r3
 8001856:	4803      	ldr	r0, [pc, #12]	; (8001864 <send_ACK+0x50>)
 8001858:	f000 f82a 	bl	80018b0 <AppliSendBuff>
}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000420 	.word	0x20000420
 8001868:	2000042c 	.word	0x2000042c
 800186c:	20000358 	.word	0x20000358
 8001870:	20000084 	.word	0x20000084
 8001874:	0800a9d8 	.word	0x0800a9d8

08001878 <HAL_Radio_Init>:
* @brief  Initializes RF Transceiver's HAL.
* @param  None
* @retval None.
*/
void HAL_Radio_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  pRadioDriver = &radio_cb;
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <HAL_Radio_Init+0x18>)
 800187e:	4a05      	ldr	r2, [pc, #20]	; (8001894 <HAL_Radio_Init+0x1c>)
 8001880:	601a      	str	r2, [r3, #0]
  pRadioDriver->Init( ); 
 8001882:	4b03      	ldr	r3, [pc, #12]	; (8001890 <HAL_Radio_Init+0x18>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4798      	blx	r3
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200005c4 	.word	0x200005c4
 8001894:	20000000 	.word	0x20000000

08001898 <P2P_Process>:
*         uint8_t* pRxBuff = Pointer to aReceiveBuffer
*         uint8_t cRxlen= length of aReceiveBuffer
* @retval None.
*/
void P2P_Process(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	fsm_fire(radio_fsm);
 800189c:	4b03      	ldr	r3, [pc, #12]	; (80018ac <P2P_Process+0x14>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fb07 	bl	8000eb4 <fsm_fire>
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200005cc 	.word	0x200005cc

080018b0 <AppliSendBuff>:
* @param  AppliFrame_t *xTxFrame = Pointer to AppliFrame_t structure 
*         uint8_t cTxlen = Length of aTransmitBuffer
* @retval None
*/
void AppliSendBuff(AppliFrame_t *xTxFrame, uint8_t cTxlen)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	70fb      	strb	r3, [r7, #3]
  uint8_t xIndex = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	73fb      	strb	r3, [r7, #15]
  uint8_t trxLength = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	73bb      	strb	r3, [r7, #14]
  
#ifdef USE_BASIC_PROTOCOL
  SpiritPktBasicAddressesInit(&xAddressInit);
 80018c4:	4823      	ldr	r0, [pc, #140]	; (8001954 <AppliSendBuff+0xa4>)
 80018c6:	f001 fabb 	bl	8002e40 <SpiritPktBasicAddressesInit>
#endif  
  
  TxFrameBuff[0] = xTxFrame->Cmd;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	78da      	ldrb	r2, [r3, #3]
 80018ce:	4b22      	ldr	r3, [pc, #136]	; (8001958 <AppliSendBuff+0xa8>)
 80018d0:	701a      	strb	r2, [r3, #0]
  TxFrameBuff[1] = xTxFrame->CmdLen;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	789a      	ldrb	r2, [r3, #2]
 80018d6:	4b20      	ldr	r3, [pc, #128]	; (8001958 <AppliSendBuff+0xa8>)
 80018d8:	705a      	strb	r2, [r3, #1]
  TxFrameBuff[2] = xTxFrame->Cmdtag;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	781a      	ldrb	r2, [r3, #0]
 80018de:	4b1e      	ldr	r3, [pc, #120]	; (8001958 <AppliSendBuff+0xa8>)
 80018e0:	709a      	strb	r2, [r3, #2]
  TxFrameBuff[3] = xTxFrame->CmdType;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	785a      	ldrb	r2, [r3, #1]
 80018e6:	4b1c      	ldr	r3, [pc, #112]	; (8001958 <AppliSendBuff+0xa8>)
 80018e8:	70da      	strb	r2, [r3, #3]
  TxFrameBuff[4] = xTxFrame->DataLen;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	791a      	ldrb	r2, [r3, #4]
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <AppliSendBuff+0xa8>)
 80018f0:	711a      	strb	r2, [r3, #4]
  for(; xIndex < xTxFrame->DataLen; xIndex++)
 80018f2:	e00b      	b.n	800190c <AppliSendBuff+0x5c>
  {
    TxFrameBuff[xIndex+5] =  xTxFrame->DataBuff[xIndex];
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
 80018fa:	441a      	add	r2, r3
 80018fc:	7bfb      	ldrb	r3, [r7, #15]
 80018fe:	3305      	adds	r3, #5
 8001900:	7811      	ldrb	r1, [r2, #0]
 8001902:	4a15      	ldr	r2, [pc, #84]	; (8001958 <AppliSendBuff+0xa8>)
 8001904:	54d1      	strb	r1, [r2, r3]
  for(; xIndex < xTxFrame->DataLen; xIndex++)
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	3301      	adds	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	791b      	ldrb	r3, [r3, #4]
 8001910:	7bfa      	ldrb	r2, [r7, #15]
 8001912:	429a      	cmp	r2, r3
 8001914:	d3ee      	bcc.n	80018f4 <AppliSendBuff+0x44>
  }

  trxLength = (xIndex+5);
 8001916:	7bfb      	ldrb	r3, [r7, #15]
 8001918:	3305      	adds	r3, #5
 800191a:	73bb      	strb	r3, [r7, #14]

  /* Spirit IRQs disable */
  Spirit1DisableIrq();
 800191c:	f003 f9b9 	bl	8004c92 <Spirit1DisableIrq>
  /* Spirit IRQs enable */
  Spirit1EnableTxIrq();
 8001920:	f003 f99e 	bl	8004c60 <Spirit1EnableTxIrq>
  /* payload length config */
  Spirit1SetPayloadlength(trxLength);
 8001924:	7bbb      	ldrb	r3, [r7, #14]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 f97f 	bl	8004c2a <Spirit1SetPayloadlength>
  /* rx timeout config */
  Spirit1SetRxTimeout(RECEIVE_TIMEOUT);
 800192c:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800195c <AppliSendBuff+0xac>
 8001930:	f003 f9b6 	bl	8004ca0 <Spirit1SetRxTimeout>
  /* IRQ registers blanking */
  Spirit1ClearIRQ();
 8001934:	f003 fa52 	bl	8004ddc <Spirit1ClearIRQ>
  /* destination address */
  Spirit1SetDestinationAddress(DestinationAddr);
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <AppliSendBuff+0xb0>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f003 f982 	bl	8004c46 <Spirit1SetDestinationAddress>
  /* send the TX command */
  Spirit1StartTx(TxFrameBuff, trxLength);
 8001942:	7bbb      	ldrb	r3, [r7, #14]
 8001944:	4619      	mov	r1, r3
 8001946:	4804      	ldr	r0, [pc, #16]	; (8001958 <AppliSendBuff+0xa8>)
 8001948:	f003 fa12 	bl	8004d70 <Spirit1StartTx>
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000074 	.word	0x20000074
 8001958:	20000438 	.word	0x20000438
 800195c:	00000000 	.word	0x00000000
 8001960:	200005bd 	.word	0x200005bd

08001964 <AppliReceiveBuff>:
* @param  uint8_t *RxFrameBuff = Pointer to ReceiveBuffer
*         uint8_t cRxlen = length of ReceiveBuffer
* @retval None
*/
void AppliReceiveBuff(uint8_t *RxFrameBuff, uint8_t cRxlen)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	70fb      	strb	r3, [r7, #3]
  /*float rRSSIValue = 0;*/
//  SW_RX_timeout = SET;
  exitCounter = TIME_TO_EXIT_RX;
 8001970:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <AppliReceiveBuff+0x4c>)
 8001972:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001976:	801a      	strh	r2, [r3, #0]
  SpiritPktBasicAddressesInit(&xAddressInit);
 8001978:	480e      	ldr	r0, [pc, #56]	; (80019b4 <AppliReceiveBuff+0x50>)
 800197a:	f001 fa61 	bl	8002e40 <SpiritPktBasicAddressesInit>

  Spirit1DisableIrq();
 800197e:	f003 f988 	bl	8004c92 <Spirit1DisableIrq>
  Spirit1EnableRxIrq();
 8001982:	f003 f975 	bl	8004c70 <Spirit1EnableRxIrq>

  /* payload length config */
  Spirit1SetPayloadlength(PAYLOAD_LEN);
 8001986:	2019      	movs	r0, #25
 8001988:	f003 f94f 	bl	8004c2a <Spirit1SetPayloadlength>

  /* rx timeout config */
  Spirit1SetRxTimeout(RECEIVE_TIMEOUT);
 800198c:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80019b8 <AppliReceiveBuff+0x54>
 8001990:	f003 f986 	bl	8004ca0 <Spirit1SetRxTimeout>

  /* destination address */
  Spirit1SetDestinationAddress(DestinationAddr);
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <AppliReceiveBuff+0x58>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f003 f954 	bl	8004c46 <Spirit1SetDestinationAddress>
  /* IRQ registers blanking */
  Spirit1ClearIRQ();
 800199e:	f003 fa1d 	bl	8004ddc <Spirit1ClearIRQ>
  /* RX command */ 
  Spirit1StartRx();
 80019a2:	f003 f9b3 	bl	8004d0c <Spirit1StartRx>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000498 	.word	0x20000498
 80019b4:	20000074 	.word	0x20000074
 80019b8:	00000000 	.word	0x00000000
 80019bc:	200005bd 	.word	0x200005bd

080019c0 <P2P_Init>:
* communication
* @param  None
* @retval None
*/
void P2P_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  DestinationAddr = DESTINATION_ADDRESS;
 80019c4:	4b15      	ldr	r3, [pc, #84]	; (8001a1c <P2P_Init+0x5c>)
 80019c6:	2244      	movs	r2, #68	; 0x44
 80019c8:	701a      	strb	r2, [r3, #0]
  pRadioDriver->GpioIrq(&xGpioIRQ);
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <P2P_Init+0x60>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	4814      	ldr	r0, [pc, #80]	; (8001a24 <P2P_Init+0x64>)
 80019d2:	4798      	blx	r3

  /*Configure 868 transceiver*/
  selectedBand.conf_868 = SET;
 80019d4:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <P2P_Init+0x68>)
 80019d6:	2201      	movs	r2, #1
 80019d8:	701a      	strb	r2, [r3, #0]
  selectedBand.conf_433 = RESET;
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <P2P_Init+0x68>)
 80019dc:	2200      	movs	r2, #0
 80019de:	705a      	strb	r2, [r3, #1]
  Spirit1RadioInit(&xRadioInit);
 80019e0:	4812      	ldr	r0, [pc, #72]	; (8001a2c <P2P_Init+0x6c>)
 80019e2:	f003 f8fc 	bl	8004bde <Spirit1RadioInit>
  Spirit1SetPower(POWER_INDEX, POWER_DBM);
 80019e6:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8001a30 <P2P_Init+0x70>
 80019ea:	2007      	movs	r0, #7
 80019ec:	f003 f902 	bl	8004bf4 <Spirit1SetPower>
  Spirit1PacketConfig();
 80019f0:	f003 f915 	bl	8004c1e <Spirit1PacketConfig>
  Spirit1EnableSQI();
 80019f4:	f003 f97f 	bl	8004cf6 <Spirit1EnableSQI>
  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 80019f8:	f06f 0081 	mvn.w	r0, #129	; 0x81
 80019fc:	f001 fbd8 	bl	80031b0 <SpiritQiSetRssiThresholddBm>
//  Spirit1PacketConfig();
//  Spirit1EnableSQI();
//  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);


  radio_fsm = fsm_new (radio_states);
 8001a00:	480c      	ldr	r0, [pc, #48]	; (8001a34 <P2P_Init+0x74>)
 8001a02:	f7ff fa33 	bl	8000e6c <fsm_new>
 8001a06:	4602      	mov	r2, r0
 8001a08:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <P2P_Init+0x78>)
 8001a0a:	601a      	str	r2, [r3, #0]

  /*868MHz band as predetermined band*/
  selectedBand.conf_433 = RESET;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <P2P_Init+0x68>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	705a      	strb	r2, [r3, #1]
  selectedBand.conf_868 = SET;
 8001a12:	4b05      	ldr	r3, [pc, #20]	; (8001a28 <P2P_Init+0x68>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	701a      	strb	r2, [r3, #0]

}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	200005bd 	.word	0x200005bd
 8001a20:	200005c4 	.word	0x200005c4
 8001a24:	20000044 	.word	0x20000044
 8001a28:	200005c8 	.word	0x200005c8
 8001a2c:	20000048 	.word	0x20000048
 8001a30:	4139999a 	.word	0x4139999a
 8001a34:	20000088 	.word	0x20000088
 8001a38:	200005cc 	.word	0x200005cc

08001a3c <BasicProtocolInit>:
* @brief  This function initializes the BASIC Packet handler of S2LP
* @param  None
* @retval None
*/
void BasicProtocolInit(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* RAdio Packet config */
	SpiritPktBasicInit(&xBasicInit);
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <BasicProtocolInit+0x10>)
 8001a42:	f001 f925 	bl	8002c90 <SpiritPktBasicInit>
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000064 	.word	0x20000064

08001a50 <bandSelect>:

radio_select_t bandSelect(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
	return selectedBand;
 8001a56:	4a08      	ldr	r2, [pc, #32]	; (8001a78 <bandSelect+0x28>)
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	8812      	ldrh	r2, [r2, #0]
 8001a5c:	801a      	strh	r2, [r3, #0]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	793a      	ldrb	r2, [r7, #4]
 8001a62:	f362 0307 	bfi	r3, r2, #0, #8
 8001a66:	797a      	ldrb	r2, [r7, #5]
 8001a68:	f362 230f 	bfi	r3, r2, #8, #8
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	200005c8 	.word	0x200005c8

08001a7c <P2PInterruptHandler>:
*         to manage the S2LP IRQ configured to be notified on the S2LP GPIO_3.
* @param  None
* @retval None
*/
void P2PInterruptHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	SpiritIrqGetStatus(&xIrqStatus);
 8001a80:	482a      	ldr	r0, [pc, #168]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001a82:	f000 fe75 	bl	8002770 <SpiritIrqGetStatus>
  
  
  /* Check the SPIRIT1 TX_DATA_SENT IRQ flag */
  if(
     (xIrqStatus.IRQ_TX_DATA_SENT) 
 8001a86:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	b2db      	uxtb	r3, r3
  if(
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d106      	bne.n	8001aa2 <P2PInterruptHandler+0x26>
       
#ifdef CSMA_ENABLE
       ||(xIrqStatus.IRQ_MAX_BO_CCA_REACH)
 8001a94:	4b25      	ldr	r3, [pc, #148]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001a96:	785b      	ldrb	r3, [r3, #1]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d01c      	beq.n	8001adc <P2PInterruptHandler+0x60>
#endif
         )
  {
#ifdef CSMA_ENABLE
	SpiritCsma(S_DISABLE);
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f000 fd4a 	bl	800253c <SpiritCsma>
	SpiritRadioPersistenRx(S_ENABLE);	/*To comeback to RX state*/
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	f002 fcf1 	bl	8004490 <SpiritRadioPersistenRx>
	SpiritRadioCsBlanking(S_ENABLE);
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f002 fcbe 	bl	8004430 <SpiritRadioCsBlanking>
    
    if(xIrqStatus.IRQ_MAX_BO_CCA_REACH)
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001ab6:	785b      	ldrb	r3, [r3, #1]
 8001ab8:	f003 0308 	and.w	r3, r3, #8
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d005      	beq.n	8001ace <P2PInterruptHandler+0x52>
    {
    	SpiritCmdStrobeSabort();
 8001ac2:	2067      	movs	r0, #103	; 0x67
 8001ac4:	f000 fcbe 	bl	8002444 <SpiritCmdStrobeCommand>
        printf("\r\nNumero de retransmisiones maximas superadas,\r\nvolviendo al estado por defecto...\r\n");
 8001ac8:	4819      	ldr	r0, [pc, #100]	; (8001b30 <P2PInterruptHandler+0xb4>)
 8001aca:	f007 f977 	bl	8008dbc <puts>

    }
    SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 8001ace:	f06f 0081 	mvn.w	r0, #129	; 0x81
 8001ad2:	f001 fb6d 	bl	80031b0 <SpiritQiSetRssiThresholddBm>
    
    
#endif
    
    xTxDoneFlag = SET;
 8001ad6:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <P2PInterruptHandler+0xb8>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check the S2LP RX_DATA_READY IRQ flag */
  if((xIrqStatus.IRQ_RX_DATA_READY))
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d002      	beq.n	8001af0 <P2PInterruptHandler+0x74>
  {
    xRxDoneFlag = SET;   
 8001aea:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <P2PInterruptHandler+0xbc>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
  }
  
  /* Restart receive after receive timeout*/
  if (xIrqStatus.IRQ_RX_TIMEOUT)
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001af2:	78db      	ldrb	r3, [r3, #3]
 8001af4:	f003 0320 	and.w	r3, r3, #32
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d007      	beq.n	8001b0e <P2PInterruptHandler+0x92>
  {
    Spirit1_RX_timeout = SET; 
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <P2PInterruptHandler+0xc0>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	701a      	strb	r2, [r3, #0]
    SpiritCmdStrobeRx();
 8001b04:	f001 f894 	bl	8002c30 <SpiritManagementWaCmdStrobeRx>
 8001b08:	2061      	movs	r0, #97	; 0x61
 8001b0a:	f000 fc9b 	bl	8002444 <SpiritCmdStrobeCommand>
    
  }
  
  /* Check the S2LP RX_DATA_DISC IRQ flag */
  if(xIrqStatus.IRQ_RX_DATA_DISC)
 8001b0e:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <P2PInterruptHandler+0xb0>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d004      	beq.n	8001b26 <P2PInterruptHandler+0xaa>
  {      
    /* RX command - to ensure the device will be ready for the next reception */
	  SpiritCmdStrobeRx();
 8001b1c:	f001 f888 	bl	8002c30 <SpiritManagementWaCmdStrobeRx>
 8001b20:	2061      	movs	r0, #97	; 0x61
 8001b22:	f000 fc8f 	bl	8002444 <SpiritCmdStrobeCommand>
    
  }  
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200005b4 	.word	0x200005b4
 8001b30:	0800a9fc 	.word	0x0800a9fc
 8001b34:	2000041d 	.word	0x2000041d
 8001b38:	2000041c 	.word	0x2000041c
 8001b3c:	2000041e 	.word	0x2000041e

08001b40 <HAL_GPIO_EXTI_Callback>:
* @param uint16_t GPIO_Pin
* @retval None
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
  PushButtonStatusData = RESET;
  wakeupCounter = LPM_WAKEUP_TIME; 
  dataSendCounter = DATA_SEND_TIME;
  dataSendCounter++;
#endif
  if(GPIO_Pin==USER_BUTTON_PIN)
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b50:	d110      	bne.n	8001b74 <HAL_GPIO_EXTI_Callback+0x34>
  {

	/*It will be an USB interrupt, not a button*/
	tx_value = SET;
 8001b52:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <HAL_GPIO_EXTI_Callback+0x48>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	701a      	strb	r2, [r3, #0]

	for(uint8_t i; i<TX_BUFFER_SIZE; i++)
 8001b58:	e008      	b.n	8001b6c <HAL_GPIO_EXTI_Callback+0x2c>
	{
		aTransmitBuffer[i] = i*2;
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	7bfa      	ldrb	r2, [r7, #15]
 8001b5e:	0052      	lsls	r2, r2, #1
 8001b60:	b2d1      	uxtb	r1, r2
 8001b62:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001b64:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i; i<TX_BUFFER_SIZE; i++)
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	73fb      	strb	r3, [r7, #15]
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
 8001b6e:	2b13      	cmp	r3, #19
 8001b70:	d9f3      	bls.n	8001b5a <HAL_GPIO_EXTI_Callback+0x1a>
      P2PInterruptHandler();
    }
  
#endif
  
}
 8001b72:	e004      	b.n	8001b7e <HAL_GPIO_EXTI_Callback+0x3e>
    if(GPIO_Pin==RADIO_GPIO_3_EXTI_LINE)
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	2b80      	cmp	r3, #128	; 0x80
 8001b78:	d101      	bne.n	8001b7e <HAL_GPIO_EXTI_Callback+0x3e>
      P2PInterruptHandler();
 8001b7a:	f7ff ff7f 	bl	8001a7c <P2PInterruptHandler>
}
 8001b7e:	bf00      	nop
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	2000041f 	.word	0x2000041f
 8001b8c:	20000358 	.word	0x20000358

08001b90 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

	printf("\r\n Teclee el primer parametro a enviar (uint8_t): ");
 8001b98:	4849      	ldr	r0, [pc, #292]	; (8001cc0 <HAL_UART_RxCpltCallback+0x130>)
 8001b9a:	f007 f89b 	bl	8008cd4 <iprintf>
    scanf("%d", &a[0]);
 8001b9e:	4949      	ldr	r1, [pc, #292]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001ba0:	4849      	ldr	r0, [pc, #292]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001ba2:	f007 f923 	bl	8008dec <iscanf>

    while (a[0] > 255)
 8001ba6:	e009      	b.n	8001bbc <HAL_UART_RxCpltCallback+0x2c>
    {
    	printf("\r\n Debe ser tipo uint8_t. \r\n");
 8001ba8:	4848      	ldr	r0, [pc, #288]	; (8001ccc <HAL_UART_RxCpltCallback+0x13c>)
 8001baa:	f007 f907 	bl	8008dbc <puts>
    	printf("\r\n Teclee el primer parametro a enviar (uint8_t): ");
 8001bae:	4844      	ldr	r0, [pc, #272]	; (8001cc0 <HAL_UART_RxCpltCallback+0x130>)
 8001bb0:	f007 f890 	bl	8008cd4 <iprintf>
    	scanf("%d", &a[0]);
 8001bb4:	4943      	ldr	r1, [pc, #268]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001bb6:	4844      	ldr	r0, [pc, #272]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001bb8:	f007 f918 	bl	8008dec <iscanf>
    while (a[0] > 255)
 8001bbc:	4b41      	ldr	r3, [pc, #260]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2bff      	cmp	r3, #255	; 0xff
 8001bc2:	dcf1      	bgt.n	8001ba8 <HAL_UART_RxCpltCallback+0x18>
    }

	printf("\r\n\r\n Teclee el segundo parametro a enviar (uint8_t): ");
 8001bc4:	4842      	ldr	r0, [pc, #264]	; (8001cd0 <HAL_UART_RxCpltCallback+0x140>)
 8001bc6:	f007 f885 	bl	8008cd4 <iprintf>
    scanf("%d", &a[1]);
 8001bca:	4942      	ldr	r1, [pc, #264]	; (8001cd4 <HAL_UART_RxCpltCallback+0x144>)
 8001bcc:	483e      	ldr	r0, [pc, #248]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001bce:	f007 f90d 	bl	8008dec <iscanf>

    while (a[1] > 255)
 8001bd2:	e009      	b.n	8001be8 <HAL_UART_RxCpltCallback+0x58>
    {
    	printf("\r\n Debe ser tipo uint8_t.\r\n");
 8001bd4:	4840      	ldr	r0, [pc, #256]	; (8001cd8 <HAL_UART_RxCpltCallback+0x148>)
 8001bd6:	f007 f8f1 	bl	8008dbc <puts>
    	printf("\r\n\r\n Teclee el segundo parametro a enviar (uint8_t): ");
 8001bda:	483d      	ldr	r0, [pc, #244]	; (8001cd0 <HAL_UART_RxCpltCallback+0x140>)
 8001bdc:	f007 f87a 	bl	8008cd4 <iprintf>
    	scanf("%d", &a[1]);
 8001be0:	493c      	ldr	r1, [pc, #240]	; (8001cd4 <HAL_UART_RxCpltCallback+0x144>)
 8001be2:	4839      	ldr	r0, [pc, #228]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001be4:	f007 f902 	bl	8008dec <iscanf>
    while (a[1] > 255)
 8001be8:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2bff      	cmp	r3, #255	; 0xff
 8001bee:	dcf1      	bgt.n	8001bd4 <HAL_UART_RxCpltCallback+0x44>
    }

	printf("\r\n\r\n Teclee el tercer parametro a enviar (uint8_t): ");
 8001bf0:	483a      	ldr	r0, [pc, #232]	; (8001cdc <HAL_UART_RxCpltCallback+0x14c>)
 8001bf2:	f007 f86f 	bl	8008cd4 <iprintf>
    scanf("%d", &a[2]);
 8001bf6:	493a      	ldr	r1, [pc, #232]	; (8001ce0 <HAL_UART_RxCpltCallback+0x150>)
 8001bf8:	4833      	ldr	r0, [pc, #204]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001bfa:	f007 f8f7 	bl	8008dec <iscanf>

    while (a[2] > 255)
 8001bfe:	e009      	b.n	8001c14 <HAL_UART_RxCpltCallback+0x84>
    {
    	printf("\r\n Debe ser tipo uint8_t.\r\n");
 8001c00:	4835      	ldr	r0, [pc, #212]	; (8001cd8 <HAL_UART_RxCpltCallback+0x148>)
 8001c02:	f007 f8db 	bl	8008dbc <puts>
    	printf("\r\n\r\n Teclee el tercer parametro a enviar (uint8_t): ");
 8001c06:	4835      	ldr	r0, [pc, #212]	; (8001cdc <HAL_UART_RxCpltCallback+0x14c>)
 8001c08:	f007 f864 	bl	8008cd4 <iprintf>
    	scanf("%d", &a[2]);
 8001c0c:	4934      	ldr	r1, [pc, #208]	; (8001ce0 <HAL_UART_RxCpltCallback+0x150>)
 8001c0e:	482e      	ldr	r0, [pc, #184]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001c10:	f007 f8ec 	bl	8008dec <iscanf>
    while (a[2] > 255)
 8001c14:	4b2b      	ldr	r3, [pc, #172]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2bff      	cmp	r3, #255	; 0xff
 8001c1a:	dcf1      	bgt.n	8001c00 <HAL_UART_RxCpltCallback+0x70>
    }

	printf("\r\n\r\n Teclee el cuarto parametro a enviar (uint8_t): ");
 8001c1c:	4831      	ldr	r0, [pc, #196]	; (8001ce4 <HAL_UART_RxCpltCallback+0x154>)
 8001c1e:	f007 f859 	bl	8008cd4 <iprintf>
    scanf("%d", &a[3]);
 8001c22:	4931      	ldr	r1, [pc, #196]	; (8001ce8 <HAL_UART_RxCpltCallback+0x158>)
 8001c24:	4828      	ldr	r0, [pc, #160]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001c26:	f007 f8e1 	bl	8008dec <iscanf>

    while (a[3] > 255)
 8001c2a:	e009      	b.n	8001c40 <HAL_UART_RxCpltCallback+0xb0>
    {
    	printf("\r\n Debe ser tipo uint8_t.\r\n");
 8001c2c:	482a      	ldr	r0, [pc, #168]	; (8001cd8 <HAL_UART_RxCpltCallback+0x148>)
 8001c2e:	f007 f8c5 	bl	8008dbc <puts>
    	printf("\r\n\r\n Teclee el cuarto parametro a enviar (uint8_t): ");
 8001c32:	482c      	ldr	r0, [pc, #176]	; (8001ce4 <HAL_UART_RxCpltCallback+0x154>)
 8001c34:	f007 f84e 	bl	8008cd4 <iprintf>
    	scanf("%d", &a[3]);
 8001c38:	492b      	ldr	r1, [pc, #172]	; (8001ce8 <HAL_UART_RxCpltCallback+0x158>)
 8001c3a:	4823      	ldr	r0, [pc, #140]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001c3c:	f007 f8d6 	bl	8008dec <iscanf>
    while (a[3] > 255)
 8001c40:	4b20      	ldr	r3, [pc, #128]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	2bff      	cmp	r3, #255	; 0xff
 8001c46:	dcf1      	bgt.n	8001c2c <HAL_UART_RxCpltCallback+0x9c>
    }

	printf("\r\n\r\n Teclee el quinto parametro a enviar (uint8_t): ");
 8001c48:	4828      	ldr	r0, [pc, #160]	; (8001cec <HAL_UART_RxCpltCallback+0x15c>)
 8001c4a:	f007 f843 	bl	8008cd4 <iprintf>
    scanf("%d", &a[4]);
 8001c4e:	4928      	ldr	r1, [pc, #160]	; (8001cf0 <HAL_UART_RxCpltCallback+0x160>)
 8001c50:	481d      	ldr	r0, [pc, #116]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001c52:	f007 f8cb 	bl	8008dec <iscanf>

    while (a[4] > 255)
 8001c56:	e009      	b.n	8001c6c <HAL_UART_RxCpltCallback+0xdc>
    {
    	printf("\r\n Debe ser tipo uint8_t.\r\n");
 8001c58:	481f      	ldr	r0, [pc, #124]	; (8001cd8 <HAL_UART_RxCpltCallback+0x148>)
 8001c5a:	f007 f8af 	bl	8008dbc <puts>
    	printf("\r\n\r\n Teclee el primer parametro a enviar (uint8_t): ");
 8001c5e:	4825      	ldr	r0, [pc, #148]	; (8001cf4 <HAL_UART_RxCpltCallback+0x164>)
 8001c60:	f007 f838 	bl	8008cd4 <iprintf>
    	scanf("%d", &a[4]);
 8001c64:	4922      	ldr	r1, [pc, #136]	; (8001cf0 <HAL_UART_RxCpltCallback+0x160>)
 8001c66:	4818      	ldr	r0, [pc, #96]	; (8001cc8 <HAL_UART_RxCpltCallback+0x138>)
 8001c68:	f007 f8c0 	bl	8008dec <iscanf>
    while (a[4] > 255)
 8001c6c:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c6e:	691b      	ldr	r3, [r3, #16]
 8001c70:	2bff      	cmp	r3, #255	; 0xff
 8001c72:	dcf1      	bgt.n	8001c58 <HAL_UART_RxCpltCallback+0xc8>
    }

    aTransmitBuffer[0] = a[0];
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	; (8001cf8 <HAL_UART_RxCpltCallback+0x168>)
 8001c7c:	701a      	strb	r2, [r3, #0]
    aTransmitBuffer[1] = a[1];
 8001c7e:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <HAL_UART_RxCpltCallback+0x168>)
 8001c86:	705a      	strb	r2, [r3, #1]
    aTransmitBuffer[2] = a[2];
 8001c88:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <HAL_UART_RxCpltCallback+0x168>)
 8001c90:	709a      	strb	r2, [r3, #2]
    aTransmitBuffer[3] = a[3];
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <HAL_UART_RxCpltCallback+0x168>)
 8001c9a:	70da      	strb	r2, [r3, #3]
    aTransmitBuffer[4] = a[4];
 8001c9c:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <HAL_UART_RxCpltCallback+0x134>)
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <HAL_UART_RxCpltCallback+0x168>)
 8001ca4:	711a      	strb	r2, [r3, #4]

	tx_value = SET;
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <HAL_UART_RxCpltCallback+0x16c>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_IT(&huart2, aTransmitBuffer, 1);
 8001cac:	2201      	movs	r2, #1
 8001cae:	4912      	ldr	r1, [pc, #72]	; (8001cf8 <HAL_UART_RxCpltCallback+0x168>)
 8001cb0:	4813      	ldr	r0, [pc, #76]	; (8001d00 <HAL_UART_RxCpltCallback+0x170>)
 8001cb2:	f006 f8db 	bl	8007e6c <HAL_UART_Receive_IT>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	0800aa50 	.word	0x0800aa50
 8001cc4:	200003cc 	.word	0x200003cc
 8001cc8:	0800a9a4 	.word	0x0800a9a4
 8001ccc:	0800aa84 	.word	0x0800aa84
 8001cd0:	0800aaa0 	.word	0x0800aaa0
 8001cd4:	200003d0 	.word	0x200003d0
 8001cd8:	0800aad8 	.word	0x0800aad8
 8001cdc:	0800aaf4 	.word	0x0800aaf4
 8001ce0:	200003d4 	.word	0x200003d4
 8001ce4:	0800ab2c 	.word	0x0800ab2c
 8001ce8:	200003d8 	.word	0x200003d8
 8001cec:	0800ab64 	.word	0x0800ab64
 8001cf0:	200003dc 	.word	0x200003dc
 8001cf4:	0800ab9c 	.word	0x0800ab9c
 8001cf8:	20000358 	.word	0x20000358
 8001cfc:	2000041f 	.word	0x2000041f
 8001d00:	20000570 	.word	0x20000570

08001d04 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001d0c:	4a07      	ldr	r2, [pc, #28]	; (8001d2c <RetargetInit+0x28>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001d12:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <RetargetInit+0x2c>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6898      	ldr	r0, [r3, #8]
 8001d18:	2300      	movs	r3, #0
 8001d1a:	2202      	movs	r2, #2
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	f007 f87d 	bl	8008e1c <setvbuf>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200005d4 	.word	0x200005d4
 8001d30:	20000168 	.word	0x20000168

08001d34 <_isatty>:

int _isatty(int fd) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	db04      	blt.n	8001d4c <_isatty+0x18>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	dc01      	bgt.n	8001d4c <_isatty+0x18>
    return 1;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e005      	b.n	8001d58 <_isatty+0x24>

  errno = EBADF;
 8001d4c:	f006 fee0 	bl	8008b10 <__errno>
 8001d50:	4602      	mov	r2, r0
 8001d52:	2309      	movs	r3, #9
 8001d54:	6013      	str	r3, [r2, #0]
  return 0;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <_write>:

int _write(int fd, char* ptr, int len) {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d002      	beq.n	8001d78 <_write+0x18>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d111      	bne.n	8001d9c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001d78:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <_write+0x54>)
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	f04f 33ff 	mov.w	r3, #4294967295
 8001d84:	68b9      	ldr	r1, [r7, #8]
 8001d86:	f005 ff32 	bl	8007bee <HAL_UART_Transmit>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001d8e:	7dfb      	ldrb	r3, [r7, #23]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <_write+0x38>
      return len;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	e008      	b.n	8001daa <_write+0x4a>
    else
      return EIO;
 8001d98:	2305      	movs	r3, #5
 8001d9a:	e006      	b.n	8001daa <_write+0x4a>
  }
  errno = EBADF;
 8001d9c:	f006 feb8 	bl	8008b10 <__errno>
 8001da0:	4602      	mov	r2, r0
 8001da2:	2309      	movs	r3, #9
 8001da4:	6013      	str	r3, [r2, #0]
  return -1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3718      	adds	r7, #24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200005d4 	.word	0x200005d4

08001db8 <_close>:

int _close(int fd) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	db04      	blt.n	8001dd0 <_close+0x18>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	dc01      	bgt.n	8001dd0 <_close+0x18>
    return 0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	e006      	b.n	8001dde <_close+0x26>

  errno = EBADF;
 8001dd0:	f006 fe9e 	bl	8008b10 <__errno>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	2309      	movs	r3, #9
 8001dd8:	6013      	str	r3, [r2, #0]
  return -1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b084      	sub	sp, #16
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001df2:	f006 fe8d 	bl	8008b10 <__errno>
 8001df6:	4602      	mov	r2, r0
 8001df8:	2309      	movs	r3, #9
 8001dfa:	6013      	str	r3, [r2, #0]
  return -1;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <_read>:

int _read(int fd, char* ptr, int len) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d110      	bne.n	8001e3c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <_read+0x4c>)
 8001e1c:	6818      	ldr	r0, [r3, #0]
 8001e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e22:	2201      	movs	r2, #1
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	f005 ff7b 	bl	8007d20 <HAL_UART_Receive>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001e2e:	7dfb      	ldrb	r3, [r7, #23]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d101      	bne.n	8001e38 <_read+0x30>
      return 1;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e008      	b.n	8001e4a <_read+0x42>
    else
      return EIO;
 8001e38:	2305      	movs	r3, #5
 8001e3a:	e006      	b.n	8001e4a <_read+0x42>
  }
  errno = EBADF;
 8001e3c:	f006 fe68 	bl	8008b10 <__errno>
 8001e40:	4602      	mov	r2, r0
 8001e42:	2309      	movs	r3, #9
 8001e44:	6013      	str	r3, [r2, #0]
  return -1;
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200005d4 	.word	0x200005d4

08001e58 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	db08      	blt.n	8001e7a <_fstat+0x22>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	dc05      	bgt.n	8001e7a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e74:	605a      	str	r2, [r3, #4]
    return 0;
 8001e76:	2300      	movs	r3, #0
 8001e78:	e005      	b.n	8001e86 <_fstat+0x2e>
  }

  errno = EBADF;
 8001e7a:	f006 fe49 	bl	8008b10 <__errno>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	2309      	movs	r3, #9
 8001e82:	6013      	str	r3, [r2, #0]
  return 0;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	4b10      	ldr	r3, [pc, #64]	; (8001edc <HAL_MspInit+0x4c>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	4a0f      	ldr	r2, [pc, #60]	; (8001edc <HAL_MspInit+0x4c>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea6:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <HAL_MspInit+0x4c>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eae:	607b      	str	r3, [r7, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	603b      	str	r3, [r7, #0]
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_MspInit+0x4c>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	4a08      	ldr	r2, [pc, #32]	; (8001edc <HAL_MspInit+0x4c>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_MspInit+0x4c>)
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ece:	2007      	movs	r0, #7
 8001ed0:	f003 fe48 	bl	8005b64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40023800 	.word	0x40023800

08001ee0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08a      	sub	sp, #40	; 0x28
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a28      	ldr	r2, [pc, #160]	; (8001fa0 <HAL_SPI_MspInit+0xc0>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d149      	bne.n	8001f96 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */
//////
  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0a:	4a26      	ldr	r2, [pc, #152]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f10:	6453      	str	r3, [r2, #68]	; 0x44
 8001f12:	4b24      	ldr	r3, [pc, #144]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	4a1f      	ldr	r2, [pc, #124]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	4a18      	ldr	r2, [pc, #96]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f44:	f043 0302 	orr.w	r3, r3, #2
 8001f48:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <HAL_SPI_MspInit+0xc4>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f56:	23c0      	movs	r3, #192	; 0xc0
 8001f58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f62:	2303      	movs	r3, #3
 8001f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f66:	2305      	movs	r3, #5
 8001f68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	4619      	mov	r1, r3
 8001f70:	480d      	ldr	r0, [pc, #52]	; (8001fa8 <HAL_SPI_MspInit+0xc8>)
 8001f72:	f003 fe69 	bl	8005c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f76:	2308      	movs	r3, #8
 8001f78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f82:	2302      	movs	r3, #2
 8001f84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f86:	2305      	movs	r3, #5
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f8a:	f107 0314 	add.w	r3, r7, #20
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4806      	ldr	r0, [pc, #24]	; (8001fac <HAL_SPI_MspInit+0xcc>)
 8001f92:	f003 fe59 	bl	8005c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */
//////
  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001f96:	bf00      	nop
 8001f98:	3728      	adds	r7, #40	; 0x28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40013000 	.word	0x40013000
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40020400 	.word	0x40020400

08001fb0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a0a      	ldr	r2, [pc, #40]	; (8001fe8 <HAL_SPI_MspDeInit+0x38>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d10d      	bne.n	8001fde <HAL_SPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <HAL_SPI_MspDeInit+0x3c>)
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc6:	4a09      	ldr	r2, [pc, #36]	; (8001fec <HAL_SPI_MspDeInit+0x3c>)
 8001fc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fcc:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 8001fce:	21c0      	movs	r1, #192	; 0xc0
 8001fd0:	4807      	ldr	r0, [pc, #28]	; (8001ff0 <HAL_SPI_MspDeInit+0x40>)
 8001fd2:	f003 ffbb 	bl	8005f4c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 8001fd6:	2108      	movs	r1, #8
 8001fd8:	4806      	ldr	r0, [pc, #24]	; (8001ff4 <HAL_SPI_MspDeInit+0x44>)
 8001fda:	f003 ffb7 	bl	8005f4c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40013000 	.word	0x40013000
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40020000 	.word	0x40020000
 8001ff4:	40020400 	.word	0x40020400

08001ff8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002008:	d115      	bne.n	8002036 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <HAL_TIM_Base_MspInit+0x48>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	4a0b      	ldr	r2, [pc, #44]	; (8002040 <HAL_TIM_Base_MspInit+0x48>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	6413      	str	r3, [r2, #64]	; 0x40
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <HAL_TIM_Base_MspInit+0x48>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2100      	movs	r1, #0
 800202a:	201c      	movs	r0, #28
 800202c:	f003 fda5 	bl	8005b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002030:	201c      	movs	r0, #28
 8002032:	f003 fdbe 	bl	8005bb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800

08002044 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	; 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a1d      	ldr	r2, [pc, #116]	; (80020d8 <HAL_UART_MspInit+0x94>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d133      	bne.n	80020ce <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <HAL_UART_MspInit+0x98>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	4a1b      	ldr	r2, [pc, #108]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002074:	6413      	str	r3, [r2, #64]	; 0x40
 8002076:	4b19      	ldr	r3, [pc, #100]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a14      	ldr	r2, [pc, #80]	; (80020dc <HAL_UART_MspInit+0x98>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b12      	ldr	r3, [pc, #72]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800209e:	230c      	movs	r3, #12
 80020a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	2300      	movs	r3, #0
 80020ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ae:	2307      	movs	r3, #7
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	4809      	ldr	r0, [pc, #36]	; (80020e0 <HAL_UART_MspInit+0x9c>)
 80020ba:	f003 fdc5 	bl	8005c48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2100      	movs	r1, #0
 80020c2:	2026      	movs	r0, #38	; 0x26
 80020c4:	f003 fd59 	bl	8005b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020c8:	2026      	movs	r0, #38	; 0x26
 80020ca:	f003 fd72 	bl	8005bb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	; 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40004400 	.word	0x40004400
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020000 	.word	0x40020000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f6:	e7fe      	b.n	80020f6 <HardFault_Handler+0x4>

080020f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020fc:	e7fe      	b.n	80020fc <MemManage_Handler+0x4>

080020fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002102:	e7fe      	b.n	8002102 <BusFault_Handler+0x4>

08002104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002108:	e7fe      	b.n	8002108 <UsageFault_Handler+0x4>

0800210a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002138:	f003 fbe0 	bl	80058fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}

08002140 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002144:	2080      	movs	r0, #128	; 0x80
 8002146:	f004 f817 	bl	8006178 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002154:	4803      	ldr	r0, [pc, #12]	; (8002164 <TIM2_IRQHandler+0x14>)
 8002156:	f005 f949 	bl	80073ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  handle_TIM2();
 800215a:	f7ff f915 	bl	8001388 <handle_TIM2>
  /* USER CODE END TIM2_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000530 	.word	0x20000530

08002168 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <USART2_IRQHandler+0x10>)
 800216e:	f005 fed3 	bl	8007f18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000570 	.word	0x20000570

0800217c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002180:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002184:	f003 fff8 	bl	8006178 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}

0800218c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002194:	4a14      	ldr	r2, [pc, #80]	; (80021e8 <_sbrk+0x5c>)
 8002196:	4b15      	ldr	r3, [pc, #84]	; (80021ec <_sbrk+0x60>)
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a0:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d102      	bne.n	80021ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a8:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <_sbrk+0x64>)
 80021aa:	4a12      	ldr	r2, [pc, #72]	; (80021f4 <_sbrk+0x68>)
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ae:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <_sbrk+0x64>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4413      	add	r3, r2
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d207      	bcs.n	80021cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021bc:	f006 fca8 	bl	8008b10 <__errno>
 80021c0:	4602      	mov	r2, r0
 80021c2:	230c      	movs	r3, #12
 80021c4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ca:	e009      	b.n	80021e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021cc:	4b08      	ldr	r3, [pc, #32]	; (80021f0 <_sbrk+0x64>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021d2:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	4a05      	ldr	r2, [pc, #20]	; (80021f0 <_sbrk+0x64>)
 80021dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021de:	68fb      	ldr	r3, [r7, #12]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	20018000 	.word	0x20018000
 80021ec:	00000400 	.word	0x00000400
 80021f0:	200004a0 	.word	0x200004a0
 80021f4:	20000640 	.word	0x20000640

080021f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021fc:	4b08      	ldr	r3, [pc, #32]	; (8002220 <SystemInit+0x28>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002202:	4a07      	ldr	r2, [pc, #28]	; (8002220 <SystemInit+0x28>)
 8002204:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002208:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800220c:	4b04      	ldr	r3, [pc, #16]	; (8002220 <SystemInit+0x28>)
 800220e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002212:	609a      	str	r2, [r3, #8]
#endif
}
 8002214:	bf00      	nop
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002224:	f8df d034 	ldr.w	sp, [pc, #52]	; 800225c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002228:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800222a:	e003      	b.n	8002234 <LoopCopyDataInit>

0800222c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800222c:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800222e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002230:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002232:	3104      	adds	r1, #4

08002234 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002234:	480b      	ldr	r0, [pc, #44]	; (8002264 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002236:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002238:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800223a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800223c:	d3f6      	bcc.n	800222c <CopyDataInit>
  ldr  r2, =_sbss
 800223e:	4a0b      	ldr	r2, [pc, #44]	; (800226c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002240:	e002      	b.n	8002248 <LoopFillZerobss>

08002242 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002242:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002244:	f842 3b04 	str.w	r3, [r2], #4

08002248 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800224a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800224c:	d3f9      	bcc.n	8002242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800224e:	f7ff ffd3 	bl	80021f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002252:	f006 fc63 	bl	8008b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002256:	f7fe fe5d 	bl	8000f14 <main>
  bx  lr    
 800225a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800225c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8002260:	0800af80 	.word	0x0800af80
  ldr  r0, =_sdata
 8002264:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002268:	20000338 	.word	0x20000338
  ldr  r2, =_sbss
 800226c:	20000338 	.word	0x20000338
  ldr  r3, = _ebss
 8002270:	2000063c 	.word	0x2000063c

08002274 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002274:	e7fe      	b.n	8002274 <ADC_IRQHandler>
	...

08002278 <SpiritCalibrationVco>:
 * @param  xNewState new state for VCO calibration.
           This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCalibrationVco(SpiritFunctionalState xNewState)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8002282:	f107 030f 	add.w	r3, r7, #15
 8002286:	461a      	mov	r2, r3
 8002288:	2101      	movs	r1, #1
 800228a:	2050      	movs	r0, #80	; 0x50
 800228c:	f003 f842 	bl	8005314 <RadioSpiReadRegisters>
 8002290:	4602      	mov	r2, r0
 8002292:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <SpiritCalibrationVco+0x6c>)
 8002294:	b212      	sxth	r2, r2
 8002296:	4611      	mov	r1, r2
 8002298:	7019      	strb	r1, [r3, #0]
 800229a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800229e:	705a      	strb	r2, [r3, #1]

   /* Build new value for the register */
  if(xNewState==S_ENABLE)
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d105      	bne.n	80022b2 <SpiritCalibrationVco+0x3a>
    tempRegValue |= PROTOCOL2_VCO_CALIBRATION_MASK;
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	73fb      	strb	r3, [r7, #15]
 80022b0:	e004      	b.n	80022bc <SpiritCalibrationVco+0x44>
  else
    tempRegValue &= ~PROTOCOL2_VCO_CALIBRATION_MASK;
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	f023 0302 	bic.w	r3, r3, #2
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	73fb      	strb	r3, [r7, #15]

  /* Writes register to enable or disable the VCO calibration */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 80022bc:	f107 030f 	add.w	r3, r7, #15
 80022c0:	461a      	mov	r2, r3
 80022c2:	2101      	movs	r1, #1
 80022c4:	2050      	movs	r0, #80	; 0x50
 80022c6:	f002 ff79 	bl	80051bc <RadioSpiWriteRegisters>
 80022ca:	4602      	mov	r2, r0
 80022cc:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <SpiritCalibrationVco+0x6c>)
 80022ce:	b212      	sxth	r2, r2
 80022d0:	4611      	mov	r1, r2
 80022d2:	7019      	strb	r1, [r3, #0]
 80022d4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80022d8:	705a      	strb	r2, [r3, #1]

}
 80022da:	bf00      	nop
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	200005d8 	.word	0x200005d8

080022e8 <SpiritCalibrationGetVcoCalData>:
 * @brief  Returns the VCO calibration data from internal VCO calibrator.
 * @param  None.
 * @retval uint8_t VCO calibration data word.
 */
uint8_t SpiritCalibrationGetVcoCalData(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_OUT0_BASE, 1, &tempRegValue);
 80022ee:	1dfb      	adds	r3, r7, #7
 80022f0:	461a      	mov	r2, r3
 80022f2:	2101      	movs	r1, #1
 80022f4:	20e5      	movs	r0, #229	; 0xe5
 80022f6:	f003 f80d 	bl	8005314 <RadioSpiReadRegisters>
 80022fa:	4602      	mov	r2, r0
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <SpiritCalibrationGetVcoCalData+0x34>)
 80022fe:	b212      	sxth	r2, r2
 8002300:	4611      	mov	r1, r2
 8002302:	7019      	strb	r1, [r3, #0]
 8002304:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002308:	705a      	strb	r2, [r3, #1]

  /* Build and returns the VCO calibration data value */
  return (tempRegValue & 0x7F);
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002310:	b2db      	uxtb	r3, r3

}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200005d8 	.word	0x200005d8

08002320 <SpiritCalibrationSetVcoCalDataTx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataTx(uint8_t cVcoCalData)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	4603      	mov	r3, r0
 8002328:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 800232a:	f107 030f 	add.w	r3, r7, #15
 800232e:	461a      	mov	r2, r3
 8002330:	2101      	movs	r1, #1
 8002332:	206e      	movs	r0, #110	; 0x6e
 8002334:	f002 ffee 	bl	8005314 <RadioSpiReadRegisters>
 8002338:	4602      	mov	r2, r0
 800233a:	4b12      	ldr	r3, [pc, #72]	; (8002384 <SpiritCalibrationSetVcoCalDataTx+0x64>)
 800233c:	b212      	sxth	r2, r2
 800233e:	4611      	mov	r1, r2
 8002340:	7019      	strb	r1, [r3, #0]
 8002342:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002346:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800234e:	b2db      	uxtb	r3, r3
 8002350:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 8002352:	7bfa      	ldrb	r2, [r7, #15]
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	4313      	orrs	r3, r2
 8002358:	b2db      	uxtb	r3, r3
 800235a:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in TX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 800235c:	f107 030f 	add.w	r3, r7, #15
 8002360:	461a      	mov	r2, r3
 8002362:	2101      	movs	r1, #1
 8002364:	206e      	movs	r0, #110	; 0x6e
 8002366:	f002 ff29 	bl	80051bc <RadioSpiWriteRegisters>
 800236a:	4602      	mov	r2, r0
 800236c:	4b05      	ldr	r3, [pc, #20]	; (8002384 <SpiritCalibrationSetVcoCalDataTx+0x64>)
 800236e:	b212      	sxth	r2, r2
 8002370:	4611      	mov	r1, r2
 8002372:	7019      	strb	r1, [r3, #0]
 8002374:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002378:	705a      	strb	r2, [r3, #1]

}
 800237a:	bf00      	nop
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	200005d8 	.word	0x200005d8

08002388 <SpiritCalibrationSetVcoCalDataRx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataRx(uint8_t cVcoCalData)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 8002392:	f107 030f 	add.w	r3, r7, #15
 8002396:	461a      	mov	r2, r3
 8002398:	2101      	movs	r1, #1
 800239a:	206f      	movs	r0, #111	; 0x6f
 800239c:	f002 ffba 	bl	8005314 <RadioSpiReadRegisters>
 80023a0:	4602      	mov	r2, r0
 80023a2:	4b12      	ldr	r3, [pc, #72]	; (80023ec <SpiritCalibrationSetVcoCalDataRx+0x64>)
 80023a4:	b212      	sxth	r2, r2
 80023a6:	4611      	mov	r1, r2
 80023a8:	7019      	strb	r1, [r3, #0]
 80023aa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80023ae:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cVcoCalData;
 80023ba:	7bfa      	ldrb	r2, [r7, #15]
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	4313      	orrs	r3, r2
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value of calibration data in RX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 80023c4:	f107 030f 	add.w	r3, r7, #15
 80023c8:	461a      	mov	r2, r3
 80023ca:	2101      	movs	r1, #1
 80023cc:	206f      	movs	r0, #111	; 0x6f
 80023ce:	f002 fef5 	bl	80051bc <RadioSpiWriteRegisters>
 80023d2:	4602      	mov	r2, r0
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <SpiritCalibrationSetVcoCalDataRx+0x64>)
 80023d6:	b212      	sxth	r2, r2
 80023d8:	4611      	mov	r1, r2
 80023da:	7019      	strb	r1, [r3, #0]
 80023dc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80023e0:	705a      	strb	r2, [r3, #1]

}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200005d8 	.word	0x200005d8

080023f0 <SpiritCalibrationSelectVco>:
 * @param  xVco can be VCO_H or VCO_L according to which VCO select.
 *         This parameter can be a value of @ref VcoSel.
 * @retval None.
 */
void SpiritCalibrationSelectVco(VcoSel xVco)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue;
  
  /* Check the parameter */
  s_assert_param(IS_VCO_SEL(xVco));
  
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 80023fa:	f107 030f 	add.w	r3, r7, #15
 80023fe:	461a      	mov	r2, r3
 8002400:	2101      	movs	r1, #1
 8002402:	209e      	movs	r0, #158	; 0x9e
 8002404:	f002 ff86 	bl	8005314 <RadioSpiReadRegisters>
  
  tempRegValue &= 0xF9;
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	f023 0306 	bic.w	r3, r3, #6
 800240e:	b2db      	uxtb	r3, r3
 8002410:	73fb      	strb	r3, [r7, #15]
  
  if(xVco == VCO_H)
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d105      	bne.n	8002424 <SpiritCalibrationSelectVco+0x34>
  {
    tempRegValue |= 0x02;
 8002418:	7bfb      	ldrb	r3, [r7, #15]
 800241a:	f043 0302 	orr.w	r3, r3, #2
 800241e:	b2db      	uxtb	r3, r3
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	e004      	b.n	800242e <SpiritCalibrationSelectVco+0x3e>
    
  }
  else
  {
    tempRegValue |= 0x04;
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	f043 0304 	orr.w	r3, r3, #4
 800242a:	b2db      	uxtb	r3, r3
 800242c:	73fb      	strb	r3, [r7, #15]
  }
  SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);  
 800242e:	f107 030f 	add.w	r3, r7, #15
 8002432:	461a      	mov	r2, r3
 8002434:	2101      	movs	r1, #1
 8002436:	209e      	movs	r0, #158	; 0x9e
 8002438:	f002 fec0 	bl	80051bc <RadioSpiWriteRegisters>
  
}
 800243c:	bf00      	nop
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <SpiritCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref SpiritCmd.
 * @retval None.
 */
void SpiritCmdStrobeCommand(SpiritCmd xCommandCode)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_CMD(xCommandCode));

  g_xStatus = SpiritSpiCommandStrobes((uint8_t) xCommandCode);
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	4618      	mov	r0, r3
 8002452:	f003 f811 	bl	8005478 <RadioSpiCommandStrobes>
 8002456:	4602      	mov	r2, r0
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <SpiritCmdStrobeCommand+0x2c>)
 800245a:	b212      	sxth	r2, r2
 800245c:	4611      	mov	r1, r2
 800245e:	7019      	strb	r1, [r3, #0]
 8002460:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002464:	705a      	strb	r2, [r3, #1]
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200005d8 	.word	0x200005d8

08002474 <SpiritCsmaInit>:
 * @param  pxCsmaInit Csma init structure.
 *         This parameter is a pointer to @ref CsmaInit.
 * @retval None.
 */
void SpiritCsmaInit(CsmaInit* pxCsmaInit)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_BU_COUNTER_SEED(pxCsmaInit->nBuCounterSeed));
  s_assert_param(IS_BU_PRESCALER(pxCsmaInit->cBuPrescaler));
  s_assert_param(IS_CMAX_NB(pxCsmaInit->cMaxNb));

  /* CSMA BU counter seed (MSB) config */
  tempRegValue[0] = (uint8_t)(pxCsmaInit->nBuCounterSeed >> 8);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	889b      	ldrh	r3, [r3, #4]
 8002480:	0a1b      	lsrs	r3, r3, #8
 8002482:	b29b      	uxth	r3, r3
 8002484:	b2db      	uxtb	r3, r3
 8002486:	723b      	strb	r3, [r7, #8]

  /* CSMA BU counter seed (LSB) config */
  tempRegValue[1] = (uint8_t) pxCsmaInit->nBuCounterSeed;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	889b      	ldrh	r3, [r3, #4]
 800248c:	b2db      	uxtb	r3, r3
 800248e:	727b      	strb	r3, [r7, #9]

  /* CSMA BU prescaler config and CCA period config */
  tempRegValue[2] = (pxCsmaInit->cBuPrescaler << 2) | pxCsmaInit->xMultiplierTbit;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	799b      	ldrb	r3, [r3, #6]
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	b25a      	sxtb	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	785b      	ldrb	r3, [r3, #1]
 800249c:	b25b      	sxtb	r3, r3
 800249e:	4313      	orrs	r3, r2
 80024a0:	b25b      	sxtb	r3, r3
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	72bb      	strb	r3, [r7, #10]

  /* CSMA CCA length config and max number of back-off */
  tempRegValue[3] = (pxCsmaInit->xCcaLength | pxCsmaInit->cMaxNb);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	789a      	ldrb	r2, [r3, #2]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	78db      	ldrb	r3, [r3, #3]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	72fb      	strb	r3, [r7, #11]

  /* Reads the PROTOCOL1_BASE register value, to write the SEED_RELOAD and CSMA_PERS_ON fields */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[4]);
 80024b4:	f107 0308 	add.w	r3, r7, #8
 80024b8:	3304      	adds	r3, #4
 80024ba:	461a      	mov	r2, r3
 80024bc:	2101      	movs	r1, #1
 80024be:	2051      	movs	r0, #81	; 0x51
 80024c0:	f002 ff28 	bl	8005314 <RadioSpiReadRegisters>
 80024c4:	4602      	mov	r2, r0
 80024c6:	4b1c      	ldr	r3, [pc, #112]	; (8002538 <SpiritCsmaInit+0xc4>)
 80024c8:	b212      	sxth	r2, r2
 80024ca:	4611      	mov	r1, r2
 80024cc:	7019      	strb	r1, [r3, #0]
 80024ce:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80024d2:	705a      	strb	r2, [r3, #1]

  /* Writes the new value for persistent mode */
  if(pxCsmaInit->xCsmaPersistentMode==S_ENABLE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d105      	bne.n	80024e8 <SpiritCsmaInit+0x74>
  {
    tempRegValue[4] |= PROTOCOL1_CSMA_PERS_ON_MASK;
 80024dc:	7b3b      	ldrb	r3, [r7, #12]
 80024de:	f043 0302 	orr.w	r3, r3, #2
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	733b      	strb	r3, [r7, #12]
 80024e6:	e004      	b.n	80024f2 <SpiritCsmaInit+0x7e>
  }
  else
  {
    tempRegValue[4] &= ~PROTOCOL1_CSMA_PERS_ON_MASK;
 80024e8:	7b3b      	ldrb	r3, [r7, #12]
 80024ea:	f023 0302 	bic.w	r3, r3, #2
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	733b      	strb	r3, [r7, #12]
  }

  /* Writes PROTOCOL1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[4]);
 80024f2:	f107 0308 	add.w	r3, r7, #8
 80024f6:	3304      	adds	r3, #4
 80024f8:	461a      	mov	r2, r3
 80024fa:	2101      	movs	r1, #1
 80024fc:	2051      	movs	r0, #81	; 0x51
 80024fe:	f002 fe5d 	bl	80051bc <RadioSpiWriteRegisters>
 8002502:	4602      	mov	r2, r0
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <SpiritCsmaInit+0xc4>)
 8002506:	b212      	sxth	r2, r2
 8002508:	4611      	mov	r1, r2
 800250a:	7019      	strb	r1, [r3, #0]
 800250c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002510:	705a      	strb	r2, [r3, #1]

  /* Writes CSMA_CONFIGx_BASE registers */
  g_xStatus = SpiritSpiWriteRegisters(CSMA_CONFIG3_BASE, 4, tempRegValue);
 8002512:	f107 0308 	add.w	r3, r7, #8
 8002516:	461a      	mov	r2, r3
 8002518:	2104      	movs	r1, #4
 800251a:	2064      	movs	r0, #100	; 0x64
 800251c:	f002 fe4e 	bl	80051bc <RadioSpiWriteRegisters>
 8002520:	4602      	mov	r2, r0
 8002522:	4b05      	ldr	r3, [pc, #20]	; (8002538 <SpiritCsmaInit+0xc4>)
 8002524:	b212      	sxth	r2, r2
 8002526:	4611      	mov	r1, r2
 8002528:	7019      	strb	r1, [r3, #0]
 800252a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800252e:	705a      	strb	r2, [r3, #1]

}
 8002530:	bf00      	nop
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	200005d8 	.word	0x200005d8

0800253c <SpiritCsma>:
 * @param  xNewState the state of the CSMA mode.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCsma(SpiritFunctionalState xNewState)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PROTOCOL1 register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue);
 8002546:	f107 030f 	add.w	r3, r7, #15
 800254a:	461a      	mov	r2, r3
 800254c:	2101      	movs	r1, #1
 800254e:	2051      	movs	r0, #81	; 0x51
 8002550:	f002 fee0 	bl	8005314 <RadioSpiReadRegisters>
 8002554:	4602      	mov	r2, r0
 8002556:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <SpiritCsma+0x6c>)
 8002558:	b212      	sxth	r2, r2
 800255a:	4611      	mov	r1, r2
 800255c:	7019      	strb	r1, [r3, #0]
 800255e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002562:	705a      	strb	r2, [r3, #1]

  /* Sets or resets the CSMA enable bit */
  if(xNewState==S_ENABLE)
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d105      	bne.n	8002576 <SpiritCsma+0x3a>
  {
    tempRegValue |= PROTOCOL1_CSMA_ON_MASK;
 800256a:	7bfb      	ldrb	r3, [r7, #15]
 800256c:	f043 0304 	orr.w	r3, r3, #4
 8002570:	b2db      	uxtb	r3, r3
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	e004      	b.n	8002580 <SpiritCsma+0x44>
  }
  else
  {
    tempRegValue &= ~PROTOCOL1_CSMA_ON_MASK;
 8002576:	7bfb      	ldrb	r3, [r7, #15]
 8002578:	f023 0304 	bic.w	r3, r3, #4
 800257c:	b2db      	uxtb	r3, r3
 800257e:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the new value on the PROTOCOL1 register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue);
 8002580:	f107 030f 	add.w	r3, r7, #15
 8002584:	461a      	mov	r2, r3
 8002586:	2101      	movs	r1, #1
 8002588:	2051      	movs	r0, #81	; 0x51
 800258a:	f002 fe17 	bl	80051bc <RadioSpiWriteRegisters>
 800258e:	4602      	mov	r2, r0
 8002590:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <SpiritCsma+0x6c>)
 8002592:	b212      	sxth	r2, r2
 8002594:	4611      	mov	r1, r2
 8002596:	7019      	strb	r1, [r3, #0]
 8002598:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800259c:	705a      	strb	r2, [r3, #1]

}
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200005d8 	.word	0x200005d8

080025ac <SpiritGeneralSetExtRef>:
 * @param  xExtMode new state for the external reference.
 *         This parameter can be: MODE_EXT_XO or MODE_EXT_XIN.
 * @retval None.
 */
void SpiritGeneralSetExtRef(ModeExtRef xExtMode)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_MODE_EXT(xExtMode));

  /* Reads the ANA_FUNC_CONF0_BASE register value */
  SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 80025b6:	f107 030f 	add.w	r3, r7, #15
 80025ba:	461a      	mov	r2, r3
 80025bc:	2101      	movs	r1, #1
 80025be:	2001      	movs	r0, #1
 80025c0:	f002 fea8 	bl	8005314 <RadioSpiReadRegisters>

  /* Build the value to write */
  if(xExtMode == MODE_EXT_XO)
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d105      	bne.n	80025d6 <SpiritGeneralSetExtRef+0x2a>
  {
    tempRegValue &= ~EXT_REF_MASK;
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	f023 0310 	bic.w	r3, r3, #16
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	73fb      	strb	r3, [r7, #15]
 80025d4:	e004      	b.n	80025e0 <SpiritGeneralSetExtRef+0x34>
  }
  else
  {
    tempRegValue |= EXT_REF_MASK;
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	f043 0310 	orr.w	r3, r3, #16
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes value on register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 80025e0:	f107 030f 	add.w	r3, r7, #15
 80025e4:	461a      	mov	r2, r3
 80025e6:	2101      	movs	r1, #1
 80025e8:	2001      	movs	r0, #1
 80025ea:	f002 fde7 	bl	80051bc <RadioSpiWriteRegisters>
 80025ee:	4602      	mov	r2, r0
 80025f0:	4b05      	ldr	r3, [pc, #20]	; (8002608 <SpiritGeneralSetExtRef+0x5c>)
 80025f2:	b212      	sxth	r2, r2
 80025f4:	4611      	mov	r1, r2
 80025f6:	7019      	strb	r1, [r3, #0]
 80025f8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80025fc:	705a      	strb	r2, [r3, #1]

}
 80025fe:	bf00      	nop
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200005d8 	.word	0x200005d8

0800260c <SpiritGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified SPIRIT GPIO.
 * @retval None.
 */
void SpiritGpioInit(SGpioInit* pxGpioInitStruct)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue = 0x00;
 8002614:	2300      	movs	r3, #0
 8002616:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_GPIO(pxGpioInitStruct->xSpiritGpioPin));
  s_assert_param(IS_SPIRIT_GPIO_MODE(pxGpioInitStruct->xSpiritGpioMode));
  s_assert_param(IS_SPIRIT_GPIO_IO(pxGpioInitStruct->xSpiritGpioIO));

  tempRegValue = ((uint8_t)(pxGpioInitStruct->xSpiritGpioMode) | (uint8_t)(pxGpioInitStruct->xSpiritGpioIO));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	785a      	ldrb	r2, [r3, #1]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	789b      	ldrb	r3, [r3, #2]
 8002620:	4313      	orrs	r3, r2
 8002622:	b2db      	uxtb	r3, r3
 8002624:	73fb      	strb	r3, [r7, #15]

  g_xStatus = SpiritSpiWriteRegisters(pxGpioInitStruct->xSpiritGpioPin, 1, &tempRegValue);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	f107 020f 	add.w	r2, r7, #15
 800262e:	2101      	movs	r1, #1
 8002630:	4618      	mov	r0, r3
 8002632:	f002 fdc3 	bl	80051bc <RadioSpiWriteRegisters>
 8002636:	4602      	mov	r2, r0
 8002638:	4b05      	ldr	r3, [pc, #20]	; (8002650 <SpiritGpioInit+0x44>)
 800263a:	b212      	sxth	r2, r2
 800263c:	4611      	mov	r1, r2
 800263e:	7019      	strb	r1, [r3, #0]
 8002640:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002644:	705a      	strb	r2, [r3, #1]

}
 8002646:	bf00      	nop
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	200005d8 	.word	0x200005d8

08002654 <SpiritIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref SpiritIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void SpiritIrqDeInit(SpiritIrqs* pxIrqInit)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4]={0x00,0x00,0x00,0x00};
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]

  if(pxIrqInit!=NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d006      	beq.n	8002674 <SpiritIrqDeInit+0x20>
  {
    uint32_t tempValue = 0x00000000;
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]
    
    /* Sets the bitfields of passed structure to one */
    *pxIrqInit = (*(SpiritIrqs*)(&tempValue));
 800266a:	f107 0308 	add.w	r3, r7, #8
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6013      	str	r3, [r2, #0]
  }

  /* Writes the IRQ_MASK registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8002674:	f107 030c 	add.w	r3, r7, #12
 8002678:	461a      	mov	r2, r3
 800267a:	2104      	movs	r1, #4
 800267c:	2090      	movs	r0, #144	; 0x90
 800267e:	f002 fd9d 	bl	80051bc <RadioSpiWriteRegisters>
 8002682:	4602      	mov	r2, r0
 8002684:	4b05      	ldr	r3, [pc, #20]	; (800269c <SpiritIrqDeInit+0x48>)
 8002686:	b212      	sxth	r2, r2
 8002688:	4611      	mov	r1, r2
 800268a:	7019      	strb	r1, [r3, #0]
 800268c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002690:	705a      	strb	r2, [r3, #1]
}
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	200005d8 	.word	0x200005d8

080026a0 <SpiritIrq>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritIrq(IrqList xIrq, SpiritFunctionalState xNewState)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	70fb      	strb	r3, [r7, #3]
  uint8_t tempRegValue[4];
  uint32_t tempValue = 0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_IRQ_LIST(xIrq));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the IRQ_MASK registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 80026b0:	f107 030c 	add.w	r3, r7, #12
 80026b4:	461a      	mov	r2, r3
 80026b6:	2104      	movs	r1, #4
 80026b8:	2090      	movs	r0, #144	; 0x90
 80026ba:	f002 fe2b 	bl	8005314 <RadioSpiReadRegisters>
 80026be:	4602      	mov	r2, r0
 80026c0:	4b2a      	ldr	r3, [pc, #168]	; (800276c <SpiritIrq+0xcc>)
 80026c2:	b212      	sxth	r2, r2
 80026c4:	4611      	mov	r1, r2
 80026c6:	7019      	strb	r1, [r3, #0]
 80026c8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80026cc:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	74fb      	strb	r3, [r7, #19]
 80026d2:	e012      	b.n	80026fa <SpiritIrq+0x5a>
  {
    tempValue += ((uint32_t)tempRegValue[i])<<(8*(3-i));
 80026d4:	7cfb      	ldrb	r3, [r7, #19]
 80026d6:	f107 0218 	add.w	r2, r7, #24
 80026da:	4413      	add	r3, r2
 80026dc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80026e0:	461a      	mov	r2, r3
 80026e2:	7cfb      	ldrb	r3, [r7, #19]
 80026e4:	f1c3 0303 	rsb	r3, r3, #3
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	4413      	add	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 80026f4:	7cfb      	ldrb	r3, [r7, #19]
 80026f6:	3301      	adds	r3, #1
 80026f8:	74fb      	strb	r3, [r7, #19]
 80026fa:	7cfb      	ldrb	r3, [r7, #19]
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d9e9      	bls.n	80026d4 <SpiritIrq+0x34>
  }
  
  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE)
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d105      	bne.n	8002712 <SpiritIrq+0x72>
  {
    tempValue &= (~xIrq);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	43db      	mvns	r3, r3
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	4013      	ands	r3, r2
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	e003      	b.n	800271a <SpiritIrq+0x7a>
  }
  else
  {
    tempValue |= (xIrq);
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4313      	orrs	r3, r2
 8002718:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++)
 800271a:	2300      	movs	r3, #0
 800271c:	74bb      	strb	r3, [r7, #18]
 800271e:	e00f      	b.n	8002740 <SpiritIrq+0xa0>
  {
    tempRegValue[j] = (uint8_t)(tempValue>>(8*(3-j)));
 8002720:	7cbb      	ldrb	r3, [r7, #18]
 8002722:	f1c3 0303 	rsb	r3, r3, #3
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	40da      	lsrs	r2, r3
 800272c:	7cbb      	ldrb	r3, [r7, #18]
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	f107 0118 	add.w	r1, r7, #24
 8002734:	440b      	add	r3, r1
 8002736:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t j=0; j<4; j++)
 800273a:	7cbb      	ldrb	r3, [r7, #18]
 800273c:	3301      	adds	r3, #1
 800273e:	74bb      	strb	r3, [r7, #18]
 8002740:	7cbb      	ldrb	r3, [r7, #18]
 8002742:	2b03      	cmp	r3, #3
 8002744:	d9ec      	bls.n	8002720 <SpiritIrq+0x80>
  }
  
  /* Writes the new IRQ mask in the corresponding registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8002746:	f107 030c 	add.w	r3, r7, #12
 800274a:	461a      	mov	r2, r3
 800274c:	2104      	movs	r1, #4
 800274e:	2090      	movs	r0, #144	; 0x90
 8002750:	f002 fd34 	bl	80051bc <RadioSpiWriteRegisters>
 8002754:	4602      	mov	r2, r0
 8002756:	4b05      	ldr	r3, [pc, #20]	; (800276c <SpiritIrq+0xcc>)
 8002758:	b212      	sxth	r2, r2
 800275a:	4611      	mov	r1, r2
 800275c:	7019      	strb	r1, [r3, #0]
 800275e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002762:	705a      	strb	r2, [r3, #1]

}
 8002764:	bf00      	nop
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	200005d8 	.word	0x200005d8

08002770 <SpiritIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void SpiritIrqGetStatus(SpiritIrqs* pxIrqStatus)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	617b      	str	r3, [r7, #20]
  
  /* Reads IRQ_STATUS registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 800277c:	f107 030c 	add.w	r3, r7, #12
 8002780:	461a      	mov	r2, r3
 8002782:	2104      	movs	r1, #4
 8002784:	20fa      	movs	r0, #250	; 0xfa
 8002786:	f002 fdc5 	bl	8005314 <RadioSpiReadRegisters>
 800278a:	4602      	mov	r2, r0
 800278c:	4b10      	ldr	r3, [pc, #64]	; (80027d0 <SpiritIrqGetStatus+0x60>)
 800278e:	b212      	sxth	r2, r2
 8002790:	4611      	mov	r1, r2
 8002792:	7019      	strb	r1, [r3, #0]
 8002794:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002798:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++)
 800279a:	2300      	movs	r3, #0
 800279c:	74fb      	strb	r3, [r7, #19]
 800279e:	e00f      	b.n	80027c0 <SpiritIrqGetStatus+0x50>
  {
    *pIrqPointer = tempRegValue[3-i];
 80027a0:	7cfb      	ldrb	r3, [r7, #19]
 80027a2:	f1c3 0303 	rsb	r3, r3, #3
 80027a6:	f107 0218 	add.w	r2, r7, #24
 80027aa:	4413      	add	r3, r2
 80027ac:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	3301      	adds	r3, #1
 80027b8:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 80027ba:	7cfb      	ldrb	r3, [r7, #19]
 80027bc:	3301      	adds	r3, #1
 80027be:	74fb      	strb	r3, [r7, #19]
 80027c0:	7cfb      	ldrb	r3, [r7, #19]
 80027c2:	2b03      	cmp	r3, #3
 80027c4:	d9ec      	bls.n	80027a0 <SpiritIrqGetStatus+0x30>
  }
}
 80027c6:	bf00      	nop
 80027c8:	3718      	adds	r7, #24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	200005d8 	.word	0x200005d8

080027d4 <SpiritIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void SpiritIrqClearStatus(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
  uint8_t tempRegValue[4];

  /* Reads the IRQ_STATUS registers clearing all the flags */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 80027da:	1d3b      	adds	r3, r7, #4
 80027dc:	461a      	mov	r2, r3
 80027de:	2104      	movs	r1, #4
 80027e0:	20fa      	movs	r0, #250	; 0xfa
 80027e2:	f002 fd97 	bl	8005314 <RadioSpiReadRegisters>
 80027e6:	4602      	mov	r2, r0
 80027e8:	4b05      	ldr	r3, [pc, #20]	; (8002800 <SpiritIrqClearStatus+0x2c>)
 80027ea:	b212      	sxth	r2, r2
 80027ec:	4611      	mov	r1, r2
 80027ee:	7019      	strb	r1, [r3, #0]
 80027f0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80027f4:	705a      	strb	r2, [r3, #1]

}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200005d8 	.word	0x200005d8

08002804 <SpiritLinearFifoReadNumElementsRxFifo>:
 * @brief  Returns the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t SpiritLinearFifoReadNumElementsRxFifo(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(LINEAR_FIFO_STATUS0_BASE, 1, &tempRegValue);
 800280a:	1dfb      	adds	r3, r7, #7
 800280c:	461a      	mov	r2, r3
 800280e:	2101      	movs	r1, #1
 8002810:	20e7      	movs	r0, #231	; 0xe7
 8002812:	f002 fd7f 	bl	8005314 <RadioSpiReadRegisters>
 8002816:	4602      	mov	r2, r0
 8002818:	4b07      	ldr	r3, [pc, #28]	; (8002838 <SpiritLinearFifoReadNumElementsRxFifo+0x34>)
 800281a:	b212      	sxth	r2, r2
 800281c:	4611      	mov	r1, r2
 800281e:	7019      	strb	r1, [r3, #0]
 8002820:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002824:	705a      	strb	r2, [r3, #1]

  /* Build and return value */
  return (tempRegValue & 0x7F);
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800282c:	b2db      	uxtb	r3, r3

}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	200005d8 	.word	0x200005d8

0800283c <SpiritManagementSetFrequencyBase>:
* @brief  Private SpiritRadioSetFrequencyBase function only used in SpiritManagementWaVcoCalibration.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval None.
*/
void SpiritManagementSetFrequencyBase(uint32_t lFBase)
{
 800283c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002840:	b08a      	sub	sp, #40	; 0x28
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a70      	ldr	r2, [pc, #448]	; (8002a0c <SpiritManagementSetFrequencyBase+0x1d0>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d907      	bls.n	800285e <SpiritManagementSetFrequencyBase+0x22>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a6f      	ldr	r2, [pc, #444]	; (8002a10 <SpiritManagementSetFrequencyBase+0x1d4>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d803      	bhi.n	800285e <SpiritManagementSetFrequencyBase+0x22>
  {
    band = HIGH_BAND;
 8002856:	2300      	movs	r3, #0
 8002858:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800285c:	e01a      	b.n	8002894 <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a6c      	ldr	r2, [pc, #432]	; (8002a14 <SpiritManagementSetFrequencyBase+0x1d8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d907      	bls.n	8002876 <SpiritManagementSetFrequencyBase+0x3a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a6b      	ldr	r2, [pc, #428]	; (8002a18 <SpiritManagementSetFrequencyBase+0x1dc>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d803      	bhi.n	8002876 <SpiritManagementSetFrequencyBase+0x3a>
  {
    band = MIDDLE_BAND;
 800286e:	2301      	movs	r3, #1
 8002870:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002874:	e00e      	b.n	8002894 <SpiritManagementSetFrequencyBase+0x58>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a68      	ldr	r2, [pc, #416]	; (8002a1c <SpiritManagementSetFrequencyBase+0x1e0>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d907      	bls.n	800288e <SpiritManagementSetFrequencyBase+0x52>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a67      	ldr	r2, [pc, #412]	; (8002a20 <SpiritManagementSetFrequencyBase+0x1e4>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d803      	bhi.n	800288e <SpiritManagementSetFrequencyBase+0x52>
  {
    band = LOW_BAND;
 8002886:	2302      	movs	r3, #2
 8002888:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800288c:	e002      	b.n	8002894 <SpiritManagementSetFrequencyBase+0x58>
  }
  else //if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
  {
    band = VERY_LOW_BAND;
 800288e:	2303      	movs	r3, #3
 8002890:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 8002894:	f001 f806 	bl	80038a4 <SpiritRadioGetFrequencyOffset>
 8002898:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 800289a:	f000 ffe3 	bl	8003864 <SpiritRadioGetChannelSpace>
 800289e:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 80028a0:	f000 ffc8 	bl	8003834 <SpiritRadioGetChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 80028a8:	6a3a      	ldr	r2, [r7, #32]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	441a      	add	r2, r3
 80028ae:	7efb      	ldrb	r3, [r7, #27]
 80028b0:	69f9      	ldr	r1, [r7, #28]
 80028b2:	fb01 f303 	mul.w	r3, r1, r3
 80028b6:	4413      	add	r3, r2
 80028b8:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 80028ba:	f001 fe49 	bl	8004550 <SpiritRadioGetRefDiv>
 80028be:	4603      	mov	r3, r0
 80028c0:	3301      	adds	r3, #1
 80028c2:	74fb      	strb	r3, [r7, #19]
  
  switch(band)
 80028c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d83a      	bhi.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
 80028cc:	a201      	add	r2, pc, #4	; (adr r2, 80028d4 <SpiritManagementSetFrequencyBase+0x98>)
 80028ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d2:	bf00      	nop
 80028d4:	0800292d 	.word	0x0800292d
 80028d8:	08002915 	.word	0x08002915
 80028dc:	080028fd 	.word	0x080028fd
 80028e0:	080028e5 	.word	0x080028e5
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	4a4f      	ldr	r2, [pc, #316]	; (8002a24 <SpiritManagementSetFrequencyBase+0x1e8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d803      	bhi.n	80028f4 <SpiritManagementSetFrequencyBase+0xb8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80028ec:	2000      	movs	r0, #0
 80028ee:	f7ff fd7f 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80028f2:	e026      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 80028f4:	2001      	movs	r0, #1
 80028f6:	f7ff fd7b 	bl	80023f0 <SpiritCalibrationSelectVco>
    break;
 80028fa:	e022      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
    
  case LOW_BAND:
    if(Fc<322562500)
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	4a4a      	ldr	r2, [pc, #296]	; (8002a28 <SpiritManagementSetFrequencyBase+0x1ec>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d803      	bhi.n	800290c <SpiritManagementSetFrequencyBase+0xd0>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002904:	2000      	movs	r0, #0
 8002906:	f7ff fd73 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800290a:	e01a      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 800290c:	2001      	movs	r0, #1
 800290e:	f7ff fd6f 	bl	80023f0 <SpiritCalibrationSelectVco>
    break;
 8002912:	e016      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	4a45      	ldr	r2, [pc, #276]	; (8002a2c <SpiritManagementSetFrequencyBase+0x1f0>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d803      	bhi.n	8002924 <SpiritManagementSetFrequencyBase+0xe8>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800291c:	2000      	movs	r0, #0
 800291e:	f7ff fd67 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8002922:	e00e      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
      SpiritCalibrationSelectVco(VCO_H);
 8002924:	2001      	movs	r0, #1
 8002926:	f7ff fd63 	bl	80023f0 <SpiritCalibrationSelectVco>
    break;
 800292a:	e00a      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
    
  case HIGH_BAND:
    if(Fc<860166667)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	4a40      	ldr	r2, [pc, #256]	; (8002a30 <SpiritManagementSetFrequencyBase+0x1f4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d803      	bhi.n	800293c <SpiritManagementSetFrequencyBase+0x100>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8002934:	2000      	movs	r0, #0
 8002936:	f7ff fd5b 	bl	80023f0 <SpiritCalibrationSelectVco>
 800293a:	e002      	b.n	8002942 <SpiritManagementSetFrequencyBase+0x106>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 800293c:	2001      	movs	r0, #1
 800293e:	f7ff fd57 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8002942:	6978      	ldr	r0, [r7, #20]
 8002944:	f000 fe8e 	bl	8003664 <SpiritRadioSearchWCP>
 8002948:	4603      	mov	r3, r0
 800294a:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*(((double)(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band]))/SpiritRadioGetXtalFrequency()));
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7fd fdd9 	bl	8000504 <__aeabi_ui2d>
 8002952:	4604      	mov	r4, r0
 8002954:	460d      	mov	r5, r1
 8002956:	7cfb      	ldrb	r3, [r7, #19]
 8002958:	049b      	lsls	r3, r3, #18
 800295a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800295e:	4935      	ldr	r1, [pc, #212]	; (8002a34 <SpiritManagementSetFrequencyBase+0x1f8>)
 8002960:	5c8a      	ldrb	r2, [r1, r2]
 8002962:	fb02 f303 	mul.w	r3, r2, r3
 8002966:	4618      	mov	r0, r3
 8002968:	f7fd fddc 	bl	8000524 <__aeabi_i2d>
 800296c:	4680      	mov	r8, r0
 800296e:	4689      	mov	r9, r1
 8002970:	f001 fe62 	bl	8004638 <SpiritRadioGetXtalFrequency>
 8002974:	4603      	mov	r3, r0
 8002976:	4618      	mov	r0, r3
 8002978:	f7fd fdc4 	bl	8000504 <__aeabi_ui2d>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4640      	mov	r0, r8
 8002982:	4649      	mov	r1, r9
 8002984:	f7fd ff62 	bl	800084c <__aeabi_ddiv>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4620      	mov	r0, r4
 800298e:	4629      	mov	r1, r5
 8002990:	f7fd fe32 	bl	80005f8 <__aeabi_dmul>
 8002994:	4603      	mov	r3, r0
 8002996:	460c      	mov	r4, r1
 8002998:	4618      	mov	r0, r3
 800299a:	4621      	mov	r1, r4
 800299c:	f7fe f8c6 	bl	8000b2c <__aeabi_d2uiz>
 80029a0:	4603      	mov	r3, r0
 80029a2:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	0d5b      	lsrs	r3, r3, #21
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	f003 031f 	and.w	r3, r3, #31
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	7cbb      	ldrb	r3, [r7, #18]
 80029b2:	015b      	lsls	r3, r3, #5
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	4313      	orrs	r3, r2
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	0b5b      	lsrs	r3, r3, #13
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029d8:	4917      	ldr	r1, [pc, #92]	; (8002a38 <SpiritManagementSetFrequencyBase+0x1fc>)
 80029da:	5ccb      	ldrb	r3, [r1, r3]
 80029dc:	4313      	orrs	r3, r2
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 80029e2:	f107 0308 	add.w	r3, r7, #8
 80029e6:	461a      	mov	r2, r3
 80029e8:	2104      	movs	r1, #4
 80029ea:	2008      	movs	r0, #8
 80029ec:	f002 fbe6 	bl	80051bc <RadioSpiWriteRegisters>
 80029f0:	4602      	mov	r2, r0
 80029f2:	4b12      	ldr	r3, [pc, #72]	; (8002a3c <SpiritManagementSetFrequencyBase+0x200>)
 80029f4:	b212      	sxth	r2, r2
 80029f6:	4611      	mov	r1, r2
 80029f8:	7019      	strb	r1, [r3, #0]
 80029fa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80029fe:	705a      	strb	r2, [r3, #1]
}
 8002a00:	bf00      	nop
 8002a02:	3728      	adds	r7, #40	; 0x28
 8002a04:	46bd      	mov	sp, r7
 8002a06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a0a:	bf00      	nop
 8002a0c:	2e5f567f 	.word	0x2e5f567f
 8002a10:	390c2fe0 	.word	0x390c2fe0
 8002a14:	1701e47f 	.word	0x1701e47f
 8002a18:	1c146a60 	.word	0x1c146a60
 8002a1c:	11d260bf 	.word	0x11d260bf
 8002a20:	14ced7e0 	.word	0x14ced7e0
 8002a24:	099cf4e1 	.word	0x099cf4e1
 8002a28:	1339e9c3 	.word	0x1339e9c3
 8002a2c:	19a28d05 	.word	0x19a28d05
 8002a30:	33451a0a 	.word	0x33451a0a
 8002a34:	0800ac10 	.word	0x0800ac10
 8002a38:	0800ac0c 	.word	0x0800ac0c
 8002a3c:	200005d8 	.word	0x200005d8

08002a40 <SpiritManagementWaVcoCalibration>:

uint8_t SpiritManagementWaVcoCalibration(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
  uint8_t s_cVcoWordRx;
  uint8_t s_cVcoWordTx;
  uint32_t nFreq;
  uint8_t cRestore = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	73fb      	strb	r3, [r7, #15]
  uint8_t cStandby = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	73bb      	strb	r3, [r7, #14]
  uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
 8002a4e:	f001 fdf3 	bl	8004638 <SpiritRadioGetXtalFrequency>
 8002a52:	60b8      	str	r0, [r7, #8]
  uint8_t nLockwon=0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	737b      	strb	r3, [r7, #13]
  
  /* Enable the reference divider if the XTAL is between 48 and 52 MHz */
  if(xtal_frequency>DOUBLE_XTAL_THR)
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4a57      	ldr	r2, [pc, #348]	; (8002bb8 <SpiritManagementWaVcoCalibration+0x178>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d90f      	bls.n	8002a80 <SpiritManagementWaVcoCalibration+0x40>
  {
    if(!SpiritRadioGetRefDiv())
 8002a60:	f001 fd76 	bl	8004550 <SpiritRadioGetRefDiv>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10a      	bne.n	8002a80 <SpiritManagementWaVcoCalibration+0x40>
    {
      cRestore = 1;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	73fb      	strb	r3, [r7, #15]
      nFreq = SpiritRadioGetFrequencyBase();
 8002a6e:	f001 f87b 	bl	8003b68 <SpiritRadioGetFrequencyBase>
 8002a72:	6078      	str	r0, [r7, #4]
      SpiritRadioSetRefDiv(S_ENABLE);
 8002a74:	2001      	movs	r0, #1
 8002a76:	f001 fd3b 	bl	80044f0 <SpiritRadioSetRefDiv>
      SpiritManagementSetFrequencyBase(nFreq);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff fede 	bl	800283c <SpiritManagementSetFrequencyBase>
    }
  }
  nFreq = SpiritRadioGetFrequencyBase();
 8002a80:	f001 f872 	bl	8003b68 <SpiritRadioGetFrequencyBase>
 8002a84:	6078      	str	r0, [r7, #4]
  
  /* Increase the VCO current */
  uint8_t tmp = 0x25; SpiritSpiWriteRegisters(0xA1,1,&tmp);
 8002a86:	2325      	movs	r3, #37	; 0x25
 8002a88:	707b      	strb	r3, [r7, #1]
 8002a8a:	1c7b      	adds	r3, r7, #1
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	2101      	movs	r1, #1
 8002a90:	20a1      	movs	r0, #161	; 0xa1
 8002a92:	f002 fb93 	bl	80051bc <RadioSpiWriteRegisters>
  
  SpiritCalibrationVco(S_ENABLE);
 8002a96:	2001      	movs	r0, #1
 8002a98:	f7ff fbee 	bl	8002278 <SpiritCalibrationVco>
  
  SpiritRefreshStatus();
 8002a9c:	f001 ffa4 	bl	80049e8 <SpiritRefreshStatus>
  if(g_xStatus.MC_STATE == MC_STATE_STANDBY)
 8002aa0:	4b46      	ldr	r3, [pc, #280]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b40      	cmp	r3, #64	; 0x40
 8002aac:	d10d      	bne.n	8002aca <SpiritManagementWaVcoCalibration+0x8a>
  {
    cStandby = 1;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	73bb      	strb	r3, [r7, #14]
    SpiritCmdStrobeReady();
 8002ab2:	2062      	movs	r0, #98	; 0x62
 8002ab4:	f7ff fcc6 	bl	8002444 <SpiritCmdStrobeCommand>
    do{
      SpiritRefreshStatus();
 8002ab8:	f001 ff96 	bl	80049e8 <SpiritRefreshStatus>
      
    }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8002abc:	4b3f      	ldr	r3, [pc, #252]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b03      	cmp	r3, #3
 8002ac8:	d1f6      	bne.n	8002ab8 <SpiritManagementWaVcoCalibration+0x78>
  }
  
  SpiritCmdStrobeLockTx();
 8002aca:	2066      	movs	r0, #102	; 0x66
 8002acc:	f7ff fcba 	bl	8002444 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 8002ad4:	f001 ff88 	bl	80049e8 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002ad8:	4b38      	ldr	r3, [pc, #224]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b13      	cmp	r3, #19
 8002ae4:	d106      	bne.n	8002af4 <SpiritManagementWaVcoCalibration+0xb4>
    {
      if(nLockwon++==5) return 1;
 8002ae6:	7b7b      	ldrb	r3, [r7, #13]
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	737a      	strb	r2, [r7, #13]
 8002aec:	2b05      	cmp	r3, #5
 8002aee:	d101      	bne.n	8002af4 <SpiritManagementWaVcoCalibration+0xb4>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e05d      	b.n	8002bb0 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 8002af4:	4b31      	ldr	r3, [pc, #196]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b0f      	cmp	r3, #15
 8002b00:	d1e8      	bne.n	8002ad4 <SpiritManagementWaVcoCalibration+0x94>
    
  s_cVcoWordTx = SpiritCalibrationGetVcoCalData();
 8002b02:	f7ff fbf1 	bl	80022e8 <SpiritCalibrationGetVcoCalData>
 8002b06:	4603      	mov	r3, r0
 8002b08:	70fb      	strb	r3, [r7, #3]
  
  SpiritCmdStrobeReady();
 8002b0a:	2062      	movs	r0, #98	; 0x62
 8002b0c:	f7ff fc9a 	bl	8002444 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002b10:	f001 ff6a 	bl	80049e8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8002b14:	4b29      	ldr	r3, [pc, #164]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d1f6      	bne.n	8002b10 <SpiritManagementWaVcoCalibration+0xd0>
  
    
  SpiritCmdStrobeLockRx();
 8002b22:	2065      	movs	r0, #101	; 0x65
 8002b24:	f7ff fc8e 	bl	8002444 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	737b      	strb	r3, [r7, #13]
  do{
    SpiritRefreshStatus();
 8002b2c:	f001 ff5c 	bl	80049e8 <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8002b30:	4b22      	ldr	r3, [pc, #136]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b13      	cmp	r3, #19
 8002b3c:	d106      	bne.n	8002b4c <SpiritManagementWaVcoCalibration+0x10c>
    {
      if(nLockwon++==5) return 1;
 8002b3e:	7b7b      	ldrb	r3, [r7, #13]
 8002b40:	1c5a      	adds	r2, r3, #1
 8002b42:	737a      	strb	r2, [r7, #13]
 8002b44:	2b05      	cmp	r3, #5
 8002b46:	d101      	bne.n	8002b4c <SpiritManagementWaVcoCalibration+0x10c>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e031      	b.n	8002bb0 <SpiritManagementWaVcoCalibration+0x170>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b0f      	cmp	r3, #15
 8002b58:	d1e8      	bne.n	8002b2c <SpiritManagementWaVcoCalibration+0xec>
  
  s_cVcoWordRx = SpiritCalibrationGetVcoCalData();
 8002b5a:	f7ff fbc5 	bl	80022e8 <SpiritCalibrationGetVcoCalData>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	70bb      	strb	r3, [r7, #2]
  
  SpiritCmdStrobeReady();
 8002b62:	2062      	movs	r0, #98	; 0x62
 8002b64:	f7ff fc6e 	bl	8002444 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8002b68:	f001 ff3e 	bl	80049e8 <SpiritRefreshStatus>
   
  }while(g_xStatus.MC_STATE != MC_STATE_READY);
 8002b6c:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <SpiritManagementWaVcoCalibration+0x17c>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b03      	cmp	r3, #3
 8002b78:	d1f6      	bne.n	8002b68 <SpiritManagementWaVcoCalibration+0x128>
  
  if(cStandby == 1)
 8002b7a:	7bbb      	ldrb	r3, [r7, #14]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d102      	bne.n	8002b86 <SpiritManagementWaVcoCalibration+0x146>
  {
    SpiritCmdStrobeStandby();    
 8002b80:	2063      	movs	r0, #99	; 0x63
 8002b82:	f7ff fc5f 	bl	8002444 <SpiritCmdStrobeCommand>
  }
  SpiritCalibrationVco(S_DISABLE);
 8002b86:	2000      	movs	r0, #0
 8002b88:	f7ff fb76 	bl	8002278 <SpiritCalibrationVco>
  
  /* Disable the reference divider if the XTAL is between 48 and 52 MHz */
  if(cRestore)
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d005      	beq.n	8002b9e <SpiritManagementWaVcoCalibration+0x15e>
  {
    SpiritRadioSetRefDiv(S_DISABLE);    
 8002b92:	2000      	movs	r0, #0
 8002b94:	f001 fcac 	bl	80044f0 <SpiritRadioSetRefDiv>
    SpiritManagementSetFrequencyBase(nFreq);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff fe4f 	bl	800283c <SpiritManagementSetFrequencyBase>
  }
  
  
  SpiritCalibrationSetVcoCalDataTx(s_cVcoWordTx);
 8002b9e:	78fb      	ldrb	r3, [r7, #3]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fbbd 	bl	8002320 <SpiritCalibrationSetVcoCalDataTx>
  SpiritCalibrationSetVcoCalDataRx(s_cVcoWordRx);
 8002ba6:	78bb      	ldrb	r3, [r7, #2]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff fbed 	bl	8002388 <SpiritCalibrationSetVcoCalDataRx>
  
  return 0;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	01c9c380 	.word	0x01c9c380
 8002bbc:	200005d8 	.word	0x200005d8

08002bc0 <SpiritManagementWaCmdStrobeTx>:


void SpiritManagementWaCmdStrobeTx(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_TX)
 8002bc6:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <SpiritManagementWaCmdStrobeTx+0x60>)
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d023      	beq.n	8002c18 <SpiritManagementWaCmdStrobeTx+0x58>
  {
    //uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
    
    /* To achive the max output power */
    if(s_nDesiredFrequency>=150000000 && s_nDesiredFrequency<=470000000)
 8002bd0:	4b14      	ldr	r3, [pc, #80]	; (8002c24 <SpiritManagementWaCmdStrobeTx+0x64>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <SpiritManagementWaCmdStrobeTx+0x68>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d908      	bls.n	8002bec <SpiritManagementWaCmdStrobeTx+0x2c>
 8002bda:	4b12      	ldr	r3, [pc, #72]	; (8002c24 <SpiritManagementWaCmdStrobeTx+0x64>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a13      	ldr	r2, [pc, #76]	; (8002c2c <SpiritManagementWaCmdStrobeTx+0x6c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d803      	bhi.n	8002bec <SpiritManagementWaCmdStrobeTx+0x2c>
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_3_6_PF);
 8002be4:	20c0      	movs	r0, #192	; 0xc0
 8002be6:	f001 fb99 	bl	800431c <SpiritRadioSetPACwc>
 8002bea:	e002      	b.n	8002bf2 <SpiritManagementWaCmdStrobeTx+0x32>
    }
    else
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_0_PF);
 8002bec:	2000      	movs	r0, #0
 8002bee:	f001 fb95 	bl	800431c <SpiritRadioSetPACwc>
    }
    
    uint8_t tmp = 0x11; SpiritSpiWriteRegisters(0xa9, 1, &tmp); /* Enable VCO_L buffer */
 8002bf2:	2311      	movs	r3, #17
 8002bf4:	71fb      	strb	r3, [r7, #7]
 8002bf6:	1dfb      	adds	r3, r7, #7
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	20a9      	movs	r0, #169	; 0xa9
 8002bfe:	f002 fadd 	bl	80051bc <RadioSpiWriteRegisters>
    tmp = 0x20; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */
 8002c02:	2320      	movs	r3, #32
 8002c04:	71fb      	strb	r3, [r7, #7]
 8002c06:	1dfb      	adds	r3, r7, #7
 8002c08:	461a      	mov	r2, r3
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	20a5      	movs	r0, #165	; 0xa5
 8002c0e:	f002 fad5 	bl	80051bc <RadioSpiWriteRegisters>
    
    s_cCommunicationState = COMMUNICATION_STATE_TX;
 8002c12:	4b03      	ldr	r3, [pc, #12]	; (8002c20 <SpiritManagementWaCmdStrobeTx+0x60>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
  }
}
 8002c18:	bf00      	nop
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	2000013c 	.word	0x2000013c
 8002c24:	200004a4 	.word	0x200004a4
 8002c28:	08f0d17f 	.word	0x08f0d17f
 8002c2c:	1c03a180 	.word	0x1c03a180

08002c30 <SpiritManagementWaCmdStrobeRx>:


void SpiritManagementWaCmdStrobeRx(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_RX)
 8002c36:	4b0b      	ldr	r3, [pc, #44]	; (8002c64 <SpiritManagementWaCmdStrobeRx+0x34>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d00d      	beq.n	8002c5c <SpiritManagementWaCmdStrobeRx+0x2c>
  {    
    uint8_t tmp = 0x98; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */    
 8002c40:	2398      	movs	r3, #152	; 0x98
 8002c42:	71fb      	strb	r3, [r7, #7]
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	461a      	mov	r2, r3
 8002c48:	2101      	movs	r1, #1
 8002c4a:	20a5      	movs	r0, #165	; 0xa5
 8002c4c:	f002 fab6 	bl	80051bc <RadioSpiWriteRegisters>
    SpiritRadioSetPACwc(LOAD_0_PF); /* Set the correct CWC parameter */
 8002c50:	2000      	movs	r0, #0
 8002c52:	f001 fb63 	bl	800431c <SpiritRadioSetPACwc>
    
    s_cCommunicationState = COMMUNICATION_STATE_RX;
 8002c56:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <SpiritManagementWaCmdStrobeRx+0x34>)
 8002c58:	2201      	movs	r2, #1
 8002c5a:	701a      	strb	r2, [r3, #0]
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	2000013c 	.word	0x2000013c

08002c68 <SpiritManagementWaTRxFcMem>:

void SpiritManagementWaTRxFcMem(uint32_t nDesiredFreq)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  s_cCommunicationState = COMMUNICATION_STATE_NONE;
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <SpiritManagementWaTRxFcMem+0x20>)
 8002c72:	2202      	movs	r2, #2
 8002c74:	701a      	strb	r2, [r3, #0]
  s_nDesiredFrequency = nDesiredFreq;
 8002c76:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <SpiritManagementWaTRxFcMem+0x24>)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6013      	str	r3, [r2, #0]
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	2000013c 	.word	0x2000013c
 8002c8c:	200004a4 	.word	0x200004a4

08002c90 <SpiritPktBasicInit>:
 * @param  pxPktBasicInit Basic packet init structure.
 *         This parameter is a pointer to @ref PktBasicInit.
 * @retval None.
 */
void SpiritPktBasicInit(PktBasicInit* pxPktBasicInit)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicInit->xFec));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicInit->xDataWhitening));
  s_assert_param(IS_BASIC_CONTROL_LENGTH(pxPktBasicInit->xControlLength));

  /* Reads the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8002c98:	f107 0308 	add.w	r3, r7, #8
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	2051      	movs	r0, #81	; 0x51
 8002ca2:	f002 fb37 	bl	8005314 <RadioSpiReadRegisters>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	4b64      	ldr	r3, [pc, #400]	; (8002e3c <SpiritPktBasicInit+0x1ac>)
 8002caa:	b212      	sxth	r2, r2
 8002cac:	4611      	mov	r1, r2
 8002cae:	7019      	strb	r1, [r3, #0]
 8002cb0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002cb4:	705a      	strb	r2, [r3, #1]

  /* Mask a reserved bit */
  tempRegValue[0] &= ~0x20;
 8002cb6:	7a3b      	ldrb	r3, [r7, #8]
 8002cb8:	f023 0320 	bic.w	r3, r3, #32
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	723b      	strb	r3, [r7, #8]

  /* Always set the automatic packet filtering */
  tempRegValue[0] |= PROTOCOL1_AUTO_PCKT_FLT_MASK;
 8002cc0:	7a3b      	ldrb	r3, [r7, #8]
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8002cca:	f107 0308 	add.w	r3, r7, #8
 8002cce:	461a      	mov	r2, r3
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	2051      	movs	r0, #81	; 0x51
 8002cd4:	f002 fa72 	bl	80051bc <RadioSpiWriteRegisters>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	4b58      	ldr	r3, [pc, #352]	; (8002e3c <SpiritPktBasicInit+0x1ac>)
 8002cdc:	b212      	sxth	r2, r2
 8002cde:	4611      	mov	r1, r2
 8002ce0:	7019      	strb	r1, [r3, #0]
 8002ce2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002ce6:	705a      	strb	r2, [r3, #1]

  /* Reads the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002ce8:	f107 0308 	add.w	r3, r7, #8
 8002cec:	461a      	mov	r2, r3
 8002cee:	2101      	movs	r1, #1
 8002cf0:	204f      	movs	r0, #79	; 0x4f
 8002cf2:	f002 fb0f 	bl	8005314 <RadioSpiReadRegisters>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	4b50      	ldr	r3, [pc, #320]	; (8002e3c <SpiritPktBasicInit+0x1ac>)
 8002cfa:	b212      	sxth	r2, r2
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	7019      	strb	r1, [r3, #0]
 8002d00:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002d04:	705a      	strb	r2, [r3, #1]

  /* Always reset the control and source filtering (also if it is not present in basic) */
  tempRegValue[0] &= ~(PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK | PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK);
 8002d06:	7a3b      	ldrb	r3, [r7, #8]
 8002d08:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	723b      	strb	r3, [r7, #8]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002d10:	f107 0308 	add.w	r3, r7, #8
 8002d14:	461a      	mov	r2, r3
 8002d16:	2101      	movs	r1, #1
 8002d18:	204f      	movs	r0, #79	; 0x4f
 8002d1a:	f002 fa4f 	bl	80051bc <RadioSpiWriteRegisters>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	4b46      	ldr	r3, [pc, #280]	; (8002e3c <SpiritPktBasicInit+0x1ac>)
 8002d22:	b212      	sxth	r2, r2
 8002d24:	4611      	mov	r1, r2
 8002d26:	7019      	strb	r1, [r3, #0]
 8002d28:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002d2c:	705a      	strb	r2, [r3, #1]

  if(pxPktBasicInit->xAddressField == S_ENABLE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	7b1b      	ldrb	r3, [r3, #12]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d102      	bne.n	8002d3c <SpiritPktBasicInit+0xac>
  {
    tempRegValue[0]=0x08;
 8002d36:	2308      	movs	r3, #8
 8002d38:	723b      	strb	r3, [r7, #8]
 8002d3a:	e001      	b.n	8002d40 <SpiritPktBasicInit+0xb0>
  }
  else
  {
    tempRegValue[0]=0x00;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	723b      	strb	r3, [r7, #8]
  }
  /* Address and control length setting */
  tempRegValue[0] |= ((uint8_t) pxPktBasicInit->xControlLength);
 8002d40:	7a3a      	ldrb	r2, [r7, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	7adb      	ldrb	r3, [r3, #11]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	723b      	strb	r3, [r7, #8]

  /* Packet format and width length setting */
  pxPktBasicInit->cPktLengthWidth == 0 ? pxPktBasicInit->cPktLengthWidth=1 : pxPktBasicInit->cPktLengthWidth;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	7a5b      	ldrb	r3, [r3, #9]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d102      	bne.n	8002d5a <SpiritPktBasicInit+0xca>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	725a      	strb	r2, [r3, #9]
  tempRegValue[1] = ((uint8_t) PCKTCTRL3_PCKT_FRMT_BASIC) | ((uint8_t)(pxPktBasicInit->cPktLengthWidth-1));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7a5b      	ldrb	r3, [r3, #9]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	727b      	strb	r3, [r7, #9]

  /* Preamble, sync and fixed or variable length setting */
  tempRegValue[2] = ((uint8_t) pxPktBasicInit->xPreambleLength) | ((uint8_t) pxPktBasicInit->xSyncLength) |
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	785b      	ldrb	r3, [r3, #1]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	b2da      	uxtb	r2, r3
                    ((uint8_t) pxPktBasicInit->xFixVarLength);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	7a1b      	ldrb	r3, [r3, #8]
  tempRegValue[2] = ((uint8_t) pxPktBasicInit->xPreambleLength) | ((uint8_t) pxPktBasicInit->xSyncLength) |
 8002d74:	4313      	orrs	r3, r2
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	72bb      	strb	r3, [r7, #10]

  /* CRC length, whitening and FEC setting */
  tempRegValue[3] = (uint8_t) pxPktBasicInit->xCrcMode;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	7a9b      	ldrb	r3, [r3, #10]
 8002d7e:	72fb      	strb	r3, [r7, #11]

  if(pxPktBasicInit->xDataWhitening == S_ENABLE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	7b9b      	ldrb	r3, [r3, #14]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d104      	bne.n	8002d92 <SpiritPktBasicInit+0x102>
  {
     tempRegValue[3] |= PCKTCTRL1_WHIT_MASK;
 8002d88:	7afb      	ldrb	r3, [r7, #11]
 8002d8a:	f043 0310 	orr.w	r3, r3, #16
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	72fb      	strb	r3, [r7, #11]
  }

  if(pxPktBasicInit->xFec == S_ENABLE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	7b5b      	ldrb	r3, [r3, #13]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d104      	bne.n	8002da4 <SpiritPktBasicInit+0x114>
  {
     tempRegValue[3] |= PCKTCTRL1_FEC_MASK;
 8002d9a:	7afb      	ldrb	r3, [r7, #11]
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	72fb      	strb	r3, [r7, #11]
  }

  /* Writes registers */
  SpiritSpiWriteRegisters(PCKTCTRL4_BASE, 4, tempRegValue);
 8002da4:	f107 0308 	add.w	r3, r7, #8
 8002da8:	461a      	mov	r2, r3
 8002daa:	2104      	movs	r1, #4
 8002dac:	2030      	movs	r0, #48	; 0x30
 8002dae:	f002 fa05 	bl	80051bc <RadioSpiWriteRegisters>

  /* Sync words setting */
  for(i=0;i<4;i++)
 8002db2:	2300      	movs	r3, #0
 8002db4:	73fb      	strb	r3, [r7, #15]
 8002db6:	e01f      	b.n	8002df8 <SpiritPktBasicInit+0x168>
  {
    if(i<3-(pxPktBasicInit->xSyncLength >>1))
 8002db8:	7bfa      	ldrb	r2, [r7, #15]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	785b      	ldrb	r3, [r3, #1]
 8002dbe:	085b      	lsrs	r3, r3, #1
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	f1c3 0303 	rsb	r3, r3, #3
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	da07      	bge.n	8002dda <SpiritPktBasicInit+0x14a>
    {
      tempRegValue[i]=0;
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	f107 0210 	add.w	r2, r7, #16
 8002dd0:	4413      	add	r3, r2
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002dd8:	e00b      	b.n	8002df2 <SpiritPktBasicInit+0x162>
    }
    else
    {
      tempRegValue[i] = (uint8_t)(pxPktBasicInit->lSyncWords>>(8*i));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	40da      	lsrs	r2, r3
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	f107 0110 	add.w	r1, r7, #16
 8002dec:	440b      	add	r3, r1
 8002dee:	f803 2c08 	strb.w	r2, [r3, #-8]
  for(i=0;i<4;i++)
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
 8002df4:	3301      	adds	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
 8002dfa:	2b03      	cmp	r3, #3
 8002dfc:	d9dc      	bls.n	8002db8 <SpiritPktBasicInit+0x128>
    }
  }

  /* Sets CRC check bit */
  if(pxPktBasicInit->xCrcMode == PKT_NO_CRC)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	7a9b      	ldrb	r3, [r3, #10]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d103      	bne.n	8002e0e <SpiritPktBasicInit+0x17e>
  {
    SpiritPktBasicFilterOnCrc(S_DISABLE);
 8002e06:	2000      	movs	r0, #0
 8002e08:	f000 f8fc 	bl	8003004 <SpiritPktCommonFilterOnCrc>
 8002e0c:	e002      	b.n	8002e14 <SpiritPktBasicInit+0x184>
  }
  else
  {
    SpiritPktBasicFilterOnCrc(S_ENABLE);
 8002e0e:	2001      	movs	r0, #1
 8002e10:	f000 f8f8 	bl	8003004 <SpiritPktCommonFilterOnCrc>
  }

  
  g_xStatus = SpiritSpiWriteRegisters(SYNC4_BASE, 4, tempRegValue);
 8002e14:	f107 0308 	add.w	r3, r7, #8
 8002e18:	461a      	mov	r2, r3
 8002e1a:	2104      	movs	r1, #4
 8002e1c:	2036      	movs	r0, #54	; 0x36
 8002e1e:	f002 f9cd 	bl	80051bc <RadioSpiWriteRegisters>
 8002e22:	4602      	mov	r2, r0
 8002e24:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <SpiritPktBasicInit+0x1ac>)
 8002e26:	b212      	sxth	r2, r2
 8002e28:	4611      	mov	r1, r2
 8002e2a:	7019      	strb	r1, [r3, #0]
 8002e2c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e30:	705a      	strb	r2, [r3, #1]

}
 8002e32:	bf00      	nop
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	200005d8 	.word	0x200005d8

08002e40 <SpiritPktBasicAddressesInit>:
 * @param  pxPktBasicAddresses Basic packet addresses init structure.
 *         This parameter is a pointer to @ref PktBasicAddresses.
 * @retval None.
 */
void SpiritPktBasicAddressesInit(PktBasicAddressesInit* pxPktBasicAddresses)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnBroadcastAddress));


  /* Reads the PCKT_FLT_OPTIONS ragister */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002e48:	f107 030c 	add.w	r3, r7, #12
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	2101      	movs	r1, #1
 8002e50:	204f      	movs	r0, #79	; 0x4f
 8002e52:	f002 fa5f 	bl	8005314 <RadioSpiReadRegisters>
 8002e56:	4602      	mov	r2, r0
 8002e58:	4b2f      	ldr	r3, [pc, #188]	; (8002f18 <SpiritPktBasicAddressesInit+0xd8>)
 8002e5a:	b212      	sxth	r2, r2
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	7019      	strb	r1, [r3, #0]
 8002e60:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002e64:	705a      	strb	r2, [r3, #1]
  
  /* Enables or disables filtering on my address */
  if(pxPktBasicAddresses->xFilterOnMyAddress == S_ENABLE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d105      	bne.n	8002e7a <SpiritPktBasicAddressesInit+0x3a>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 8002e6e:	7b3b      	ldrb	r3, [r7, #12]
 8002e70:	f043 0308 	orr.w	r3, r3, #8
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	733b      	strb	r3, [r7, #12]
 8002e78:	e004      	b.n	8002e84 <SpiritPktBasicAddressesInit+0x44>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 8002e7a:	7b3b      	ldrb	r3, [r7, #12]
 8002e7c:	f023 0308 	bic.w	r3, r3, #8
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on multicast address */
  if(pxPktBasicAddresses->xFilterOnMulticastAddress == S_ENABLE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	789b      	ldrb	r3, [r3, #2]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d105      	bne.n	8002e98 <SpiritPktBasicAddressesInit+0x58>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8002e8c:	7b3b      	ldrb	r3, [r7, #12]
 8002e8e:	f043 0304 	orr.w	r3, r3, #4
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	733b      	strb	r3, [r7, #12]
 8002e96:	e004      	b.n	8002ea2 <SpiritPktBasicAddressesInit+0x62>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8002e98:	7b3b      	ldrb	r3, [r7, #12]
 8002e9a:	f023 0304 	bic.w	r3, r3, #4
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	733b      	strb	r3, [r7, #12]
  }
  
  /* Enables or disables filtering on broadcast address */
  if(pxPktBasicAddresses->xFilterOnBroadcastAddress == S_ENABLE)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	791b      	ldrb	r3, [r3, #4]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d105      	bne.n	8002eb6 <SpiritPktBasicAddressesInit+0x76>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8002eaa:	7b3b      	ldrb	r3, [r7, #12]
 8002eac:	f043 0302 	orr.w	r3, r3, #2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	733b      	strb	r3, [r7, #12]
 8002eb4:	e004      	b.n	8002ec0 <SpiritPktBasicAddressesInit+0x80>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8002eb6:	7b3b      	ldrb	r3, [r7, #12]
 8002eb8:	f023 0302 	bic.w	r3, r3, #2
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	733b      	strb	r3, [r7, #12]
  }
  
  /* Writes the new value on the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8002ec0:	f107 030c 	add.w	r3, r7, #12
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	204f      	movs	r0, #79	; 0x4f
 8002eca:	f002 f977 	bl	80051bc <RadioSpiWriteRegisters>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <SpiritPktBasicAddressesInit+0xd8>)
 8002ed2:	b212      	sxth	r2, r2
 8002ed4:	4611      	mov	r1, r2
 8002ed6:	7019      	strb	r1, [r3, #0]
 8002ed8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002edc:	705a      	strb	r2, [r3, #1]
  
  /* Fills the array with the addresses passed in the structure */
  tempRegValue[0] = pxPktBasicAddresses->cBroadcastAddress;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	795b      	ldrb	r3, [r3, #5]
 8002ee2:	733b      	strb	r3, [r7, #12]
  tempRegValue[1] = pxPktBasicAddresses->cMulticastAddress;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	78db      	ldrb	r3, [r3, #3]
 8002ee8:	737b      	strb	r3, [r7, #13]
  tempRegValue[2] = pxPktBasicAddresses->cMyAddress;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	785b      	ldrb	r3, [r3, #1]
 8002eee:	73bb      	strb	r3, [r7, #14]
  
  /* Writes values on the PCKT_FLT_GOALS registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_BROADCAST_BASE, 3, tempRegValue);
 8002ef0:	f107 030c 	add.w	r3, r7, #12
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	2103      	movs	r1, #3
 8002ef8:	204c      	movs	r0, #76	; 0x4c
 8002efa:	f002 f95f 	bl	80051bc <RadioSpiWriteRegisters>
 8002efe:	4602      	mov	r2, r0
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <SpiritPktBasicAddressesInit+0xd8>)
 8002f02:	b212      	sxth	r2, r2
 8002f04:	4611      	mov	r1, r2
 8002f06:	7019      	strb	r1, [r3, #0]
 8002f08:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f0c:	705a      	strb	r2, [r3, #1]
  
  
}
 8002f0e:	bf00      	nop
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	200005d8 	.word	0x200005d8

08002f1c <SpiritPktBasicGetAddressField>:
 * @brief  Specifies if the Address field for SPIRIT Basic packets is enabled or disabled.
 * @param  None.
 * @retval SpiritFunctionalState Notifies if the address field is enabled or disabled.
 */
SpiritFunctionalState SpiritPktBasicGetAddressField(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	461a      	mov	r2, r3
 8002f26:	2101      	movs	r1, #1
 8002f28:	2030      	movs	r0, #48	; 0x30
 8002f2a:	f002 f9f3 	bl	8005314 <RadioSpiReadRegisters>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	4b09      	ldr	r3, [pc, #36]	; (8002f58 <SpiritPktBasicGetAddressField+0x3c>)
 8002f32:	b212      	sxth	r2, r2
 8002f34:	4611      	mov	r1, r2
 8002f36:	7019      	strb	r1, [r3, #0]
 8002f38:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002f3c:	705a      	strb	r2, [r3, #1]

  /* Returns the address field value */
  if(tempRegValue & PCKTCTRL4_ADDRESS_LEN_MASK)
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	f003 0318 	and.w	r3, r3, #24
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <SpiritPktBasicGetAddressField+0x30>
  {
    return S_ENABLE;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e000      	b.n	8002f4e <SpiritPktBasicGetAddressField+0x32>
  }
  else
  {
    return S_DISABLE;
 8002f4c:	2300      	movs	r3, #0
  }

}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	200005d8 	.word	0x200005d8

08002f5c <SpiritPktBasicSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter is an uint16_t.
 * @retval None.
 */
void SpiritPktBasicSetPayloadLength(uint16_t nPayloadLength)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	80fb      	strh	r3, [r7, #6]
  uint8_t tempRegValue[2];
  uint16_t overSize=0;
 8002f66:	2300      	movs	r3, #0
 8002f68:	81fb      	strh	r3, [r7, #14]

  /* Computes the oversize (address + control) size */
  if(SpiritPktBasicGetAddressField())
 8002f6a:	f7ff ffd7 	bl	8002f1c <SpiritPktBasicGetAddressField>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <SpiritPktBasicSetPayloadLength+0x1c>
  {
    overSize=1;
 8002f74:	2301      	movs	r3, #1
 8002f76:	81fb      	strh	r3, [r7, #14]
  }
  overSize += (uint16_t) SpiritPktBasicGetControlLength();
 8002f78:	f000 f828 	bl	8002fcc <SpiritPktCommonGetControlLength>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	89fb      	ldrh	r3, [r7, #14]
 8002f82:	4413      	add	r3, r2
 8002f84:	81fb      	strh	r3, [r7, #14]

  /* Computes PCKTLEN0 value from nPayloadLength */
  tempRegValue[1]=BASIC_BUILD_PCKTLEN0(nPayloadLength+overSize);
 8002f86:	88fb      	ldrh	r3, [r7, #6]
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	89fb      	ldrh	r3, [r7, #14]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	737b      	strb	r3, [r7, #13]
  /* Computes PCKTLEN1 value from nPayloadLength */
  tempRegValue[0]=BASIC_BUILD_PCKTLEN1(nPayloadLength+overSize);
 8002f94:	88fa      	ldrh	r2, [r7, #6]
 8002f96:	89fb      	ldrh	r3, [r7, #14]
 8002f98:	4413      	add	r3, r2
 8002f9a:	121b      	asrs	r3, r3, #8
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	733b      	strb	r3, [r7, #12]

  /* Writes data on the PCKTLEN1/0 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKTLEN1_BASE, 2, tempRegValue);
 8002fa0:	f107 030c 	add.w	r3, r7, #12
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	2102      	movs	r1, #2
 8002fa8:	2034      	movs	r0, #52	; 0x34
 8002faa:	f002 f907 	bl	80051bc <RadioSpiWriteRegisters>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <SpiritPktBasicSetPayloadLength+0x6c>)
 8002fb2:	b212      	sxth	r2, r2
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	7019      	strb	r1, [r3, #0]
 8002fb8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002fbc:	705a      	strb	r2, [r3, #1]

}
 8002fbe:	bf00      	nop
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	200005d8 	.word	0x200005d8

08002fcc <SpiritPktCommonGetControlLength>:
 * @brief  Returns the CONTROL field length for SPIRIT packets.
 * @param  None.
 * @retval uint8_t Control field length.
 */
uint8_t SpiritPktCommonGetControlLength(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 8002fd2:	1dfb      	adds	r3, r7, #7
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	2030      	movs	r0, #48	; 0x30
 8002fda:	f002 f99b 	bl	8005314 <RadioSpiReadRegisters>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	4b07      	ldr	r3, [pc, #28]	; (8003000 <SpiritPktCommonGetControlLength+0x34>)
 8002fe2:	b212      	sxth	r2, r2
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	7019      	strb	r1, [r3, #0]
 8002fe8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002fec:	705a      	strb	r2, [r3, #1]

  /* Rebuild and return value */
  return (tempRegValue & PCKTCTRL4_CONTROL_LEN_MASK);
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	b2db      	uxtb	r3, r3

}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	200005d8 	.word	0x200005d8

08003004 <SpiritPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritPktCommonFilterOnCrc(SpiritFunctionalState xNewState)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 800300e:	f107 030f 	add.w	r3, r7, #15
 8003012:	461a      	mov	r2, r3
 8003014:	2101      	movs	r1, #1
 8003016:	204f      	movs	r0, #79	; 0x4f
 8003018:	f002 f97c 	bl	8005314 <RadioSpiReadRegisters>
 800301c:	4602      	mov	r2, r0
 800301e:	4b14      	ldr	r3, [pc, #80]	; (8003070 <SpiritPktCommonFilterOnCrc+0x6c>)
 8003020:	b212      	sxth	r2, r2
 8003022:	4611      	mov	r1, r2
 8003024:	7019      	strb	r1, [r3, #0]
 8003026:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800302a:	705a      	strb	r2, [r3, #1]

  /* Modify the register value: enable or disable the CRC filtering */
  if(xNewState == S_ENABLE)
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d105      	bne.n	800303e <SpiritPktCommonFilterOnCrc+0x3a>
  {
    tempRegValue |= PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 8003032:	7bfb      	ldrb	r3, [r7, #15]
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	73fb      	strb	r3, [r7, #15]
 800303c:	e004      	b.n	8003048 <SpiritPktCommonFilterOnCrc+0x44>
  }
  else
  {
    tempRegValue &= ~PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 800303e:	7bfb      	ldrb	r3, [r7, #15]
 8003040:	f023 0301 	bic.w	r3, r3, #1
 8003044:	b2db      	uxtb	r3, r3
 8003046:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 8003048:	f107 030f 	add.w	r3, r7, #15
 800304c:	461a      	mov	r2, r3
 800304e:	2101      	movs	r1, #1
 8003050:	204f      	movs	r0, #79	; 0x4f
 8003052:	f002 f8b3 	bl	80051bc <RadioSpiWriteRegisters>
 8003056:	4602      	mov	r2, r0
 8003058:	4b05      	ldr	r3, [pc, #20]	; (8003070 <SpiritPktCommonFilterOnCrc+0x6c>)
 800305a:	b212      	sxth	r2, r2
 800305c:	4611      	mov	r1, r2
 800305e:	7019      	strb	r1, [r3, #0]
 8003060:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003064:	705a      	strb	r2, [r3, #1]

}
 8003066:	bf00      	nop
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	200005d8 	.word	0x200005d8

08003074 <SpiritPktCommonSetDestinationAddress>:
 * @param  cAddress Destination address.
 *         This parameter is an uint8_t.
 * @retval None.
 */
void SpiritPktCommonSetDestinationAddress(uint8_t cAddress)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	71fb      	strb	r3, [r7, #7]
  /* Writes value on PCKT_FLT_GOALS_SOURCE_ADDR register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_SOURCE_ADDR_BASE, 1, &cAddress);
 800307e:	1dfb      	adds	r3, r7, #7
 8003080:	461a      	mov	r2, r3
 8003082:	2101      	movs	r1, #1
 8003084:	204b      	movs	r0, #75	; 0x4b
 8003086:	f002 f899 	bl	80051bc <RadioSpiWriteRegisters>
 800308a:	4602      	mov	r2, r0
 800308c:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <SpiritPktCommonSetDestinationAddress+0x30>)
 800308e:	b212      	sxth	r2, r2
 8003090:	4611      	mov	r1, r2
 8003092:	7019      	strb	r1, [r3, #0]
 8003094:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003098:	705a      	strb	r2, [r3, #1]

}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	200005d8 	.word	0x200005d8

080030a8 <SpiritPktCommonGetReceivedDestAddress>:
 * @brief  Returns the destination address of the received packet.
 * @param  None.
 * @retval uint8_t Destination address of the received address.
 */
uint8_t SpiritPktCommonGetReceivedDestAddress(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the RX_ADDR_FIELD0 register value */
  g_xStatus = SpiritSpiReadRegisters(RX_ADDR_FIELD0_BASE, 1, &tempRegValue);
 80030ae:	1dfb      	adds	r3, r7, #7
 80030b0:	461a      	mov	r2, r3
 80030b2:	2101      	movs	r1, #1
 80030b4:	20d3      	movs	r0, #211	; 0xd3
 80030b6:	f002 f92d 	bl	8005314 <RadioSpiReadRegisters>
 80030ba:	4602      	mov	r2, r0
 80030bc:	4b05      	ldr	r3, [pc, #20]	; (80030d4 <SpiritPktCommonGetReceivedDestAddress+0x2c>)
 80030be:	b212      	sxth	r2, r2
 80030c0:	4611      	mov	r1, r2
 80030c2:	7019      	strb	r1, [r3, #0]
 80030c4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80030c8:	705a      	strb	r2, [r3, #1]

  /* Return value */
  return tempRegValue;
 80030ca:	79fb      	ldrb	r3, [r7, #7]

}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	200005d8 	.word	0x200005d8

080030d8 <SpiritQiSqiCheck>:
 * @param  xNewState new state for SQI check.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritQiSqiCheck(SpiritFunctionalState xNewState)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 80030e2:	f107 030f 	add.w	r3, r7, #15
 80030e6:	461a      	mov	r2, r3
 80030e8:	2101      	movs	r1, #1
 80030ea:	203a      	movs	r0, #58	; 0x3a
 80030ec:	f002 f912 	bl	8005314 <RadioSpiReadRegisters>
 80030f0:	4602      	mov	r2, r0
 80030f2:	4b14      	ldr	r3, [pc, #80]	; (8003144 <SpiritQiSqiCheck+0x6c>)
 80030f4:	b212      	sxth	r2, r2
 80030f6:	4611      	mov	r1, r2
 80030f8:	7019      	strb	r1, [r3, #0]
 80030fa:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80030fe:	705a      	strb	r2, [r3, #1]

  /* Enables or disables the SQI Check bit on the QI_BASE register */
  if(xNewState == S_ENABLE)
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d105      	bne.n	8003112 <SpiritQiSqiCheck+0x3a>
  {
    tempRegValue |= QI_SQI_MASK;
 8003106:	7bfb      	ldrb	r3, [r7, #15]
 8003108:	f043 0302 	orr.w	r3, r3, #2
 800310c:	b2db      	uxtb	r3, r3
 800310e:	73fb      	strb	r3, [r7, #15]
 8003110:	e004      	b.n	800311c <SpiritQiSqiCheck+0x44>
  }
  else
  {
    tempRegValue &= ~QI_SQI_MASK;
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	f023 0302 	bic.w	r3, r3, #2
 8003118:	b2db      	uxtb	r3, r3
 800311a:	73fb      	strb	r3, [r7, #15]
  }

  /* Writes value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 800311c:	f107 030f 	add.w	r3, r7, #15
 8003120:	461a      	mov	r2, r3
 8003122:	2101      	movs	r1, #1
 8003124:	203a      	movs	r0, #58	; 0x3a
 8003126:	f002 f849 	bl	80051bc <RadioSpiWriteRegisters>
 800312a:	4602      	mov	r2, r0
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <SpiritQiSqiCheck+0x6c>)
 800312e:	b212      	sxth	r2, r2
 8003130:	4611      	mov	r1, r2
 8003132:	7019      	strb	r1, [r3, #0]
 8003134:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003138:	705a      	strb	r2, [r3, #1]

}
 800313a:	bf00      	nop
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	200005d8 	.word	0x200005d8

08003148 <SpiritQiSetSqiThreshold>:
 * @param  xSqiThr parameter of the formula above.
 * 	   This parameter is a @ref SqiThreshold.
 * @retval None.
 */
void SpiritQiSetSqiThreshold(SqiThreshold xSqiThr)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_SQI_THR(xSqiThr));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8003152:	f107 030f 	add.w	r3, r7, #15
 8003156:	461a      	mov	r2, r3
 8003158:	2101      	movs	r1, #1
 800315a:	203a      	movs	r0, #58	; 0x3a
 800315c:	f002 f8da 	bl	8005314 <RadioSpiReadRegisters>
 8003160:	4602      	mov	r2, r0
 8003162:	4b12      	ldr	r3, [pc, #72]	; (80031ac <SpiritQiSetSqiThreshold+0x64>)
 8003164:	b212      	sxth	r2, r2
 8003166:	4611      	mov	r1, r2
 8003168:	7019      	strb	r1, [r3, #0]
 800316a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800316e:	705a      	strb	r2, [r3, #1]

  /* Build the SQI threshold value to be written */
  tempRegValue &= 0x3F;
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003176:	b2db      	uxtb	r3, r3
 8003178:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= ((uint8_t)xSqiThr);
 800317a:	7bfa      	ldrb	r2, [r7, #15]
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	4313      	orrs	r3, r2
 8003180:	b2db      	uxtb	r3, r3
 8003182:	73fb      	strb	r3, [r7, #15]

  /* Writes the new value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8003184:	f107 030f 	add.w	r3, r7, #15
 8003188:	461a      	mov	r2, r3
 800318a:	2101      	movs	r1, #1
 800318c:	203a      	movs	r0, #58	; 0x3a
 800318e:	f002 f815 	bl	80051bc <RadioSpiWriteRegisters>
 8003192:	4602      	mov	r2, r0
 8003194:	4b05      	ldr	r3, [pc, #20]	; (80031ac <SpiritQiSetSqiThreshold+0x64>)
 8003196:	b212      	sxth	r2, r2
 8003198:	4611      	mov	r1, r2
 800319a:	7019      	strb	r1, [r3, #0]
 800319c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80031a0:	705a      	strb	r2, [r3, #1]

}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	200005d8 	.word	0x200005d8

080031b0 <SpiritQiSetRssiThresholddBm>:
 * @param  nDbmValue RSSI threshold reported in dBm.
 *         This parameter must be a sint32_t.
 * @retval None.
 */
void SpiritQiSetRssiThresholddBm(int32_t nDbmValue)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue=2*(nDbmValue+130);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3382      	adds	r3, #130	; 0x82
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  s_assert_param(IS_RSSI_THR_DBM(nDbmValue));

  /* Writes the new value on the RSSI_TH register */
  g_xStatus = SpiritSpiWriteRegisters(RSSI_TH_BASE, 1, &tempRegValue);
 80031c4:	f107 030f 	add.w	r3, r7, #15
 80031c8:	461a      	mov	r2, r3
 80031ca:	2101      	movs	r1, #1
 80031cc:	2022      	movs	r0, #34	; 0x22
 80031ce:	f001 fff5 	bl	80051bc <RadioSpiWriteRegisters>
 80031d2:	4602      	mov	r2, r0
 80031d4:	4b05      	ldr	r3, [pc, #20]	; (80031ec <SpiritQiSetRssiThresholddBm+0x3c>)
 80031d6:	b212      	sxth	r2, r2
 80031d8:	4611      	mov	r1, r2
 80031da:	7019      	strb	r1, [r3, #0]
 80031dc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80031e0:	705a      	strb	r2, [r3, #1]

}
 80031e2:	bf00      	nop
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	200005d8 	.word	0x200005d8

080031f0 <SpiritRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of SPIRIT.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioInit(SRadioInit* pxSRadioInitStruct)
{
 80031f0:	b590      	push	{r4, r7, lr}
 80031f2:	b08d      	sub	sp, #52	; 0x34
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint8_t anaRadioRegArray[8], digRadioRegArray[4];
  int16_t xtalOffsetFactor;
  uint8_t drM, drE, FdevM, FdevE, bwM, bwE;
    
  /* Workaround for Vtune */
  uint8_t value = 0xA0; SpiritSpiWriteRegisters(0x9F, 1, &value);
 80031f8:	23a0      	movs	r3, #160	; 0xa0
 80031fa:	747b      	strb	r3, [r7, #17]
 80031fc:	f107 0311 	add.w	r3, r7, #17
 8003200:	461a      	mov	r2, r3
 8003202:	2101      	movs	r1, #1
 8003204:	209f      	movs	r0, #159	; 0x9f
 8003206:	f001 ffd9 	bl	80051bc <RadioSpiWriteRegisters>
  
  /* Calculates the offset respect to RF frequency and according to xtal_ppm parameter: (xtal_ppm*FBase)/10^6 */
  FOffsetTmp = (int32_t)(((float)pxSRadioInitStruct->nXtalOffsetPpm*pxSRadioInitStruct->lFrequencyBase)/PPM_FACTOR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003210:	ee07 3a90 	vmov	s15, r3
 8003214:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	ee07 3a90 	vmov	s15, r3
 8003220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003224:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003228:	eddf 6ab7 	vldr	s13, [pc, #732]	; 8003508 <SpiritRadioInit+0x318>
 800322c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003230:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003234:	ee17 3a90 	vmov	r3, s15
 8003238:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_assert_param(IS_FREQUENCY_OFFSET(FOffsetTmp,s_lXtalFrequency));
  s_assert_param(IS_CHANNEL_SPACE(pxSRadioInitStruct->nChannelSpace,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));
  
  /* Disable the digital, ADC, SMPS reference clock divider if fXO>24MHz or fXO<26MHz */
  SpiritSpiCommandStrobes(COMMAND_STANDBY);    
 800323a:	2063      	movs	r0, #99	; 0x63
 800323c:	f002 f91c 	bl	8005478 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8003240:	2300      	movs	r3, #0
 8003242:	73bb      	strb	r3, [r7, #14]
 8003244:	e004      	b.n	8003250 <SpiritRadioInit+0x60>
 8003246:	7bbb      	ldrb	r3, [r7, #14]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	3301      	adds	r3, #1
 800324c:	b2db      	uxtb	r3, r3
 800324e:	73bb      	strb	r3, [r7, #14]
 8003250:	7bbb      	ldrb	r3, [r7, #14]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2bff      	cmp	r3, #255	; 0xff
 8003256:	d1f6      	bne.n	8003246 <SpiritRadioInit+0x56>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8003258:	f001 fbc6 	bl	80049e8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 800325c:	4bab      	ldr	r3, [pc, #684]	; (800350c <SpiritRadioInit+0x31c>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8003264:	b2db      	uxtb	r3, r3
 8003266:	2b40      	cmp	r3, #64	; 0x40
 8003268:	d1ea      	bne.n	8003240 <SpiritRadioInit+0x50>
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 800326a:	4ba9      	ldr	r3, [pc, #676]	; (8003510 <SpiritRadioInit+0x320>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4aa9      	ldr	r2, [pc, #676]	; (8003514 <SpiritRadioInit+0x324>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d803      	bhi.n	800327c <SpiritRadioInit+0x8c>
  {
    SpiritRadioSetDigDiv(S_DISABLE);
 8003274:	2000      	movs	r0, #0
 8003276:	f001 f98d 	bl	8004594 <SpiritRadioSetDigDiv>
 800327a:	e002      	b.n	8003282 <SpiritRadioInit+0x92>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }
  else
  {      
    SpiritRadioSetDigDiv(S_ENABLE);
 800327c:	2001      	movs	r0, #1
 800327e:	f001 f989 	bl	8004594 <SpiritRadioSetDigDiv>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,(s_lXtalFrequency>>1)));
  }
  
  /* Goes in READY state */
  SpiritSpiCommandStrobes(COMMAND_READY);
 8003282:	2062      	movs	r0, #98	; 0x62
 8003284:	f002 f8f8 	bl	8005478 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8003288:	2300      	movs	r3, #0
 800328a:	737b      	strb	r3, [r7, #13]
 800328c:	e004      	b.n	8003298 <SpiritRadioInit+0xa8>
 800328e:	7b7b      	ldrb	r3, [r7, #13]
 8003290:	b2db      	uxtb	r3, r3
 8003292:	3301      	adds	r3, #1
 8003294:	b2db      	uxtb	r3, r3
 8003296:	737b      	strb	r3, [r7, #13]
 8003298:	7b7b      	ldrb	r3, [r7, #13]
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2bff      	cmp	r3, #255	; 0xff
 800329e:	d1f6      	bne.n	800328e <SpiritRadioInit+0x9e>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 80032a0:	f001 fba2 	bl	80049e8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 80032a4:	4b99      	ldr	r3, [pc, #612]	; (800350c <SpiritRadioInit+0x31c>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d1ea      	bne.n	8003288 <SpiritRadioInit+0x98>
  
  /* Calculates the FC_OFFSET parameter and cast as signed int: FOffsetTmp = (Fxtal/2^18)*FC_OFFSET */
  xtalOffsetFactor = (int16_t)(((float)FOffsetTmp*FBASE_DIVIDER)/s_lXtalFrequency);
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	ee07 3a90 	vmov	s15, r3
 80032b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032bc:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8003518 <SpiritRadioInit+0x328>
 80032c0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80032c4:	4b92      	ldr	r3, [pc, #584]	; (8003510 <SpiritRadioInit+0x320>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	ee07 3a90 	vmov	s15, r3
 80032cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80032d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032d8:	ee17 3a90 	vmov	r3, s15
 80032dc:	857b      	strh	r3, [r7, #42]	; 0x2a
  anaRadioRegArray[2] = (uint8_t)((((uint16_t)xtalOffsetFactor)>>8)&0x0F);
 80032de:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80032e0:	0a1b      	lsrs	r3, r3, #8
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	f003 030f 	and.w	r3, r3, #15
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	77bb      	strb	r3, [r7, #30]
  anaRadioRegArray[3] = (uint8_t)(xtalOffsetFactor);
 80032ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	77fb      	strb	r3, [r7, #31]
  
  /* Calculates the channel space factor */
  anaRadioRegArray[0] =((uint32_t)pxSRadioInitStruct->nChannelSpace<<9)/(s_lXtalFrequency>>6)+1;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	025a      	lsls	r2, r3, #9
 80032fa:	4b85      	ldr	r3, [pc, #532]	; (8003510 <SpiritRadioInit+0x320>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	099b      	lsrs	r3, r3, #6
 8003300:	fbb2 f3f3 	udiv	r3, r2, r3
 8003304:	b2db      	uxtb	r3, r3
 8003306:	3301      	adds	r3, #1
 8003308:	b2db      	uxtb	r3, r3
 800330a:	773b      	strb	r3, [r7, #28]
  
  SpiritManagementWaTRxFcMem(pxSRadioInitStruct->lFrequencyBase);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff fca9 	bl	8002c68 <SpiritManagementWaTRxFcMem>
  
  /* 2nd order DEM algorithm enabling */
  uint8_t tmpreg; SpiritSpiReadRegisters(0xA3, 1, &tmpreg);
 8003316:	f107 0310 	add.w	r3, r7, #16
 800331a:	461a      	mov	r2, r3
 800331c:	2101      	movs	r1, #1
 800331e:	20a3      	movs	r0, #163	; 0xa3
 8003320:	f001 fff8 	bl	8005314 <RadioSpiReadRegisters>
  tmpreg &= ~0x02; SpiritSpiWriteRegisters(0xA3, 1, &tmpreg);
 8003324:	7c3b      	ldrb	r3, [r7, #16]
 8003326:	f023 0302 	bic.w	r3, r3, #2
 800332a:	b2db      	uxtb	r3, r3
 800332c:	743b      	strb	r3, [r7, #16]
 800332e:	f107 0310 	add.w	r3, r7, #16
 8003332:	461a      	mov	r2, r3
 8003334:	2101      	movs	r1, #1
 8003336:	20a3      	movs	r0, #163	; 0xa3
 8003338:	f001 ff40 	bl	80051bc <RadioSpiWriteRegisters>
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND((pxSRadioInitStruct->lFrequencyBase + ((xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER) + pxSRadioInitStruct->nChannelSpace * pxSRadioInitStruct->cChannelNumber)));  
  
  /* Calculates the datarate mantissa and exponent */
  SpiritRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &drM, &drE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f107 0216 	add.w	r2, r7, #22
 8003344:	f107 0117 	add.w	r1, r7, #23
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fc59 	bl	8003c00 <SpiritRadioSearchDatarateME>
  digRadioRegArray[0] = (uint8_t)(drM);
 800334e:	7dfb      	ldrb	r3, [r7, #23]
 8003350:	763b      	strb	r3, [r7, #24]
  digRadioRegArray[1] = (uint8_t)(0x00 | pxSRadioInitStruct->xModulationSelect |drE);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	7b5a      	ldrb	r2, [r3, #13]
 8003356:	7dbb      	ldrb	r3, [r7, #22]
 8003358:	4313      	orrs	r3, r2
 800335a:	b2db      	uxtb	r3, r3
 800335c:	767b      	strb	r3, [r7, #25]
  
  /* Read the fdev register to preserve the clock recovery algo bit */
  SpiritSpiReadRegisters(0x1C, 1, &tmpreg);
 800335e:	f107 0310 	add.w	r3, r7, #16
 8003362:	461a      	mov	r2, r3
 8003364:	2101      	movs	r1, #1
 8003366:	201c      	movs	r0, #28
 8003368:	f001 ffd4 	bl	8005314 <RadioSpiReadRegisters>
  
  /* Calculates the frequency deviation mantissa and exponent */
  SpiritRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &FdevM, &FdevE);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	f107 0214 	add.w	r2, r7, #20
 8003374:	f107 0115 	add.w	r1, r7, #21
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fde1 	bl	8003f40 <SpiritRadioSearchFreqDevME>
  digRadioRegArray[2] = (uint8_t)((FdevE<<4) | (tmpreg&0x08) | FdevM);
 800337e:	7d3b      	ldrb	r3, [r7, #20]
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	b25a      	sxtb	r2, r3
 8003384:	7c3b      	ldrb	r3, [r7, #16]
 8003386:	b25b      	sxtb	r3, r3
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	b25b      	sxtb	r3, r3
 800338e:	4313      	orrs	r3, r2
 8003390:	b25a      	sxtb	r2, r3
 8003392:	7d7b      	ldrb	r3, [r7, #21]
 8003394:	b25b      	sxtb	r3, r3
 8003396:	4313      	orrs	r3, r2
 8003398:	b25b      	sxtb	r3, r3
 800339a:	b2db      	uxtb	r3, r3
 800339c:	76bb      	strb	r3, [r7, #26]
  
  /* Calculates the channel filter mantissa and exponent */
  SpiritRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bwM, &bwE);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	f107 0212 	add.w	r2, r7, #18
 80033a6:	f107 0113 	add.w	r1, r7, #19
 80033aa:	4618      	mov	r0, r3
 80033ac:	f000 fcdc 	bl	8003d68 <SpiritRadioSearchChannelBwME>
  
  digRadioRegArray[3] = (uint8_t)((bwM<<4) | bwE);
 80033b0:	7cfb      	ldrb	r3, [r7, #19]
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	b25a      	sxtb	r2, r3
 80033b6:	7cbb      	ldrb	r3, [r7, #18]
 80033b8:	b25b      	sxtb	r3, r3
 80033ba:	4313      	orrs	r3, r2
 80033bc:	b25b      	sxtb	r3, r3
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	76fb      	strb	r3, [r7, #27]
 
  float if_off=(3.0f*480140)/(s_lXtalFrequency>>12)-64;  /* #1035-D */
 80033c2:	4b53      	ldr	r3, [pc, #332]	; (8003510 <SpiritRadioInit+0x320>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	0b1b      	lsrs	r3, r3, #12
 80033c8:	ee07 3a90 	vmov	s15, r3
 80033cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033d0:	eddf 6a52 	vldr	s13, [pc, #328]	; 800351c <SpiritRadioInit+0x32c>
 80033d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033d8:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8003520 <SpiritRadioInit+0x330>
 80033dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033e0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  
  uint8_t ifOffsetAna = ROUND(if_off);
 80033e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80033e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033f0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80033f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033f8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80033fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003404:	dd0a      	ble.n	800341c <SpiritRadioInit+0x22c>
 8003406:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800340a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340e:	edc7 7a00 	vstr	s15, [r7]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	3301      	adds	r3, #1
 8003418:	b2db      	uxtb	r3, r3
 800341a:	e007      	b.n	800342c <SpiritRadioInit+0x23c>
 800341c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003424:	edc7 7a00 	vstr	s15, [r7]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	73fb      	strb	r3, [r7, #15]
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 800342e:	4b38      	ldr	r3, [pc, #224]	; (8003510 <SpiritRadioInit+0x320>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a38      	ldr	r2, [pc, #224]	; (8003514 <SpiritRadioInit+0x324>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d802      	bhi.n	800343e <SpiritRadioInit+0x24e>
  {
    /* if offset digital is the same in case of single xtal */
    anaRadioRegArray[1] = ifOffsetAna;
 8003438:	7bfb      	ldrb	r3, [r7, #15]
 800343a:	777b      	strb	r3, [r7, #29]
 800343c:	e035      	b.n	80034aa <SpiritRadioInit+0x2ba>
  }
  else
  {
    if_off=(3.0f*480140)/(s_lXtalFrequency>>13)-64;      /* #1035-D */
 800343e:	4b34      	ldr	r3, [pc, #208]	; (8003510 <SpiritRadioInit+0x320>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	0b5b      	lsrs	r3, r3, #13
 8003444:	ee07 3a90 	vmov	s15, r3
 8003448:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800344c:	eddf 6a33 	vldr	s13, [pc, #204]	; 800351c <SpiritRadioInit+0x32c>
 8003450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003454:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003520 <SpiritRadioInit+0x330>
 8003458:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800345c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
    /* ... otherwise recompute it */
    anaRadioRegArray[1] = ROUND(if_off);
 8003460:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800346c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003470:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003474:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003478:	eef4 7ac7 	vcmpe.f32	s15, s14
 800347c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003480:	dd0a      	ble.n	8003498 <SpiritRadioInit+0x2a8>
 8003482:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800348a:	edc7 7a00 	vstr	s15, [r7]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	3301      	adds	r3, #1
 8003494:	b2db      	uxtb	r3, r3
 8003496:	e007      	b.n	80034a8 <SpiritRadioInit+0x2b8>
 8003498:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800349c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034a0:	edc7 7a00 	vstr	s15, [r7]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	777b      	strb	r3, [r7, #29]
  }
  
  g_xStatus = SpiritSpiWriteRegisters(IF_OFFSET_ANA_BASE, 1, &ifOffsetAna);
 80034aa:	f107 030f 	add.w	r3, r7, #15
 80034ae:	461a      	mov	r2, r3
 80034b0:	2101      	movs	r1, #1
 80034b2:	2007      	movs	r0, #7
 80034b4:	f001 fe82 	bl	80051bc <RadioSpiWriteRegisters>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b14      	ldr	r3, [pc, #80]	; (800350c <SpiritRadioInit+0x31c>)
 80034bc:	b212      	sxth	r2, r2
 80034be:	4611      	mov	r1, r2
 80034c0:	7019      	strb	r1, [r3, #0]
 80034c2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80034c6:	705a      	strb	r2, [r3, #1]

  
  /* Sets Xtal configuration */
  if(s_lXtalFrequency>DOUBLE_XTAL_THR)
 80034c8:	4b11      	ldr	r3, [pc, #68]	; (8003510 <SpiritRadioInit+0x320>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a15      	ldr	r2, [pc, #84]	; (8003524 <SpiritRadioInit+0x334>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d92a      	bls.n	8003528 <SpiritRadioInit+0x338>
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG((s_lXtalFrequency/2)));
 80034d2:	4b0f      	ldr	r3, [pc, #60]	; (8003510 <SpiritRadioInit+0x320>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	085b      	lsrs	r3, r3, #1
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fd f813 	bl	8000504 <__aeabi_ui2d>
 80034de:	2301      	movs	r3, #1
 80034e0:	461c      	mov	r4, r3
 80034e2:	a307      	add	r3, pc, #28	; (adr r3, 8003500 <SpiritRadioInit+0x310>)
 80034e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e8:	f7fd fb0c 	bl	8000b04 <__aeabi_dcmpge>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <SpiritRadioInit+0x306>
 80034f2:	2300      	movs	r3, #0
 80034f4:	461c      	mov	r4, r3
 80034f6:	b2e3      	uxtb	r3, r4
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 f879 	bl	80035f0 <SpiritRadioSetXtalFlag>
 80034fe:	e028      	b.n	8003552 <SpiritRadioInit+0x362>
 8003500:	00000000 	.word	0x00000000
 8003504:	4177d784 	.word	0x4177d784
 8003508:	49742400 	.word	0x49742400
 800350c:	200005d8 	.word	0x200005d8
 8003510:	200004a8 	.word	0x200004a8
 8003514:	01c9c37f 	.word	0x01c9c37f
 8003518:	48800000 	.word	0x48800000
 800351c:	49afd520 	.word	0x49afd520
 8003520:	42800000 	.word	0x42800000
 8003524:	01c9c380 	.word	0x01c9c380
  }
  else
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG(s_lXtalFrequency));
 8003528:	4b2f      	ldr	r3, [pc, #188]	; (80035e8 <SpiritRadioInit+0x3f8>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4618      	mov	r0, r3
 800352e:	f7fc ffe9 	bl	8000504 <__aeabi_ui2d>
 8003532:	2301      	movs	r3, #1
 8003534:	461c      	mov	r4, r3
 8003536:	a32a      	add	r3, pc, #168	; (adr r3, 80035e0 <SpiritRadioInit+0x3f0>)
 8003538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353c:	f7fd fae2 	bl	8000b04 <__aeabi_dcmpge>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <SpiritRadioInit+0x35a>
 8003546:	2300      	movs	r3, #0
 8003548:	461c      	mov	r4, r3
 800354a:	b2e3      	uxtb	r3, r4
 800354c:	4618      	mov	r0, r3
 800354e:	f000 f84f 	bl	80035f0 <SpiritRadioSetXtalFlag>
  }
  
  /* Sets the channel number in the corresponding register */
  SpiritSpiWriteRegisters(CHNUM_BASE, 1, &pxSRadioInitStruct->cChannelNumber);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	330c      	adds	r3, #12
 8003556:	461a      	mov	r2, r3
 8003558:	2101      	movs	r1, #1
 800355a:	206c      	movs	r0, #108	; 0x6c
 800355c:	f001 fe2e 	bl	80051bc <RadioSpiWriteRegisters>
  
  /* Configures the Analog Radio registers */
  SpiritSpiWriteRegisters(CHSPACE_BASE, 4, anaRadioRegArray);
 8003560:	f107 031c 	add.w	r3, r7, #28
 8003564:	461a      	mov	r2, r3
 8003566:	2104      	movs	r1, #4
 8003568:	200c      	movs	r0, #12
 800356a:	f001 fe27 	bl	80051bc <RadioSpiWriteRegisters>
  
  /* Configures the Digital Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(MOD1_BASE, 4, digRadioRegArray);
 800356e:	f107 0318 	add.w	r3, r7, #24
 8003572:	461a      	mov	r2, r3
 8003574:	2104      	movs	r1, #4
 8003576:	201a      	movs	r0, #26
 8003578:	f001 fe20 	bl	80051bc <RadioSpiWriteRegisters>
 800357c:	4602      	mov	r2, r0
 800357e:	4b1b      	ldr	r3, [pc, #108]	; (80035ec <SpiritRadioInit+0x3fc>)
 8003580:	b212      	sxth	r2, r2
 8003582:	4611      	mov	r1, r2
 8003584:	7019      	strb	r1, [r3, #0]
 8003586:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800358a:	705a      	strb	r2, [r3, #1]
  
  /* Enable the freeze option of the AFC on the SYNC word */
  SpiritRadioAFCFreezeOnSync(S_ENABLE);
 800358c:	2001      	movs	r0, #1
 800358e:	f000 ff1d 	bl	80043cc <SpiritRadioAFCFreezeOnSync>
  
  /* Set the IQC correction optimal value */
  anaRadioRegArray[0]=0x80;
 8003592:	2380      	movs	r3, #128	; 0x80
 8003594:	773b      	strb	r3, [r7, #28]
  anaRadioRegArray[1]=0xE3;
 8003596:	23e3      	movs	r3, #227	; 0xe3
 8003598:	777b      	strb	r3, [r7, #29]
  g_xStatus = SpiritSpiWriteRegisters(0x99, 2, anaRadioRegArray);
 800359a:	f107 031c 	add.w	r3, r7, #28
 800359e:	461a      	mov	r2, r3
 80035a0:	2102      	movs	r1, #2
 80035a2:	2099      	movs	r0, #153	; 0x99
 80035a4:	f001 fe0a 	bl	80051bc <RadioSpiWriteRegisters>
 80035a8:	4602      	mov	r2, r0
 80035aa:	4b10      	ldr	r3, [pc, #64]	; (80035ec <SpiritRadioInit+0x3fc>)
 80035ac:	b212      	sxth	r2, r2
 80035ae:	4611      	mov	r1, r2
 80035b0:	7019      	strb	r1, [r3, #0]
 80035b2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80035b6:	705a      	strb	r2, [r3, #1]
  
  anaRadioRegArray[0]=0x22;
 80035b8:	2322      	movs	r3, #34	; 0x22
 80035ba:	773b      	strb	r3, [r7, #28]
  SpiritSpiWriteRegisters(0xBC, 1, anaRadioRegArray);
 80035bc:	f107 031c 	add.w	r3, r7, #28
 80035c0:	461a      	mov	r2, r3
 80035c2:	2101      	movs	r1, #1
 80035c4:	20bc      	movs	r0, #188	; 0xbc
 80035c6:	f001 fdf9 	bl	80051bc <RadioSpiWriteRegisters>
  
  return SpiritRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f9ac 	bl	800392c <SpiritRadioSetFrequencyBase>
 80035d4:	4603      	mov	r3, r0
  
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3734      	adds	r7, #52	; 0x34
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd90      	pop	{r4, r7, pc}
 80035de:	bf00      	nop
 80035e0:	00000000 	.word	0x00000000
 80035e4:	4177d784 	.word	0x4177d784
 80035e8:	200004a8 	.word	0x200004a8
 80035ec:	200005d8 	.word	0x200005d8

080035f0 <SpiritRadioSetXtalFlag>:
*         @arg XTAL_FLAG_24_MHz:  in case of 24 MHz crystal
*         @arg XTAL_FLAG_26_MHz:  in case of 26 MHz crystal
* @retval None.
*/
void SpiritRadioSetXtalFlag(XtalFlag xXtal)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_XTAL_FLAG(xXtal));
  
  /* Reads the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 80035fe:	f107 030f 	add.w	r3, r7, #15
 8003602:	461a      	mov	r2, r3
 8003604:	2101      	movs	r1, #1
 8003606:	2001      	movs	r0, #1
 8003608:	f001 fe84 	bl	8005314 <RadioSpiReadRegisters>
 800360c:	4602      	mov	r2, r0
 800360e:	4b14      	ldr	r3, [pc, #80]	; (8003660 <SpiritRadioSetXtalFlag+0x70>)
 8003610:	b212      	sxth	r2, r2
 8003612:	4611      	mov	r1, r2
 8003614:	7019      	strb	r1, [r3, #0]
 8003616:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800361a:	705a      	strb	r2, [r3, #1]
  if(xXtal == XTAL_FLAG_26_MHz)
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d105      	bne.n	800362e <SpiritRadioSetXtalFlag+0x3e>
  {
    tempRegValue|=SELECT_24_26_MHZ_MASK;
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003628:	b2db      	uxtb	r3, r3
 800362a:	73fb      	strb	r3, [r7, #15]
 800362c:	e004      	b.n	8003638 <SpiritRadioSetXtalFlag+0x48>
  }
  else
  {
    tempRegValue &= (~SELECT_24_26_MHZ_MASK);
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003634:	b2db      	uxtb	r3, r3
 8003636:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the 24_26MHz_SELECT field in the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8003638:	f107 030f 	add.w	r3, r7, #15
 800363c:	461a      	mov	r2, r3
 800363e:	2101      	movs	r1, #1
 8003640:	2001      	movs	r0, #1
 8003642:	f001 fdbb 	bl	80051bc <RadioSpiWriteRegisters>
 8003646:	4602      	mov	r2, r0
 8003648:	4b05      	ldr	r3, [pc, #20]	; (8003660 <SpiritRadioSetXtalFlag+0x70>)
 800364a:	b212      	sxth	r2, r2
 800364c:	4611      	mov	r1, r2
 800364e:	7019      	strb	r1, [r3, #0]
 8003650:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003654:	705a      	strb	r2, [r3, #1]
  
}
 8003656:	bf00      	nop
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	200005d8 	.word	0x200005d8

08003664 <SpiritRadioSearchWCP>:
*         <li> Low Band: from 300 MHz to 348 MHz </li>
*         <li> Very low Band: from 150 MHz to 174 MHz </li> </ul>
* @retval uint8_t Charge pump word.
*/
uint8_t SpiritRadioSearchWCP(uint32_t lFc)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  int8_t i=0;
 800366c:	2300      	movs	r3, #0
 800366e:	73fb      	strb	r3, [r7, #15]
  uint32_t vcofreq=0;
 8003670:	2300      	movs	r3, #0
 8003672:	60bb      	str	r3, [r7, #8]
  uint8_t BFactor=0;
 8003674:	2300      	movs	r3, #0
 8003676:	73bb      	strb	r3, [r7, #14]
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND(lFc));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a3a      	ldr	r2, [pc, #232]	; (8003764 <SpiritRadioSearchWCP+0x100>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d906      	bls.n	800368e <SpiritRadioSearchWCP+0x2a>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a39      	ldr	r2, [pc, #228]	; (8003768 <SpiritRadioSearchWCP+0x104>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d802      	bhi.n	800368e <SpiritRadioSearchWCP+0x2a>
  {
    BFactor = HIGH_BAND_FACTOR;
 8003688:	2306      	movs	r3, #6
 800368a:	73bb      	strb	r3, [r7, #14]
 800368c:	e01f      	b.n	80036ce <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFc))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a36      	ldr	r2, [pc, #216]	; (800376c <SpiritRadioSearchWCP+0x108>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d906      	bls.n	80036a4 <SpiritRadioSearchWCP+0x40>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a35      	ldr	r2, [pc, #212]	; (8003770 <SpiritRadioSearchWCP+0x10c>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d802      	bhi.n	80036a4 <SpiritRadioSearchWCP+0x40>
  {
    BFactor = MIDDLE_BAND_FACTOR;
 800369e:	230c      	movs	r3, #12
 80036a0:	73bb      	strb	r3, [r7, #14]
 80036a2:	e014      	b.n	80036ce <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFc))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a33      	ldr	r2, [pc, #204]	; (8003774 <SpiritRadioSearchWCP+0x110>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d906      	bls.n	80036ba <SpiritRadioSearchWCP+0x56>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a32      	ldr	r2, [pc, #200]	; (8003778 <SpiritRadioSearchWCP+0x114>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d802      	bhi.n	80036ba <SpiritRadioSearchWCP+0x56>
  {
    BFactor = LOW_BAND_FACTOR;
 80036b4:	2310      	movs	r3, #16
 80036b6:	73bb      	strb	r3, [r7, #14]
 80036b8:	e009      	b.n	80036ce <SpiritRadioSearchWCP+0x6a>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFc))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a2f      	ldr	r2, [pc, #188]	; (800377c <SpiritRadioSearchWCP+0x118>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d905      	bls.n	80036ce <SpiritRadioSearchWCP+0x6a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a2e      	ldr	r2, [pc, #184]	; (8003780 <SpiritRadioSearchWCP+0x11c>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d801      	bhi.n	80036ce <SpiritRadioSearchWCP+0x6a>
  {
    BFactor = VERY_LOW_BAND_FACTOR;
 80036ca:	2320      	movs	r3, #32
 80036cc:	73bb      	strb	r3, [r7, #14]
  }
  
  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc/1000*BFactor;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a2c      	ldr	r2, [pc, #176]	; (8003784 <SpiritRadioSearchWCP+0x120>)
 80036d2:	fba2 2303 	umull	r2, r3, r2, r3
 80036d6:	099b      	lsrs	r3, r3, #6
 80036d8:	7bba      	ldrb	r2, [r7, #14]
 80036da:	fb02 f303 	mul.w	r3, r2, r3
 80036de:	60bb      	str	r3, [r7, #8]
  
  /* Search in the vco frequency array the charge pump word */
  if(vcofreq>=((uint32_t)s_vectnVCOFreq[15])*1000)
 80036e0:	f241 631f 	movw	r3, #5663	; 0x161f
 80036e4:	461a      	mov	r2, r3
 80036e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036ea:	fb03 f302 	mul.w	r3, r3, r2
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d302      	bcc.n	80036fa <SpiritRadioSearchWCP+0x96>
  {
    i=15;
 80036f4:	230f      	movs	r3, #15
 80036f6:	73fb      	strb	r3, [r7, #15]
 80036f8:	e023      	b.n	8003742 <SpiritRadioSearchWCP+0xde>
  }
  else
  {
    /* Search the value */
    for(i=0 ; i<15 && vcofreq>((uint32_t)s_vectnVCOFreq[i])*1000 ; i++);
 80036fa:	2300      	movs	r3, #0
 80036fc:	73fb      	strb	r3, [r7, #15]
 80036fe:	e005      	b.n	800370c <SpiritRadioSearchWCP+0xa8>
 8003700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	3301      	adds	r3, #1
 8003708:	b2db      	uxtb	r3, r3
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003710:	2b0e      	cmp	r3, #14
 8003712:	dc0c      	bgt.n	800372e <SpiritRadioSearchWCP+0xca>
 8003714:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003718:	4a1b      	ldr	r2, [pc, #108]	; (8003788 <SpiritRadioSearchWCP+0x124>)
 800371a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800371e:	461a      	mov	r2, r3
 8003720:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003724:	fb03 f302 	mul.w	r3, r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	429a      	cmp	r2, r3
 800372c:	d8e8      	bhi.n	8003700 <SpiritRadioSearchWCP+0x9c>
    
    /* Be sure that it is the best approssimation */
    if (i!=0)
 800372e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d005      	beq.n	8003742 <SpiritRadioSearchWCP+0xde>
      i--;
 8003736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b2db      	uxtb	r3, r3
 8003740:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return index */
  return (i%8);
 8003742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003746:	425a      	negs	r2, r3
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	f002 0207 	and.w	r2, r2, #7
 8003750:	bf58      	it	pl
 8003752:	4253      	negpl	r3, r2
 8003754:	b25b      	sxtb	r3, r3
 8003756:	b2db      	uxtb	r3, r3
  
}
 8003758:	4618      	mov	r0, r3
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	2e5f567f 	.word	0x2e5f567f
 8003768:	390c2fe0 	.word	0x390c2fe0
 800376c:	1701e47f 	.word	0x1701e47f
 8003770:	1c146a60 	.word	0x1c146a60
 8003774:	11d260bf 	.word	0x11d260bf
 8003778:	14ced7e0 	.word	0x14ced7e0
 800377c:	08e18f3f 	.word	0x08e18f3f
 8003780:	0a6fd060 	.word	0x0a6fd060
 8003784:	10624dd3 	.word	0x10624dd3
 8003788:	0800acd0 	.word	0x0800acd0

0800378c <SpiritRadioGetSynthWord>:
* @brief  Returns the synth word.
* @param  None.
* @retval uint32_t Synth word.
*/
uint32_t SpiritRadioGetSynthWord(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
  uint8_t regArray[4];
  
  /* Reads the SYNTH registers, build the synth word and return it */
  g_xStatus = SpiritSpiReadRegisters(SYNT3_BASE, 4, regArray);
 8003792:	1d3b      	adds	r3, r7, #4
 8003794:	461a      	mov	r2, r3
 8003796:	2104      	movs	r1, #4
 8003798:	2008      	movs	r0, #8
 800379a:	f001 fdbb 	bl	8005314 <RadioSpiReadRegisters>
 800379e:	4602      	mov	r2, r0
 80037a0:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <SpiritRadioGetSynthWord+0x48>)
 80037a2:	b212      	sxth	r2, r2
 80037a4:	4611      	mov	r1, r2
 80037a6:	7019      	strb	r1, [r3, #0]
 80037a8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80037ac:	705a      	strb	r2, [r3, #1]
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 80037ae:	793b      	ldrb	r3, [r7, #4]
 80037b0:	055b      	lsls	r3, r3, #21
 80037b2:	f003 7278 	and.w	r2, r3, #65011712	; 0x3e00000
 80037b6:	797b      	ldrb	r3, [r7, #5]
 80037b8:	035b      	lsls	r3, r3, #13
 80037ba:	441a      	add	r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 80037bc:	79bb      	ldrb	r3, [r7, #6]
 80037be:	015b      	lsls	r3, r3, #5
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 80037c0:	4413      	add	r3, r2
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 80037c2:	79fa      	ldrb	r2, [r7, #7]
 80037c4:	08d2      	lsrs	r2, r2, #3
 80037c6:	b2d2      	uxtb	r2, r2
 80037c8:	4413      	add	r3, r2
  
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	200005d8 	.word	0x200005d8

080037d8 <SpiritRadioGetBand>:
*         @arg  MIDDLE_BAND: Middle Band selected: from 387 MHz to 470 MHz
*         @arg  LOW_BAND:  Low Band selected: from 300 MHz to 348 MHz
*         @arg  VERY_LOW_BAND:  Very low Band selected: from 150 MHz to 174 MHz
*/
BandSelect SpiritRadioGetBand(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the SYNT0 register */
  g_xStatus = SpiritSpiReadRegisters(SYNT0_BASE, 1, &tempRegValue);
 80037de:	1dfb      	adds	r3, r7, #7
 80037e0:	461a      	mov	r2, r3
 80037e2:	2101      	movs	r1, #1
 80037e4:	200b      	movs	r0, #11
 80037e6:	f001 fd95 	bl	8005314 <RadioSpiReadRegisters>
 80037ea:	4602      	mov	r2, r0
 80037ec:	4b10      	ldr	r3, [pc, #64]	; (8003830 <SpiritRadioGetBand+0x58>)
 80037ee:	b212      	sxth	r2, r2
 80037f0:	4611      	mov	r1, r2
 80037f2:	7019      	strb	r1, [r3, #0]
 80037f4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80037f8:	705a      	strb	r2, [r3, #1]
  
  /* Mask the Band selected field */
  if((tempRegValue & 0x07) == SYNT0_BS_6)
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	2b01      	cmp	r3, #1
 8003802:	d101      	bne.n	8003808 <SpiritRadioGetBand+0x30>
  {
    return HIGH_BAND;
 8003804:	2300      	movs	r3, #0
 8003806:	e00e      	b.n	8003826 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_12)
 8003808:	79fb      	ldrb	r3, [r7, #7]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	2b03      	cmp	r3, #3
 8003810:	d101      	bne.n	8003816 <SpiritRadioGetBand+0x3e>
  {
    return MIDDLE_BAND;
 8003812:	2301      	movs	r3, #1
 8003814:	e007      	b.n	8003826 <SpiritRadioGetBand+0x4e>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_16)
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	2b04      	cmp	r3, #4
 800381e:	d101      	bne.n	8003824 <SpiritRadioGetBand+0x4c>
  {
    return LOW_BAND;
 8003820:	2302      	movs	r3, #2
 8003822:	e000      	b.n	8003826 <SpiritRadioGetBand+0x4e>
  }
  else
  {
    return VERY_LOW_BAND;
 8003824:	2303      	movs	r3, #3
  }
  
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	200005d8 	.word	0x200005d8

08003834 <SpiritRadioGetChannel>:
* @brief  Returns the actual channel number.
* @param  None.
* @retval uint8_t Actual channel number.
*/
uint8_t SpiritRadioGetChannel(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the CHNUM register and return the value */
  g_xStatus = SpiritSpiReadRegisters(CHNUM_BASE, 1, &tempRegValue);
 800383a:	1dfb      	adds	r3, r7, #7
 800383c:	461a      	mov	r2, r3
 800383e:	2101      	movs	r1, #1
 8003840:	206c      	movs	r0, #108	; 0x6c
 8003842:	f001 fd67 	bl	8005314 <RadioSpiReadRegisters>
 8003846:	4602      	mov	r2, r0
 8003848:	4b05      	ldr	r3, [pc, #20]	; (8003860 <SpiritRadioGetChannel+0x2c>)
 800384a:	b212      	sxth	r2, r2
 800384c:	4611      	mov	r1, r2
 800384e:	7019      	strb	r1, [r3, #0]
 8003850:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003854:	705a      	strb	r2, [r3, #1]
  
  return tempRegValue;
 8003856:	79fb      	ldrb	r3, [r7, #7]
  
}
 8003858:	4618      	mov	r0, r3
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	200005d8 	.word	0x200005d8

08003864 <SpiritRadioGetChannelSpace>:
* @param  None.
* @retval uint32_t Channel space. The channel space is: CS = channel_space_factor x XtalFrequency/2^15
*         where channel_space_factor is the CHSPACE register value.
*/
uint32_t SpiritRadioGetChannelSpace(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
  uint8_t channelSpaceFactor;
  
  /* Reads the CHSPACE register, calculate the channel space and return it */
  g_xStatus = SpiritSpiReadRegisters(CHSPACE_BASE, 1, &channelSpaceFactor);
 800386a:	1dfb      	adds	r3, r7, #7
 800386c:	461a      	mov	r2, r3
 800386e:	2101      	movs	r1, #1
 8003870:	200c      	movs	r0, #12
 8003872:	f001 fd4f 	bl	8005314 <RadioSpiReadRegisters>
 8003876:	4602      	mov	r2, r0
 8003878:	4b08      	ldr	r3, [pc, #32]	; (800389c <SpiritRadioGetChannelSpace+0x38>)
 800387a:	b212      	sxth	r2, r2
 800387c:	4611      	mov	r1, r2
 800387e:	7019      	strb	r1, [r3, #0]
 8003880:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003884:	705a      	strb	r2, [r3, #1]
  
  /* Compute the Hertz value and return it */
  return ((channelSpaceFactor*s_lXtalFrequency)/CHSPACE_DIVIDER);
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	461a      	mov	r2, r3
 800388a:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <SpiritRadioGetChannelSpace+0x3c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	fb03 f302 	mul.w	r3, r3, r2
 8003892:	0bdb      	lsrs	r3, r3, #15
  
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	200005d8 	.word	0x200005d8
 80038a0:	200004a8 	.word	0x200004a8

080038a4 <SpiritRadioGetFrequencyOffset>:
* @brief  Returns the actual frequency offset.
* @param  None.
* @retval int32_t Frequency offset expressed in Hz as signed word.
*/
int32_t SpiritRadioGetFrequencyOffset(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
  uint8_t tempArray[2];
  int16_t xtalOffsetFactor;
  
  /* Reads the FC_OFFSET registers */
  g_xStatus = SpiritSpiReadRegisters(FC_OFFSET1_BASE, 2, tempArray);
 80038aa:	1d3b      	adds	r3, r7, #4
 80038ac:	461a      	mov	r2, r3
 80038ae:	2102      	movs	r1, #2
 80038b0:	200e      	movs	r0, #14
 80038b2:	f001 fd2f 	bl	8005314 <RadioSpiReadRegisters>
 80038b6:	4602      	mov	r2, r0
 80038b8:	4b1a      	ldr	r3, [pc, #104]	; (8003924 <SpiritRadioGetFrequencyOffset+0x80>)
 80038ba:	b212      	sxth	r2, r2
 80038bc:	4611      	mov	r1, r2
 80038be:	7019      	strb	r1, [r3, #0]
 80038c0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80038c4:	705a      	strb	r2, [r3, #1]
  
  /* Calculates the Offset Factor */
  uint16_t xtalOffTemp = ((((uint16_t)tempArray[0])<<8)+((uint16_t)tempArray[1]));
 80038c6:	793b      	ldrb	r3, [r7, #4]
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	021b      	lsls	r3, r3, #8
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	797b      	ldrb	r3, [r7, #5]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	4413      	add	r3, r2
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	807b      	strh	r3, [r7, #2]
  
  if(xtalOffTemp & 0x0800)
 80038d8:	887b      	ldrh	r3, [r7, #2]
 80038da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d007      	beq.n	80038f2 <SpiritRadioGetFrequencyOffset+0x4e>
  {
    xtalOffTemp = xtalOffTemp | 0xF000;
 80038e2:	887b      	ldrh	r3, [r7, #2]
 80038e4:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80038e8:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	807b      	strh	r3, [r7, #2]
 80038f0:	e004      	b.n	80038fc <SpiritRadioGetFrequencyOffset+0x58>
  }
  else
  {
    xtalOffTemp = xtalOffTemp & 0x0FFF;
 80038f2:	887b      	ldrh	r3, [r7, #2]
 80038f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	807b      	strh	r3, [r7, #2]
  }
  
  xtalOffsetFactor = *((int16_t*)(&xtalOffTemp));
 80038fc:	1cbb      	adds	r3, r7, #2
 80038fe:	881b      	ldrh	r3, [r3, #0]
 8003900:	80fb      	strh	r3, [r7, #6]
  
  /* Calculates the frequency offset and return it */
  return ((int32_t)(xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER);
 8003902:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003906:	4a08      	ldr	r2, [pc, #32]	; (8003928 <SpiritRadioGetFrequencyOffset+0x84>)
 8003908:	6812      	ldr	r2, [r2, #0]
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	da03      	bge.n	800391a <SpiritRadioGetFrequencyOffset+0x76>
 8003912:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 8003916:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800391a:	149b      	asrs	r3, r3, #18
  
}
 800391c:	4618      	mov	r0, r3
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	200005d8 	.word	0x200005d8
 8003928:	200004a8 	.word	0x200004a8

0800392c <SpiritRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioSetFrequencyBase(uint32_t lFBase)
{
 800392c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003930:	b08a      	sub	sp, #40	; 0x28
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  uint32_t synthWord, Fc;
  uint8_t band=0, anaRadioRegArray[4], wcp;
 8003936:	2300      	movs	r3, #0
 8003938:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a79      	ldr	r2, [pc, #484]	; (8003b24 <SpiritRadioSetFrequencyBase+0x1f8>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d907      	bls.n	8003954 <SpiritRadioSetFrequencyBase+0x28>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a78      	ldr	r2, [pc, #480]	; (8003b28 <SpiritRadioSetFrequencyBase+0x1fc>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d803      	bhi.n	8003954 <SpiritRadioSetFrequencyBase+0x28>
  {
    band = HIGH_BAND;
 800394c:	2300      	movs	r3, #0
 800394e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003952:	e022      	b.n	800399a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a75      	ldr	r2, [pc, #468]	; (8003b2c <SpiritRadioSetFrequencyBase+0x200>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d907      	bls.n	800396c <SpiritRadioSetFrequencyBase+0x40>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a74      	ldr	r2, [pc, #464]	; (8003b30 <SpiritRadioSetFrequencyBase+0x204>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d803      	bhi.n	800396c <SpiritRadioSetFrequencyBase+0x40>
  {
    band = MIDDLE_BAND;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800396a:	e016      	b.n	800399a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a71      	ldr	r2, [pc, #452]	; (8003b34 <SpiritRadioSetFrequencyBase+0x208>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d907      	bls.n	8003984 <SpiritRadioSetFrequencyBase+0x58>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a70      	ldr	r2, [pc, #448]	; (8003b38 <SpiritRadioSetFrequencyBase+0x20c>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d803      	bhi.n	8003984 <SpiritRadioSetFrequencyBase+0x58>
  {
    band = LOW_BAND;
 800397c:	2302      	movs	r3, #2
 800397e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003982:	e00a      	b.n	800399a <SpiritRadioSetFrequencyBase+0x6e>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a6d      	ldr	r2, [pc, #436]	; (8003b3c <SpiritRadioSetFrequencyBase+0x210>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d906      	bls.n	800399a <SpiritRadioSetFrequencyBase+0x6e>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a6c      	ldr	r2, [pc, #432]	; (8003b40 <SpiritRadioSetFrequencyBase+0x214>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d802      	bhi.n	800399a <SpiritRadioSetFrequencyBase+0x6e>
  {
    band = VERY_LOW_BAND;
 8003994:	2303      	movs	r3, #3
 8003996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 800399a:	f7ff ff83 	bl	80038a4 <SpiritRadioGetFrequencyOffset>
 800399e:	6238      	str	r0, [r7, #32]
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 80039a0:	f7ff ff60 	bl	8003864 <SpiritRadioGetChannelSpace>
 80039a4:	61f8      	str	r0, [r7, #28]
  uint8_t cChannelNum = SpiritRadioGetChannel();
 80039a6:	f7ff ff45 	bl	8003834 <SpiritRadioGetChannel>
 80039aa:	4603      	mov	r3, r0
 80039ac:	76fb      	strb	r3, [r7, #27]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 80039ae:	6a3a      	ldr	r2, [r7, #32]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	441a      	add	r2, r3
 80039b4:	7efb      	ldrb	r3, [r7, #27]
 80039b6:	69f9      	ldr	r1, [r7, #28]
 80039b8:	fb01 f303 	mul.w	r3, r1, r3
 80039bc:	4413      	add	r3, r2
 80039be:	617b      	str	r3, [r7, #20]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 80039c0:	f000 fdc6 	bl	8004550 <SpiritRadioGetRefDiv>
 80039c4:	4603      	mov	r3, r0
 80039c6:	3301      	adds	r3, #1
 80039c8:	74fb      	strb	r3, [r7, #19]
  
  /* Selects the VCO */
  switch(band)
 80039ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039ce:	2b03      	cmp	r3, #3
 80039d0:	d839      	bhi.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
 80039d2:	a201      	add	r2, pc, #4	; (adr r2, 80039d8 <SpiritRadioSetFrequencyBase+0xac>)
 80039d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d8:	08003a31 	.word	0x08003a31
 80039dc:	08003a19 	.word	0x08003a19
 80039e0:	08003a01 	.word	0x08003a01
 80039e4:	080039e9 	.word	0x080039e9
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	4a56      	ldr	r2, [pc, #344]	; (8003b44 <SpiritRadioSetFrequencyBase+0x218>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d803      	bhi.n	80039f8 <SpiritRadioSetFrequencyBase+0xcc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 80039f0:	2000      	movs	r0, #0
 80039f2:	f7fe fcfd 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 80039f6:	e026      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 80039f8:	2001      	movs	r0, #1
 80039fa:	f7fe fcf9 	bl	80023f0 <SpiritCalibrationSelectVco>
    break;
 80039fe:	e022      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
    
  case LOW_BAND:
    if(Fc<322562500)
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	4a51      	ldr	r2, [pc, #324]	; (8003b48 <SpiritRadioSetFrequencyBase+0x21c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d803      	bhi.n	8003a10 <SpiritRadioSetFrequencyBase+0xe4>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8003a08:	2000      	movs	r0, #0
 8003a0a:	f7fe fcf1 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8003a0e:	e01a      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 8003a10:	2001      	movs	r0, #1
 8003a12:	f7fe fced 	bl	80023f0 <SpiritCalibrationSelectVco>
    break;
 8003a16:	e016      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	4a4c      	ldr	r2, [pc, #304]	; (8003b4c <SpiritRadioSetFrequencyBase+0x220>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d803      	bhi.n	8003a28 <SpiritRadioSetFrequencyBase+0xfc>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8003a20:	2000      	movs	r0, #0
 8003a22:	f7fe fce5 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8003a26:	e00e      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
      SpiritCalibrationSelectVco(VCO_H);
 8003a28:	2001      	movs	r0, #1
 8003a2a:	f7fe fce1 	bl	80023f0 <SpiritCalibrationSelectVco>
    break;
 8003a2e:	e00a      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
    
  case HIGH_BAND:
    if(Fc<860166667)
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	4a47      	ldr	r2, [pc, #284]	; (8003b50 <SpiritRadioSetFrequencyBase+0x224>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d803      	bhi.n	8003a40 <SpiritRadioSetFrequencyBase+0x114>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8003a38:	2000      	movs	r0, #0
 8003a3a:	f7fe fcd9 	bl	80023f0 <SpiritCalibrationSelectVco>
 8003a3e:	e002      	b.n	8003a46 <SpiritRadioSetFrequencyBase+0x11a>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8003a40:	2001      	movs	r0, #1
 8003a42:	f7fe fcd5 	bl	80023f0 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8003a46:	6978      	ldr	r0, [r7, #20]
 8003a48:	f7ff fe0c 	bl	8003664 <SpiritRadioSearchWCP>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	74bb      	strb	r3, [r7, #18]
  
  synthWord = (uint32_t)(lFBase*s_vectcBHalfFactor[band]*(((double)(FBASE_DIVIDER*cRefDiv))/s_lXtalFrequency));
 8003a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a54:	4a3f      	ldr	r2, [pc, #252]	; (8003b54 <SpiritRadioSetFrequencyBase+0x228>)
 8003a56:	5cd3      	ldrb	r3, [r2, r3]
 8003a58:	461a      	mov	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	fb03 f302 	mul.w	r3, r3, r2
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fc fd4f 	bl	8000504 <__aeabi_ui2d>
 8003a66:	4604      	mov	r4, r0
 8003a68:	460d      	mov	r5, r1
 8003a6a:	7cfb      	ldrb	r3, [r7, #19]
 8003a6c:	049b      	lsls	r3, r3, #18
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fc fd58 	bl	8000524 <__aeabi_i2d>
 8003a74:	4680      	mov	r8, r0
 8003a76:	4689      	mov	r9, r1
 8003a78:	4b37      	ldr	r3, [pc, #220]	; (8003b58 <SpiritRadioSetFrequencyBase+0x22c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fc fd41 	bl	8000504 <__aeabi_ui2d>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4640      	mov	r0, r8
 8003a88:	4649      	mov	r1, r9
 8003a8a:	f7fc fedf 	bl	800084c <__aeabi_ddiv>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
 8003a92:	4620      	mov	r0, r4
 8003a94:	4629      	mov	r1, r5
 8003a96:	f7fc fdaf 	bl	80005f8 <__aeabi_dmul>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	f7fd f843 	bl	8000b2c <__aeabi_d2uiz>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	60fb      	str	r3, [r7, #12]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	0d5b      	lsrs	r3, r3, #21
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	f003 031f 	and.w	r3, r3, #31
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	7cbb      	ldrb	r3, [r7, #18]
 8003ab8:	015b      	lsls	r3, r3, #5
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	4313      	orrs	r3, r2
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	723b      	strb	r3, [r7, #8]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	0b5b      	lsrs	r3, r3, #13
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	727b      	strb	r3, [r7, #9]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	095b      	lsrs	r3, r3, #5
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	72bb      	strb	r3, [r7, #10]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ade:	491f      	ldr	r1, [pc, #124]	; (8003b5c <SpiritRadioSetFrequencyBase+0x230>)
 8003ae0:	5ccb      	ldrb	r3, [r1, r3]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	72fb      	strb	r3, [r7, #11]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 8003ae8:	f107 0308 	add.w	r3, r7, #8
 8003aec:	461a      	mov	r2, r3
 8003aee:	2104      	movs	r1, #4
 8003af0:	2008      	movs	r0, #8
 8003af2:	f001 fb63 	bl	80051bc <RadioSpiWriteRegisters>
 8003af6:	4602      	mov	r2, r0
 8003af8:	4b19      	ldr	r3, [pc, #100]	; (8003b60 <SpiritRadioSetFrequencyBase+0x234>)
 8003afa:	b212      	sxth	r2, r2
 8003afc:	4611      	mov	r1, r2
 8003afe:	7019      	strb	r1, [r3, #0]
 8003b00:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003b04:	705a      	strb	r2, [r3, #1]
  
  if(xDoVcoCalibrationWA==S_ENABLE)
 8003b06:	4b17      	ldr	r3, [pc, #92]	; (8003b64 <SpiritRadioSetFrequencyBase+0x238>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d103      	bne.n	8003b16 <SpiritRadioSetFrequencyBase+0x1ea>
    return SpiritManagementWaVcoCalibration();
 8003b0e:	f7fe ff97 	bl	8002a40 <SpiritManagementWaVcoCalibration>
 8003b12:	4603      	mov	r3, r0
 8003b14:	e000      	b.n	8003b18 <SpiritRadioSetFrequencyBase+0x1ec>
  
  return 0;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3728      	adds	r7, #40	; 0x28
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003b22:	bf00      	nop
 8003b24:	2e5f567f 	.word	0x2e5f567f
 8003b28:	390c2fe0 	.word	0x390c2fe0
 8003b2c:	1701e47f 	.word	0x1701e47f
 8003b30:	1c146a60 	.word	0x1c146a60
 8003b34:	11d260bf 	.word	0x11d260bf
 8003b38:	14ced7e0 	.word	0x14ced7e0
 8003b3c:	08e18f3f 	.word	0x08e18f3f
 8003b40:	0a6fd060 	.word	0x0a6fd060
 8003b44:	099cf4e1 	.word	0x099cf4e1
 8003b48:	1339e9c3 	.word	0x1339e9c3
 8003b4c:	19a28d05 	.word	0x19a28d05
 8003b50:	33451a0a 	.word	0x33451a0a
 8003b54:	0800ac14 	.word	0x0800ac14
 8003b58:	200004a8 	.word	0x200004a8
 8003b5c:	0800ac18 	.word	0x0800ac18
 8003b60:	200005d8 	.word	0x200005d8
 8003b64:	2000013d 	.word	0x2000013d

08003b68 <SpiritRadioGetFrequencyBase>:
* @brief  Returns the base carrier frequency.
* @param  None.
* @retval uint32_t Base carrier frequency expressed in Hz as unsigned word.
*/
uint32_t SpiritRadioGetFrequencyBase(void)
{
 8003b68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b6c:	b082      	sub	sp, #8
 8003b6e:	af00      	add	r7, sp, #0
  uint32_t synthWord;
  BandSelect band;
  
  /* Reads the synth word */
  synthWord = SpiritRadioGetSynthWord();
 8003b70:	f7ff fe0c 	bl	800378c <SpiritRadioGetSynthWord>
 8003b74:	6078      	str	r0, [r7, #4]
  
  /* Reads the operating band */
  band = SpiritRadioGetBand();
 8003b76:	f7ff fe2f 	bl	80037d8 <SpiritRadioGetBand>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	70fb      	strb	r3, [r7, #3]
  
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv() + 1;
 8003b7e:	f000 fce7 	bl	8004550 <SpiritRadioGetRefDiv>
 8003b82:	4603      	mov	r3, r0
 8003b84:	3301      	adds	r3, #1
 8003b86:	70bb      	strb	r3, [r7, #2]
  
  /* Calculates the frequency base and return it */
  return (uint32_t)round(synthWord*(((double)s_lXtalFrequency)/(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band])));
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7fc fcbb 	bl	8000504 <__aeabi_ui2d>
 8003b8e:	4604      	mov	r4, r0
 8003b90:	460d      	mov	r5, r1
 8003b92:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <SpiritRadioGetFrequencyBase+0x90>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7fc fcb4 	bl	8000504 <__aeabi_ui2d>
 8003b9c:	4680      	mov	r8, r0
 8003b9e:	4689      	mov	r9, r1
 8003ba0:	78bb      	ldrb	r3, [r7, #2]
 8003ba2:	049b      	lsls	r3, r3, #18
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	4915      	ldr	r1, [pc, #84]	; (8003bfc <SpiritRadioGetFrequencyBase+0x94>)
 8003ba8:	5c8a      	ldrb	r2, [r1, r2]
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fc fcb8 	bl	8000524 <__aeabi_i2d>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4640      	mov	r0, r8
 8003bba:	4649      	mov	r1, r9
 8003bbc:	f7fc fe46 	bl	800084c <__aeabi_ddiv>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	4620      	mov	r0, r4
 8003bc6:	4629      	mov	r1, r5
 8003bc8:	f7fc fd16 	bl	80005f8 <__aeabi_dmul>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	460c      	mov	r4, r1
 8003bd0:	ec44 3b17 	vmov	d7, r3, r4
 8003bd4:	eeb0 0a47 	vmov.f32	s0, s14
 8003bd8:	eef0 0a67 	vmov.f32	s1, s15
 8003bdc:	f006 fdd6 	bl	800a78c <round>
 8003be0:	ec54 3b10 	vmov	r3, r4, d0
 8003be4:	4618      	mov	r0, r3
 8003be6:	4621      	mov	r1, r4
 8003be8:	f7fc ffa0 	bl	8000b2c <__aeabi_d2uiz>
 8003bec:	4603      	mov	r3, r0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003bf8:	200004a8 	.word	0x200004a8
 8003bfc:	0800ac14 	.word	0x0800ac14

08003c00 <SpiritRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchDatarateME(uint32_t lDatarate, uint8_t* pcM, uint8_t* pcE)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
  volatile SpiritBool find = S_FALSE;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	763b      	strb	r3, [r7, #24]
  int8_t i=15;
 8003c10:	230f      	movs	r3, #15
 8003c12:	77fb      	strb	r3, [r7, #31]
  uint8_t cMantissaTmp;
  uint8_t cDivider = 0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	76bb      	strb	r3, [r7, #26]
  
  /* Check the parameters */
  s_assert_param(IS_DATARATE(lDatarate));
  
  cDivider = (uint8_t)SpiritRadioGetDigDiv();
 8003c18:	f000 fcec 	bl	80045f4 <SpiritRadioGetDigDiv>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	76bb      	strb	r3, [r7, #26]
  
  /* Search in the datarate array the exponent value */
  while(!find && i>=0)
 8003c20:	e015      	b.n	8003c4e <SpiritRadioSearchDatarateME+0x4e>
  {
    if(lDatarate>=(s_lXtalFrequency>>(20-i+cDivider)))
 8003c22:	4b50      	ldr	r3, [pc, #320]	; (8003d64 <SpiritRadioSearchDatarateME+0x164>)
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003c2a:	f1c3 0114 	rsb	r1, r3, #20
 8003c2e:	7ebb      	ldrb	r3, [r7, #26]
 8003c30:	440b      	add	r3, r1
 8003c32:	fa22 f303 	lsr.w	r3, r2, r3
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d302      	bcc.n	8003c42 <SpiritRadioSearchDatarateME+0x42>
    {
      find = S_TRUE;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	763b      	strb	r3, [r7, #24]
 8003c40:	e005      	b.n	8003c4e <SpiritRadioSearchDatarateME+0x4e>
    }
    else
    {
      i--;
 8003c42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	77fb      	strb	r3, [r7, #31]
  while(!find && i>=0)
 8003c4e:	7e3b      	ldrb	r3, [r7, #24]
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d103      	bne.n	8003c5e <SpiritRadioSearchDatarateME+0x5e>
 8003c56:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	dae1      	bge.n	8003c22 <SpiritRadioSearchDatarateME+0x22>
    }
  }
  i<0 ? i=0 : i;
 8003c5e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	da01      	bge.n	8003c6a <SpiritRadioSearchDatarateME+0x6a>
 8003c66:	2300      	movs	r3, #0
 8003c68:	77fb      	strb	r3, [r7, #31]
  *pcE = i;
 8003c6a:	7ffa      	ldrb	r2, [r7, #31]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the mantissa value according to the datarate formula */
  cMantissaTmp = (lDatarate*((uint32_t)1<<(23-i)))/(s_lXtalFrequency>>(5+cDivider))-256;
 8003c70:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003c74:	f1c3 0317 	rsb	r3, r3, #23
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	409a      	lsls	r2, r3
 8003c7c:	4b39      	ldr	r3, [pc, #228]	; (8003d64 <SpiritRadioSearchDatarateME+0x164>)
 8003c7e:	6819      	ldr	r1, [r3, #0]
 8003c80:	7ebb      	ldrb	r3, [r7, #26]
 8003c82:	3305      	adds	r3, #5
 8003c84:	fa21 f303 	lsr.w	r3, r1, r3
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	767b      	strb	r3, [r7, #25]
  
  /* Finds the mantissa value with less approximation */
  int16_t mantissaCalculation[3];
  for(uint8_t j=0;j<3;j++)
 8003c8e:	2300      	movs	r3, #0
 8003c90:	77bb      	strb	r3, [r7, #30]
 8003c92:	e033      	b.n	8003cfc <SpiritRadioSearchDatarateME+0xfc>
  {
    if((cMantissaTmp+j-1))
 8003c94:	7e7a      	ldrb	r2, [r7, #25]
 8003c96:	7fbb      	ldrb	r3, [r7, #30]
 8003c98:	4413      	add	r3, r2
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d022      	beq.n	8003ce4 <SpiritRadioSearchDatarateME+0xe4>
    {
      mantissaCalculation[j]=lDatarate-(((256+cMantissaTmp+j-1)*(s_lXtalFrequency>>(5+cDivider)))>>(23-i));
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	7e7b      	ldrb	r3, [r7, #25]
 8003ca4:	f503 7180 	add.w	r1, r3, #256	; 0x100
 8003ca8:	7fbb      	ldrb	r3, [r7, #30]
 8003caa:	440b      	add	r3, r1
 8003cac:	3b01      	subs	r3, #1
 8003cae:	4618      	mov	r0, r3
 8003cb0:	4b2c      	ldr	r3, [pc, #176]	; (8003d64 <SpiritRadioSearchDatarateME+0x164>)
 8003cb2:	6819      	ldr	r1, [r3, #0]
 8003cb4:	7ebb      	ldrb	r3, [r7, #26]
 8003cb6:	3305      	adds	r3, #5
 8003cb8:	fa21 f303 	lsr.w	r3, r1, r3
 8003cbc:	fb03 f100 	mul.w	r1, r3, r0
 8003cc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003cc4:	f1c3 0317 	rsb	r3, r3, #23
 8003cc8:	fa21 f303 	lsr.w	r3, r1, r3
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	7fbb      	ldrb	r3, [r7, #30]
 8003cd4:	b212      	sxth	r2, r2
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	f107 0120 	add.w	r1, r7, #32
 8003cdc:	440b      	add	r3, r1
 8003cde:	f823 2c10 	strh.w	r2, [r3, #-16]
 8003ce2:	e008      	b.n	8003cf6 <SpiritRadioSearchDatarateME+0xf6>
    }
    else
    {
      mantissaCalculation[j]=0x7FFF;
 8003ce4:	7fbb      	ldrb	r3, [r7, #30]
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	f107 0220 	add.w	r2, r7, #32
 8003cec:	4413      	add	r3, r2
 8003cee:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003cf2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(uint8_t j=0;j<3;j++)
 8003cf6:	7fbb      	ldrb	r3, [r7, #30]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	77bb      	strb	r3, [r7, #30]
 8003cfc:	7fbb      	ldrb	r3, [r7, #30]
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d9c8      	bls.n	8003c94 <SpiritRadioSearchDatarateME+0x94>
    }
  }
  uint16_t mantissaCalculationDelta = 0xFFFF;
 8003d02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d06:	83bb      	strh	r3, [r7, #28]
  for(uint8_t j=0;j<3;j++)
 8003d08:	2300      	movs	r3, #0
 8003d0a:	76fb      	strb	r3, [r7, #27]
 8003d0c:	e023      	b.n	8003d56 <SpiritRadioSearchDatarateME+0x156>
  {
    if(S_ABS(mantissaCalculation[j])<mantissaCalculationDelta)
 8003d0e:	7efb      	ldrb	r3, [r7, #27]
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	f107 0220 	add.w	r2, r7, #32
 8003d16:	4413      	add	r3, r2
 8003d18:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003d1c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003d20:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003d24:	8bbb      	ldrh	r3, [r7, #28]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	da12      	bge.n	8003d50 <SpiritRadioSearchDatarateME+0x150>
    {
      mantissaCalculationDelta = S_ABS(mantissaCalculation[j]);
 8003d2a:	7efb      	ldrb	r3, [r7, #27]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	f107 0220 	add.w	r2, r7, #32
 8003d32:	4413      	add	r3, r2
 8003d34:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	bfb8      	it	lt
 8003d3c:	425b      	neglt	r3, r3
 8003d3e:	83bb      	strh	r3, [r7, #28]
      *pcM = cMantissaTmp+j-1;
 8003d40:	7e7a      	ldrb	r2, [r7, #25]
 8003d42:	7efb      	ldrb	r3, [r7, #27]
 8003d44:	4413      	add	r3, r2
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	701a      	strb	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8003d50:	7efb      	ldrb	r3, [r7, #27]
 8003d52:	3301      	adds	r3, #1
 8003d54:	76fb      	strb	r3, [r7, #27]
 8003d56:	7efb      	ldrb	r3, [r7, #27]
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d9d8      	bls.n	8003d0e <SpiritRadioSearchDatarateME+0x10e>
    }
  }
  
}
 8003d5c:	bf00      	nop
 8003d5e:	3720      	adds	r7, #32
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	200004a8 	.word	0x200004a8

08003d68 <SpiritRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08a      	sub	sp, #40	; 0x28
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
  int8_t i, i_tmp;
  uint8_t cDivider = 1;
 8003d74:	2301      	movs	r3, #1
 8003d76:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
    /* Search in the channel filter bandwidth table the exponent value */
  if(SpiritRadioGetDigDiv())
 8003d7a:	f000 fc3b 	bl	80045f4 <SpiritRadioGetDigDiv>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d003      	beq.n	8003d8c <SpiritRadioSearchChannelBwME+0x24>
  {
    cDivider = 2;
 8003d84:	2302      	movs	r3, #2
 8003d86:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003d8a:	e002      	b.n	8003d92 <SpiritRadioSearchChannelBwME+0x2a>
  }
  else
  {
    cDivider = 1;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  }
    
  s_assert_param(IS_CH_BW(lBandwidth,s_lXtalFrequency/cDivider));
  
  uint32_t lChfltFactor = (s_lXtalFrequency/cDivider)/100;
 8003d92:	4b66      	ldr	r3, [pc, #408]	; (8003f2c <SpiritRadioSearchChannelBwME+0x1c4>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9e:	4a64      	ldr	r2, [pc, #400]	; (8003f30 <SpiritRadioSearchChannelBwME+0x1c8>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
 8003da4:	095b      	lsrs	r3, r3, #5
 8003da6:	61fb      	str	r3, [r7, #28]
  
  for(i=0;i<90 && (lBandwidth<(uint32_t)((s_vectnBandwidth26M[i]*lChfltFactor)/2600));i++);
 8003da8:	2300      	movs	r3, #0
 8003daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003dae:	e006      	b.n	8003dbe <SpiritRadioSearchChannelBwME+0x56>
 8003db0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	3301      	adds	r3, #1
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003dbe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003dc2:	2b59      	cmp	r3, #89	; 0x59
 8003dc4:	dc0f      	bgt.n	8003de6 <SpiritRadioSearchChannelBwME+0x7e>
 8003dc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003dca:	4a5a      	ldr	r2, [pc, #360]	; (8003f34 <SpiritRadioSearchChannelBwME+0x1cc>)
 8003dcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	fb03 f302 	mul.w	r3, r3, r2
 8003dd8:	4a57      	ldr	r2, [pc, #348]	; (8003f38 <SpiritRadioSearchChannelBwME+0x1d0>)
 8003dda:	fba2 2303 	umull	r2, r3, r2, r3
 8003dde:	0adb      	lsrs	r3, r3, #11
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d3e4      	bcc.n	8003db0 <SpiritRadioSearchChannelBwME+0x48>
  
  if(i!=0)
 8003de6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d07d      	beq.n	8003eea <SpiritRadioSearchChannelBwME+0x182>
  {
    /* Finds the mantissa value with less approximation */
    i_tmp=i;
 8003dee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003df2:	76fb      	strb	r3, [r7, #27]
    int16_t chfltCalculation[3];
    for(uint8_t j=0;j<3;j++) 
 8003df4:	2300      	movs	r3, #0
 8003df6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003dfa:	e03e      	b.n	8003e7a <SpiritRadioSearchChannelBwME+0x112>
    {
      if(((i_tmp+j-1)>=0) || ((i_tmp+j-1)<=89))
 8003dfc:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8003e00:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e04:	4413      	add	r3, r2
 8003e06:	3b01      	subs	r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	da07      	bge.n	8003e1c <SpiritRadioSearchChannelBwME+0xb4>
 8003e0c:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8003e10:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e14:	4413      	add	r3, r2
 8003e16:	3b01      	subs	r3, #1
 8003e18:	2b59      	cmp	r3, #89	; 0x59
 8003e1a:	dc1f      	bgt.n	8003e5c <SpiritRadioSearchChannelBwME+0xf4>
      {
        chfltCalculation[j] = lBandwidth - (uint32_t)((s_vectnBandwidth26M[i_tmp+j-1]*lChfltFactor)/2600);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	f997 101b 	ldrsb.w	r1, [r7, #27]
 8003e24:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e28:	440b      	add	r3, r1
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	4941      	ldr	r1, [pc, #260]	; (8003f34 <SpiritRadioSearchChannelBwME+0x1cc>)
 8003e2e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003e32:	4619      	mov	r1, r3
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	fb03 f301 	mul.w	r3, r3, r1
 8003e3a:	493f      	ldr	r1, [pc, #252]	; (8003f38 <SpiritRadioSearchChannelBwME+0x1d0>)
 8003e3c:	fba1 1303 	umull	r1, r3, r1, r3
 8003e40:	0adb      	lsrs	r3, r3, #11
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e4c:	b212      	sxth	r2, r2
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003e54:	440b      	add	r3, r1
 8003e56:	f823 2c14 	strh.w	r2, [r3, #-20]
 8003e5a:	e009      	b.n	8003e70 <SpiritRadioSearchChannelBwME+0x108>
      }
      else
      {
        chfltCalculation[j] = 0x7FFF;
 8003e5c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003e66:	4413      	add	r3, r2
 8003e68:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003e6c:	f823 2c14 	strh.w	r2, [r3, #-20]
    for(uint8_t j=0;j<3;j++) 
 8003e70:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e74:	3301      	adds	r3, #1
 8003e76:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003e7a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d9bc      	bls.n	8003dfc <SpiritRadioSearchChannelBwME+0x94>
      }
    }
    uint16_t chfltDelta = 0xFFFF;
 8003e82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e86:	847b      	strh	r3, [r7, #34]	; 0x22
    
    for(uint8_t j=0;j<3;j++)
 8003e88:	2300      	movs	r3, #0
 8003e8a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003e8e:	e028      	b.n	8003ee2 <SpiritRadioSearchChannelBwME+0x17a>
    {
      if(S_ABS(chfltCalculation[j])<chfltDelta)
 8003e90:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003ea0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003ea4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003ea8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	da14      	bge.n	8003ed8 <SpiritRadioSearchChannelBwME+0x170>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
 8003eae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003eb8:	4413      	add	r3, r2
 8003eba:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	bfb8      	it	lt
 8003ec2:	425b      	neglt	r3, r3
 8003ec4:	847b      	strh	r3, [r7, #34]	; 0x22
        i=i_tmp+j-1;
 8003ec6:	7efa      	ldrb	r2, [r7, #27]
 8003ec8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003ecc:	4413      	add	r3, r2
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(uint8_t j=0;j<3;j++)
 8003ed8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003edc:	3301      	adds	r3, #1
 8003ede:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8003ee2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d9d2      	bls.n	8003e90 <SpiritRadioSearchChannelBwME+0x128>
      }    
    }
  }
  (*pcE) = (uint8_t)(i/9);
 8003eea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003eee:	4a13      	ldr	r2, [pc, #76]	; (8003f3c <SpiritRadioSearchChannelBwME+0x1d4>)
 8003ef0:	fb82 1203 	smull	r1, r2, r2, r3
 8003ef4:	1052      	asrs	r2, r2, #1
 8003ef6:	17db      	asrs	r3, r3, #31
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	b25b      	sxtb	r3, r3
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 8003f02:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 8003f06:	4b0d      	ldr	r3, [pc, #52]	; (8003f3c <SpiritRadioSearchChannelBwME+0x1d4>)
 8003f08:	fb83 1302 	smull	r1, r3, r3, r2
 8003f0c:	1059      	asrs	r1, r3, #1
 8003f0e:	17d3      	asrs	r3, r2, #31
 8003f10:	1ac9      	subs	r1, r1, r3
 8003f12:	460b      	mov	r3, r1
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	440b      	add	r3, r1
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	b25b      	sxtb	r3, r3
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	701a      	strb	r2, [r3, #0]
  
}
 8003f22:	bf00      	nop
 8003f24:	3728      	adds	r7, #40	; 0x28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	200004a8 	.word	0x200004a8
 8003f30:	51eb851f 	.word	0x51eb851f
 8003f34:	0800ac1c 	.word	0x0800ac1c
 8003f38:	c9a633fd 	.word	0xc9a633fd
 8003f3c:	38e38e39 	.word	0x38e38e39

08003f40 <SpiritRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8003f40:	b5b0      	push	{r4, r5, r7, lr}
 8003f42:	b08a      	sub	sp, #40	; 0x28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
  uint8_t i;
  uint32_t a,bp,b=0;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	61fb      	str	r3, [r7, #28]
  float xtalDivtmp=(float)s_lXtalFrequency/(((uint32_t)1)<<18);
 8003f50:	4b53      	ldr	r3, [pc, #332]	; (80040a0 <SpiritRadioSearchFreqDevME+0x160>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	ee07 3a90 	vmov	s15, r3
 8003f58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f5c:	eddf 6a51 	vldr	s13, [pc, #324]	; 80040a4 <SpiritRadioSearchFreqDevME+0x164>
 8003f60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f64:	edc7 7a06 	vstr	s15, [r7, #24]
  
  /* Check the parameters */
  s_assert_param(IS_F_DEV(lFDev,s_lXtalFrequency));
  
  for(i=0;i<10;i++)
 8003f68:	2300      	movs	r3, #0
 8003f6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003f6e:	e028      	b.n	8003fc2 <SpiritRadioSearchFreqDevME+0x82>
  {
    a=(uint32_t)(xtalDivtmp*(uint32_t)(7.5*(1<<i)));
 8003f70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f74:	2201      	movs	r2, #1
 8003f76:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7fc fad2 	bl	8000524 <__aeabi_i2d>
 8003f80:	f04f 0200 	mov.w	r2, #0
 8003f84:	4b48      	ldr	r3, [pc, #288]	; (80040a8 <SpiritRadioSearchFreqDevME+0x168>)
 8003f86:	f7fc fb37 	bl	80005f8 <__aeabi_dmul>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	460c      	mov	r4, r1
 8003f8e:	4618      	mov	r0, r3
 8003f90:	4621      	mov	r1, r4
 8003f92:	f7fc fdcb 	bl	8000b2c <__aeabi_d2uiz>
 8003f96:	ee07 0a90 	vmov	s15, r0
 8003f9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003faa:	ee17 3a90 	vmov	r3, s15
 8003fae:	617b      	str	r3, [r7, #20]
    if(lFDev<a)
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d309      	bcc.n	8003fcc <SpiritRadioSearchFreqDevME+0x8c>
  for(i=0;i<10;i++)
 8003fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fc6:	2b09      	cmp	r3, #9
 8003fc8:	d9d2      	bls.n	8003f70 <SpiritRadioSearchFreqDevME+0x30>
 8003fca:	e000      	b.n	8003fce <SpiritRadioSearchFreqDevME+0x8e>
      break;
 8003fcc:	bf00      	nop
  }
  (*pcE) = i;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003fd4:	701a      	strb	r2, [r3, #0]
  
  for(i=0;i<8;i++)
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003fdc:	e043      	b.n	8004066 <SpiritRadioSearchFreqDevME+0x126>
  {
    bp=b;
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	623b      	str	r3, [r7, #32]
    b=(uint32_t)(xtalDivtmp*(uint32_t)((8.0+i)/2*(1<<(*pcE))));
 8003fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fc fa9c 	bl	8000524 <__aeabi_i2d>
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	4b2e      	ldr	r3, [pc, #184]	; (80040ac <SpiritRadioSearchFreqDevME+0x16c>)
 8003ff2:	f7fc f94b 	bl	800028c <__adddf3>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	460c      	mov	r4, r1
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004006:	f7fc fc21 	bl	800084c <__aeabi_ddiv>
 800400a:	4603      	mov	r3, r0
 800400c:	460c      	mov	r4, r1
 800400e:	4625      	mov	r5, r4
 8004010:	461c      	mov	r4, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	461a      	mov	r2, r3
 8004018:	2301      	movs	r3, #1
 800401a:	4093      	lsls	r3, r2
 800401c:	4618      	mov	r0, r3
 800401e:	f7fc fa81 	bl	8000524 <__aeabi_i2d>
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	4620      	mov	r0, r4
 8004028:	4629      	mov	r1, r5
 800402a:	f7fc fae5 	bl	80005f8 <__aeabi_dmul>
 800402e:	4603      	mov	r3, r0
 8004030:	460c      	mov	r4, r1
 8004032:	4618      	mov	r0, r3
 8004034:	4621      	mov	r1, r4
 8004036:	f7fc fd79 	bl	8000b2c <__aeabi_d2uiz>
 800403a:	ee07 0a90 	vmov	s15, r0
 800403e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004042:	edd7 7a06 	vldr	s15, [r7, #24]
 8004046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800404a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800404e:	ee17 3a90 	vmov	r3, s15
 8004052:	61fb      	str	r3, [r7, #28]
    if(lFDev<b)
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	429a      	cmp	r2, r3
 800405a:	d309      	bcc.n	8004070 <SpiritRadioSearchFreqDevME+0x130>
  for(i=0;i<8;i++)
 800405c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004060:	3301      	adds	r3, #1
 8004062:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800406a:	2b07      	cmp	r3, #7
 800406c:	d9b7      	bls.n	8003fde <SpiritRadioSearchFreqDevME+0x9e>
 800406e:	e000      	b.n	8004072 <SpiritRadioSearchFreqDevME+0x132>
      break;
 8004070:	bf00      	nop
  }
  
  (*pcM)=i;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004078:	701a      	strb	r2, [r3, #0]
  if((lFDev-bp)<(b-lFDev))
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	1ad2      	subs	r2, r2, r3
 8004080:	69f9      	ldr	r1, [r7, #28]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	1acb      	subs	r3, r1, r3
 8004086:	429a      	cmp	r2, r3
 8004088:	d205      	bcs.n	8004096 <SpiritRadioSearchFreqDevME+0x156>
    (*pcM)--;
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	3b01      	subs	r3, #1
 8004090:	b2da      	uxtb	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	701a      	strb	r2, [r3, #0]
  
}
 8004096:	bf00      	nop
 8004098:	3728      	adds	r7, #40	; 0x28
 800409a:	46bd      	mov	sp, r7
 800409c:	bdb0      	pop	{r4, r5, r7, pc}
 800409e:	bf00      	nop
 80040a0:	200004a8 	.word	0x200004a8
 80040a4:	48800000 	.word	0x48800000
 80040a8:	401e0000 	.word	0x401e0000
 80040ac:	40200000 	.word	0x40200000

080040b0 <SpiritRadioGetdBm2Reg>:
* @retval Register value as byte.
* @note The power interpolation curves used by this function have been extracted
*       by measurements done on the divisional evaluation boards.
*/
uint8_t SpiritRadioGetdBm2Reg(uint32_t lFBase, float fPowerdBm)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	ed87 0a02 	vstr	s0, [r7, #8]
  uint8_t i;
  uint8_t j=0;
 80040bc:	2300      	movs	r3, #0
 80040be:	75bb      	strb	r3, [r7, #22]
  float fReg;
  
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4a74      	ldr	r2, [pc, #464]	; (8004294 <SpiritRadioGetdBm2Reg+0x1e4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d90c      	bls.n	80040e2 <SpiritRadioGetdBm2Reg+0x32>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4a73      	ldr	r2, [pc, #460]	; (8004298 <SpiritRadioGetdBm2Reg+0x1e8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d808      	bhi.n	80040e2 <SpiritRadioGetdBm2Reg+0x32>
  {
    i=0;
 80040d0:	2300      	movs	r3, #0
 80040d2:	75fb      	strb	r3, [r7, #23]
    if(lFBase<900000000) i=1;// 868   
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4a71      	ldr	r2, [pc, #452]	; (800429c <SpiritRadioGetdBm2Reg+0x1ec>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d822      	bhi.n	8004122 <SpiritRadioGetdBm2Reg+0x72>
 80040dc:	2301      	movs	r3, #1
 80040de:	75fb      	strb	r3, [r7, #23]
 80040e0:	e01f      	b.n	8004122 <SpiritRadioGetdBm2Reg+0x72>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4a6e      	ldr	r2, [pc, #440]	; (80042a0 <SpiritRadioGetdBm2Reg+0x1f0>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d906      	bls.n	80040f8 <SpiritRadioGetdBm2Reg+0x48>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	4a6d      	ldr	r2, [pc, #436]	; (80042a4 <SpiritRadioGetdBm2Reg+0x1f4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d802      	bhi.n	80040f8 <SpiritRadioGetdBm2Reg+0x48>
  {
    i=2;
 80040f2:	2302      	movs	r3, #2
 80040f4:	75fb      	strb	r3, [r7, #23]
 80040f6:	e014      	b.n	8004122 <SpiritRadioGetdBm2Reg+0x72>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	4a6b      	ldr	r2, [pc, #428]	; (80042a8 <SpiritRadioGetdBm2Reg+0x1f8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d906      	bls.n	800410e <SpiritRadioGetdBm2Reg+0x5e>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	4a6a      	ldr	r2, [pc, #424]	; (80042ac <SpiritRadioGetdBm2Reg+0x1fc>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d802      	bhi.n	800410e <SpiritRadioGetdBm2Reg+0x5e>
  {
    i=3;
 8004108:	2303      	movs	r3, #3
 800410a:	75fb      	strb	r3, [r7, #23]
 800410c:	e009      	b.n	8004122 <SpiritRadioGetdBm2Reg+0x72>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4a67      	ldr	r2, [pc, #412]	; (80042b0 <SpiritRadioGetdBm2Reg+0x200>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d905      	bls.n	8004122 <SpiritRadioGetdBm2Reg+0x72>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4a66      	ldr	r2, [pc, #408]	; (80042b4 <SpiritRadioGetdBm2Reg+0x204>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d801      	bhi.n	8004122 <SpiritRadioGetdBm2Reg+0x72>
  {
    i=4;
 800411e:	2304      	movs	r3, #4
 8004120:	75fb      	strb	r3, [r7, #23]
  }
  
  j=1;
 8004122:	2301      	movs	r3, #1
 8004124:	75bb      	strb	r3, [r7, #22]
  if(fPowerdBm>0 && 13.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]<fPowerdBm) /* #1035-D */
 8004126:	edd7 7a02 	vldr	s15, [r7, #8]
 800412a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800412e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004132:	dd2f      	ble.n	8004194 <SpiritRadioGetdBm2Reg+0xe4>
 8004134:	7dfa      	ldrb	r2, [r7, #23]
 8004136:	4960      	ldr	r1, [pc, #384]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 8004138:	4613      	mov	r3, r2
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	4413      	add	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	440b      	add	r3, r1
 8004142:	3308      	adds	r3, #8
 8004144:	edd3 7a00 	vldr	s15, [r3]
 8004148:	eef2 6a0a 	vmov.f32	s13, #42	; 0x41500000  13.0
 800414c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004150:	7dfa      	ldrb	r2, [r7, #23]
 8004152:	4959      	ldr	r1, [pc, #356]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 8004154:	4613      	mov	r3, r2
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	4413      	add	r3, r2
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	440b      	add	r3, r1
 800415e:	330c      	adds	r3, #12
 8004160:	ed93 6a00 	vldr	s12, [r3]
 8004164:	7dfa      	ldrb	r2, [r7, #23]
 8004166:	4954      	ldr	r1, [pc, #336]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 8004168:	4613      	mov	r3, r2
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	4413      	add	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	440b      	add	r3, r1
 8004172:	3308      	adds	r3, #8
 8004174:	edd3 6a00 	vldr	s13, [r3]
 8004178:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800417c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004180:	ed97 7a02 	vldr	s14, [r7, #8]
 8004184:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800418c:	dd02      	ble.n	8004194 <SpiritRadioGetdBm2Reg+0xe4>
      j=0;
 800418e:	2300      	movs	r3, #0
 8004190:	75bb      	strb	r3, [r7, #22]
 8004192:	e035      	b.n	8004200 <SpiritRadioGetdBm2Reg+0x150>
  else if(fPowerdBm<=0 && 40.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]>fPowerdBm) /* #1035-D */
 8004194:	edd7 7a02 	vldr	s15, [r7, #8]
 8004198:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800419c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a0:	d82e      	bhi.n	8004200 <SpiritRadioGetdBm2Reg+0x150>
 80041a2:	7dfa      	ldrb	r2, [r7, #23]
 80041a4:	4944      	ldr	r1, [pc, #272]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 80041a6:	4613      	mov	r3, r2
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	4413      	add	r3, r2
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	440b      	add	r3, r1
 80041b0:	3308      	adds	r3, #8
 80041b2:	edd3 7a00 	vldr	s15, [r3]
 80041b6:	eddf 6a41 	vldr	s13, [pc, #260]	; 80042bc <SpiritRadioGetdBm2Reg+0x20c>
 80041ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041be:	7dfa      	ldrb	r2, [r7, #23]
 80041c0:	493d      	ldr	r1, [pc, #244]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 80041c2:	4613      	mov	r3, r2
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	4413      	add	r3, r2
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	440b      	add	r3, r1
 80041cc:	330c      	adds	r3, #12
 80041ce:	ed93 6a00 	vldr	s12, [r3]
 80041d2:	7dfa      	ldrb	r2, [r7, #23]
 80041d4:	4938      	ldr	r1, [pc, #224]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 80041d6:	4613      	mov	r3, r2
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	4413      	add	r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	440b      	add	r3, r1
 80041e0:	3308      	adds	r3, #8
 80041e2:	edd3 6a00 	vldr	s13, [r3]
 80041e6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80041ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041ee:	ed97 7a02 	vldr	s14, [r7, #8]
 80041f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fa:	d501      	bpl.n	8004200 <SpiritRadioGetdBm2Reg+0x150>
      j=2;
 80041fc:	2302      	movs	r3, #2
 80041fe:	75bb      	strb	r3, [r7, #22]

  fReg=fPowerFactors[i][2*j]*fPowerdBm+fPowerFactors[i][2*j+1];
 8004200:	7dfa      	ldrb	r2, [r7, #23]
 8004202:	7dbb      	ldrb	r3, [r7, #22]
 8004204:	0059      	lsls	r1, r3, #1
 8004206:	482c      	ldr	r0, [pc, #176]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 8004208:	4613      	mov	r3, r2
 800420a:	005b      	lsls	r3, r3, #1
 800420c:	4413      	add	r3, r2
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	440b      	add	r3, r1
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4403      	add	r3, r0
 8004216:	ed93 7a00 	vldr	s14, [r3]
 800421a:	edd7 7a02 	vldr	s15, [r7, #8]
 800421e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004222:	7dfa      	ldrb	r2, [r7, #23]
 8004224:	7dbb      	ldrb	r3, [r7, #22]
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	1c59      	adds	r1, r3, #1
 800422a:	4823      	ldr	r0, [pc, #140]	; (80042b8 <SpiritRadioGetdBm2Reg+0x208>)
 800422c:	4613      	mov	r3, r2
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	4413      	add	r3, r2
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	440b      	add	r3, r1
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4403      	add	r3, r0
 800423a:	edd3 7a00 	vldr	s15, [r3]
 800423e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004242:	edc7 7a04 	vstr	s15, [r7, #16]
  
  if(fReg<1)
 8004246:	edd7 7a04 	vldr	s15, [r7, #16]
 800424a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800424e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004256:	d503      	bpl.n	8004260 <SpiritRadioGetdBm2Reg+0x1b0>
    fReg=1;
 8004258:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	e00a      	b.n	8004276 <SpiritRadioGetdBm2Reg+0x1c6>
  else if(fReg>90) 
 8004260:	edd7 7a04 	vldr	s15, [r7, #16]
 8004264:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80042c0 <SpiritRadioGetdBm2Reg+0x210>
 8004268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800426c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004270:	dd01      	ble.n	8004276 <SpiritRadioGetdBm2Reg+0x1c6>
    fReg=90;
 8004272:	4b14      	ldr	r3, [pc, #80]	; (80042c4 <SpiritRadioGetdBm2Reg+0x214>)
 8004274:	613b      	str	r3, [r7, #16]
  
  return ((uint8_t)fReg);
 8004276:	edd7 7a04 	vldr	s15, [r7, #16]
 800427a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800427e:	edc7 7a01 	vstr	s15, [r7, #4]
 8004282:	793b      	ldrb	r3, [r7, #4]
 8004284:	b2db      	uxtb	r3, r3
}
 8004286:	4618      	mov	r0, r3
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	2e5f567f 	.word	0x2e5f567f
 8004298:	390c2fe0 	.word	0x390c2fe0
 800429c:	35a4e8ff 	.word	0x35a4e8ff
 80042a0:	1701e47f 	.word	0x1701e47f
 80042a4:	1c146a60 	.word	0x1c146a60
 80042a8:	11d260bf 	.word	0x11d260bf
 80042ac:	14ced7e0 	.word	0x14ced7e0
 80042b0:	08e18f3f 	.word	0x08e18f3f
 80042b4:	0a6fd060 	.word	0x0a6fd060
 80042b8:	0800acf0 	.word	0x0800acf0
 80042bc:	42200000 	.word	0x42200000
 80042c0:	42b40000 	.word	0x42b40000
 80042c4:	42b40000 	.word	0x42b40000

080042c8 <SpiritRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref SpiritRadioGetdBm2Reg fcn to interpolate the 
*       power value.
*/
void SpiritRadioSetPALeveldBm(uint8_t cIndex, float fPowerdBm)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	ed87 0a00 	vstr	s0, [r7]
 80042d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(fPowerdBm));
  
  /* interpolate the power level */
  paLevelValue=SpiritRadioGetdBm2Reg(SpiritRadioGetFrequencyBase(),fPowerdBm);
 80042d6:	f7ff fc47 	bl	8003b68 <SpiritRadioGetFrequencyBase>
 80042da:	4603      	mov	r3, r0
 80042dc:	ed97 0a00 	vldr	s0, [r7]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff fee5 	bl	80040b0 <SpiritRadioGetdBm2Reg>
 80042e6:	4603      	mov	r3, r0
 80042e8:	73bb      	strb	r3, [r7, #14]

  /* Sets the base address */
  address=PA_POWER8_BASE+7-cIndex;
 80042ea:	79fb      	ldrb	r3, [r7, #7]
 80042ec:	f1c3 0317 	rsb	r3, r3, #23
 80042f0:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_LEVEL register */
  g_xStatus = SpiritSpiWriteRegisters(address, 1, &paLevelValue);
 80042f2:	f107 020e 	add.w	r2, r7, #14
 80042f6:	7bfb      	ldrb	r3, [r7, #15]
 80042f8:	2101      	movs	r1, #1
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 ff5e 	bl	80051bc <RadioSpiWriteRegisters>
 8004300:	4602      	mov	r2, r0
 8004302:	4b05      	ldr	r3, [pc, #20]	; (8004318 <SpiritRadioSetPALeveldBm+0x50>)
 8004304:	b212      	sxth	r2, r2
 8004306:	4611      	mov	r1, r2
 8004308:	7019      	strb	r1, [r3, #0]
 800430a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800430e:	705a      	strb	r2, [r3, #1]
  
}
 8004310:	bf00      	nop
 8004312:	3710      	adds	r7, #16
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	200005d8 	.word	0x200005d8

0800431c <SpiritRadioSetPACwc>:
*         @arg LOAD_2_4_PF  2.4pF additional PA load capacitor
*         @arg LOAD_3_6_PF  3.6pF additional PA load capacitor
* @retval None.
*/
void SpiritRadioSetPACwc(PALoadCapacitor xCLoad)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_LOAD_CAP(xCLoad));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8004326:	f107 030f 	add.w	r3, r7, #15
 800432a:	461a      	mov	r2, r3
 800432c:	2101      	movs	r1, #1
 800432e:	2018      	movs	r0, #24
 8004330:	f000 fff0 	bl	8005314 <RadioSpiReadRegisters>
  
  /* Mask the CWC[1:0] field and write the new value */
  tempRegValue &= 0x3F;
 8004334:	7bfb      	ldrb	r3, [r7, #15]
 8004336:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800433a:	b2db      	uxtb	r3, r3
 800433c:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= xCLoad;
 800433e:	7bfa      	ldrb	r2, [r7, #15]
 8004340:	79fb      	ldrb	r3, [r7, #7]
 8004342:	4313      	orrs	r3, r2
 8004344:	b2db      	uxtb	r3, r3
 8004346:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8004348:	f107 030f 	add.w	r3, r7, #15
 800434c:	461a      	mov	r2, r3
 800434e:	2101      	movs	r1, #1
 8004350:	2018      	movs	r0, #24
 8004352:	f000 ff33 	bl	80051bc <RadioSpiWriteRegisters>
 8004356:	4602      	mov	r2, r0
 8004358:	4b05      	ldr	r3, [pc, #20]	; (8004370 <SpiritRadioSetPACwc+0x54>)
 800435a:	b212      	sxth	r2, r2
 800435c:	4611      	mov	r1, r2
 800435e:	7019      	strb	r1, [r3, #0]
 8004360:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004364:	705a      	strb	r2, [r3, #1]
  
}
 8004366:	bf00      	nop
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	200005d8 	.word	0x200005d8

08004374 <SpiritRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void SpiritRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 800437e:	f107 030f 	add.w	r3, r7, #15
 8004382:	461a      	mov	r2, r3
 8004384:	2101      	movs	r1, #1
 8004386:	2018      	movs	r0, #24
 8004388:	f000 ffc4 	bl	8005314 <RadioSpiReadRegisters>
  
  /* Mask the PA_LEVEL_MAX_INDEX[1:0] field and write the new value */
  tempRegValue &= 0xF8;
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	f023 0307 	bic.w	r3, r3, #7
 8004392:	b2db      	uxtb	r3, r3
 8004394:	73fb      	strb	r3, [r7, #15]
  tempRegValue |= cIndex;
 8004396:	7bfa      	ldrb	r2, [r7, #15]
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	4313      	orrs	r3, r2
 800439c:	b2db      	uxtb	r3, r3
 800439e:	73fb      	strb	r3, [r7, #15]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 80043a0:	f107 030f 	add.w	r3, r7, #15
 80043a4:	461a      	mov	r2, r3
 80043a6:	2101      	movs	r1, #1
 80043a8:	2018      	movs	r0, #24
 80043aa:	f000 ff07 	bl	80051bc <RadioSpiWriteRegisters>
 80043ae:	4602      	mov	r2, r0
 80043b0:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <SpiritRadioSetPALevelMaxIndex+0x54>)
 80043b2:	b212      	sxth	r2, r2
 80043b4:	4611      	mov	r1, r2
 80043b6:	7019      	strb	r1, [r3, #0]
 80043b8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80043bc:	705a      	strb	r2, [r3, #1]
  
}
 80043be:	bf00      	nop
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	200005d8 	.word	0x200005d8

080043cc <SpiritRadioAFCFreezeOnSync>:
* @param  xNewState new state for AFC freeze on sync word detection.
*         This parameter can be: S_ENABLE or S_DISABLE.
* @retval None.
*/
void SpiritRadioAFCFreezeOnSync(SpiritFunctionalState xNewState)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	71fb      	strb	r3, [r7, #7]
  uint8_t tempRegValue = 0x00;
 80043d6:	2300      	movs	r3, #0
 80043d8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the AFC_2 register and configure the AFC Freeze on Sync field */
  SpiritSpiReadRegisters(AFC2_BASE, 1, &tempRegValue);
 80043da:	f107 030f 	add.w	r3, r7, #15
 80043de:	461a      	mov	r2, r3
 80043e0:	2101      	movs	r1, #1
 80043e2:	201e      	movs	r0, #30
 80043e4:	f000 ff96 	bl	8005314 <RadioSpiReadRegisters>
  if(xNewState == S_ENABLE)
 80043e8:	79fb      	ldrb	r3, [r7, #7]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d105      	bne.n	80043fa <SpiritRadioAFCFreezeOnSync+0x2e>
  {
    tempRegValue |= AFC2_AFC_FREEZE_ON_SYNC_MASK;
 80043ee:	7bfb      	ldrb	r3, [r7, #15]
 80043f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	73fb      	strb	r3, [r7, #15]
 80043f8:	e004      	b.n	8004404 <SpiritRadioAFCFreezeOnSync+0x38>
  }
  else
  {
    tempRegValue &= (~AFC2_AFC_FREEZE_ON_SYNC_MASK);
 80043fa:	7bfb      	ldrb	r3, [r7, #15]
 80043fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004400:	b2db      	uxtb	r3, r3
 8004402:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Sets the AFC_2 register */
  g_xStatus = SpiritSpiWriteRegisters(AFC2_BASE, 1, &tempRegValue);
 8004404:	f107 030f 	add.w	r3, r7, #15
 8004408:	461a      	mov	r2, r3
 800440a:	2101      	movs	r1, #1
 800440c:	201e      	movs	r0, #30
 800440e:	f000 fed5 	bl	80051bc <RadioSpiWriteRegisters>
 8004412:	4602      	mov	r2, r0
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <SpiritRadioAFCFreezeOnSync+0x60>)
 8004416:	b212      	sxth	r2, r2
 8004418:	4611      	mov	r1, r2
 800441a:	7019      	strb	r1, [r3, #0]
 800441c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004420:	705a      	strb	r2, [r3, #1]
  
}
 8004422:	bf00      	nop
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	200005d8 	.word	0x200005d8

08004430 <SpiritRadioCsBlanking>:
* @param  xNewState new state of this mode.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioCsBlanking(SpiritFunctionalState xNewState)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the ANT_SELECT_CONF_BASE and mask the CS_BLANKING BIT field */
  SpiritSpiReadRegisters(ANT_SELECT_CONF_BASE, 1, &tempRegValue);
 800443a:	f107 030f 	add.w	r3, r7, #15
 800443e:	461a      	mov	r2, r3
 8004440:	2101      	movs	r1, #1
 8004442:	2027      	movs	r0, #39	; 0x27
 8004444:	f000 ff66 	bl	8005314 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8004448:	79fb      	ldrb	r3, [r7, #7]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d105      	bne.n	800445a <SpiritRadioCsBlanking+0x2a>
  {
    tempRegValue |= ANT_SELECT_CS_BLANKING_MASK;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	f043 0310 	orr.w	r3, r3, #16
 8004454:	b2db      	uxtb	r3, r3
 8004456:	73fb      	strb	r3, [r7, #15]
 8004458:	e004      	b.n	8004464 <SpiritRadioCsBlanking+0x34>
  }
  else
  {
    tempRegValue &= (~ANT_SELECT_CS_BLANKING_MASK);
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	f023 0310 	bic.w	r3, r3, #16
 8004460:	b2db      	uxtb	r3, r3
 8004462:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the ANT_SELECT_CONF register */
  g_xStatus = SpiritSpiWriteRegisters(ANT_SELECT_CONF_BASE, 1, &tempRegValue);
 8004464:	f107 030f 	add.w	r3, r7, #15
 8004468:	461a      	mov	r2, r3
 800446a:	2101      	movs	r1, #1
 800446c:	2027      	movs	r0, #39	; 0x27
 800446e:	f000 fea5 	bl	80051bc <RadioSpiWriteRegisters>
 8004472:	4602      	mov	r2, r0
 8004474:	4b05      	ldr	r3, [pc, #20]	; (800448c <SpiritRadioCsBlanking+0x5c>)
 8004476:	b212      	sxth	r2, r2
 8004478:	4611      	mov	r1, r2
 800447a:	7019      	strb	r1, [r3, #0]
 800447c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004480:	705a      	strb	r2, [r3, #1]
  
  
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	200005d8 	.word	0x200005d8

08004490 <SpiritRadioPersistenRx>:
* @param  xNewState new state of this mode.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioPersistenRx(SpiritFunctionalState xNewState)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the PROTOCOL0_BASE and mask the PROTOCOL0_PERS_RX_MASK bitfield */
  SpiritSpiReadRegisters(PROTOCOL0_BASE, 1, &tempRegValue);
 800449a:	f107 030f 	add.w	r3, r7, #15
 800449e:	461a      	mov	r2, r3
 80044a0:	2101      	movs	r1, #1
 80044a2:	2052      	movs	r0, #82	; 0x52
 80044a4:	f000 ff36 	bl	8005314 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d105      	bne.n	80044ba <SpiritRadioPersistenRx+0x2a>
  {
    tempRegValue |= PROTOCOL0_PERS_RX_MASK;
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
 80044b0:	f043 0302 	orr.w	r3, r3, #2
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	73fb      	strb	r3, [r7, #15]
 80044b8:	e004      	b.n	80044c4 <SpiritRadioPersistenRx+0x34>
  }
  else
  {
    tempRegValue &= (~PROTOCOL0_PERS_RX_MASK);
 80044ba:	7bfb      	ldrb	r3, [r7, #15]
 80044bc:	f023 0302 	bic.w	r3, r3, #2
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the PROTOCOL0_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL0_BASE, 1, &tempRegValue);
 80044c4:	f107 030f 	add.w	r3, r7, #15
 80044c8:	461a      	mov	r2, r3
 80044ca:	2101      	movs	r1, #1
 80044cc:	2052      	movs	r0, #82	; 0x52
 80044ce:	f000 fe75 	bl	80051bc <RadioSpiWriteRegisters>
 80044d2:	4602      	mov	r2, r0
 80044d4:	4b05      	ldr	r3, [pc, #20]	; (80044ec <SpiritRadioPersistenRx+0x5c>)
 80044d6:	b212      	sxth	r2, r2
 80044d8:	4611      	mov	r1, r2
 80044da:	7019      	strb	r1, [r3, #0]
 80044dc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80044e0:	705a      	strb	r2, [r3, #1]
  
}
 80044e2:	bf00      	nop
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	200005d8 	.word	0x200005d8

080044f0 <SpiritRadioSetRefDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetRefDiv(SpiritFunctionalState xNewState)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the SYNTH_CONFIG1_BASE and mask the REFDIV bit field */
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 80044fa:	f107 030f 	add.w	r3, r7, #15
 80044fe:	461a      	mov	r2, r3
 8004500:	2101      	movs	r1, #1
 8004502:	209e      	movs	r0, #158	; 0x9e
 8004504:	f000 ff06 	bl	8005314 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8004508:	79fb      	ldrb	r3, [r7, #7]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d105      	bne.n	800451a <SpiritRadioSetRefDiv+0x2a>
  {
    tempRegValue |= 0x80;
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004514:	b2db      	uxtb	r3, r3
 8004516:	73fb      	strb	r3, [r7, #15]
 8004518:	e004      	b.n	8004524 <SpiritRadioSetRefDiv+0x34>
  }
  else
  {
    tempRegValue &= 0x7F;
 800451a:	7bfb      	ldrb	r3, [r7, #15]
 800451c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004520:	b2db      	uxtb	r3, r3
 8004522:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the SYNTH_CONFIG1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8004524:	f107 030f 	add.w	r3, r7, #15
 8004528:	461a      	mov	r2, r3
 800452a:	2101      	movs	r1, #1
 800452c:	209e      	movs	r0, #158	; 0x9e
 800452e:	f000 fe45 	bl	80051bc <RadioSpiWriteRegisters>
 8004532:	4602      	mov	r2, r0
 8004534:	4b05      	ldr	r3, [pc, #20]	; (800454c <SpiritRadioSetRefDiv+0x5c>)
 8004536:	b212      	sxth	r2, r2
 8004538:	4611      	mov	r1, r2
 800453a:	7019      	strb	r1, [r3, #0]
 800453c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004540:	705a      	strb	r2, [r3, #1]
  
}
 8004542:	bf00      	nop
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	200005d8 	.word	0x200005d8

08004550 <SpiritRadioGetRefDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetRefDiv(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8004556:	1dfb      	adds	r3, r7, #7
 8004558:	461a      	mov	r2, r3
 800455a:	2101      	movs	r1, #1
 800455c:	209e      	movs	r0, #158	; 0x9e
 800455e:	f000 fed9 	bl	8005314 <RadioSpiReadRegisters>
 8004562:	4602      	mov	r2, r0
 8004564:	4b0a      	ldr	r3, [pc, #40]	; (8004590 <SpiritRadioGetRefDiv+0x40>)
 8004566:	b212      	sxth	r2, r2
 8004568:	4611      	mov	r1, r2
 800456a:	7019      	strb	r1, [r3, #0]
 800456c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004570:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>7)&0x1))
 8004572:	79fb      	ldrb	r3, [r7, #7]
 8004574:	09db      	lsrs	r3, r3, #7
 8004576:	b2db      	uxtb	r3, r3
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <SpiritRadioGetRefDiv+0x34>
  {
    return S_ENABLE;
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <SpiritRadioGetRefDiv+0x36>
  }
  else
  {
    return S_DISABLE;
 8004584:	2300      	movs	r3, #0
  }
  
}
 8004586:	4618      	mov	r0, r3
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	200005d8 	.word	0x200005d8

08004594 <SpiritRadioSetDigDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetDigDiv(SpiritFunctionalState xNewState)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	4603      	mov	r3, r0
 800459c:	71fb      	strb	r3, [r7, #7]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the XO_RCO_TEST_BASE and mask the PD_CLKDIV bit field */
  SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 800459e:	f107 030f 	add.w	r3, r7, #15
 80045a2:	461a      	mov	r2, r3
 80045a4:	2101      	movs	r1, #1
 80045a6:	20b4      	movs	r0, #180	; 0xb4
 80045a8:	f000 feb4 	bl	8005314 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d105      	bne.n	80045be <SpiritRadioSetDigDiv+0x2a>
  {
    tempRegValue &= 0xf7;
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	f023 0308 	bic.w	r3, r3, #8
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	73fb      	strb	r3, [r7, #15]
 80045bc:	e004      	b.n	80045c8 <SpiritRadioSetDigDiv+0x34>
  }
  else
  {
    
    tempRegValue |= 0x08;
 80045be:	7bfb      	ldrb	r3, [r7, #15]
 80045c0:	f043 0308 	orr.w	r3, r3, #8
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Writes the new value in the XO_RCO_TEST_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 80045c8:	f107 030f 	add.w	r3, r7, #15
 80045cc:	461a      	mov	r2, r3
 80045ce:	2101      	movs	r1, #1
 80045d0:	20b4      	movs	r0, #180	; 0xb4
 80045d2:	f000 fdf3 	bl	80051bc <RadioSpiWriteRegisters>
 80045d6:	4602      	mov	r2, r0
 80045d8:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <SpiritRadioSetDigDiv+0x5c>)
 80045da:	b212      	sxth	r2, r2
 80045dc:	4611      	mov	r1, r2
 80045de:	7019      	strb	r1, [r3, #0]
 80045e0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80045e4:	705a      	strb	r2, [r3, #1]
  
}
 80045e6:	bf00      	nop
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	200005d8 	.word	0x200005d8

080045f4 <SpiritRadioGetDigDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetDigDiv(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 80045fa:	1dfb      	adds	r3, r7, #7
 80045fc:	461a      	mov	r2, r3
 80045fe:	2101      	movs	r1, #1
 8004600:	20b4      	movs	r0, #180	; 0xb4
 8004602:	f000 fe87 	bl	8005314 <RadioSpiReadRegisters>
 8004606:	4602      	mov	r2, r0
 8004608:	4b0a      	ldr	r3, [pc, #40]	; (8004634 <SpiritRadioGetDigDiv+0x40>)
 800460a:	b212      	sxth	r2, r2
 800460c:	4611      	mov	r1, r2
 800460e:	7019      	strb	r1, [r3, #0]
 8004610:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004614:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>3)&0x1))
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	08db      	lsrs	r3, r3, #3
 800461a:	b2db      	uxtb	r3, r3
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <SpiritRadioGetDigDiv+0x34>
  {
    return S_DISABLE;
 8004624:	2300      	movs	r3, #0
 8004626:	e000      	b.n	800462a <SpiritRadioGetDigDiv+0x36>
  }
  else
  {
    return S_ENABLE;
 8004628:	2301      	movs	r3, #1
  }
  
}
 800462a:	4618      	mov	r0, r3
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	200005d8 	.word	0x200005d8

08004638 <SpiritRadioGetXtalFrequency>:
* @brief  Returns the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t SpiritRadioGetXtalFrequency(void)
{
 8004638:	b480      	push	{r7}
 800463a:	af00      	add	r7, sp, #0
  return s_lXtalFrequency; 
 800463c:	4b03      	ldr	r3, [pc, #12]	; (800464c <SpiritRadioGetXtalFrequency+0x14>)
 800463e:	681b      	ldr	r3, [r3, #0]
}
 8004640:	4618      	mov	r0, r3
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	200004a8 	.word	0x200004a8

08004650 <SpiritRadioSetXtalFrequency>:
* @brief  Sets the XTAL frequency.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void SpiritRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency; 
 8004658:	4a04      	ldr	r2, [pc, #16]	; (800466c <SpiritRadioSetXtalFrequency+0x1c>)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6013      	str	r3, [r2, #0]
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	200004a8 	.word	0x200004a8

08004670 <SpiritTimerSetRxTimeoutMs>:
 *         This parameter must be a float.
 * @retval None
 */

void SpiritTimerSetRxTimeoutMs(float fDesiredMsec)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	ed87 0a01 	vstr	s0, [r7, #4]
  uint8_t tempRegValue[2];

  /* Computes the counter and prescaler value */
  SpiritTimerComputeRxTimeoutValues(fDesiredMsec , &tempRegValue[1] , &tempRegValue[0]);
 800467a:	f107 020c 	add.w	r2, r7, #12
 800467e:	f107 030c 	add.w	r3, r7, #12
 8004682:	3301      	adds	r3, #1
 8004684:	4611      	mov	r1, r2
 8004686:	4618      	mov	r0, r3
 8004688:	ed97 0a01 	vldr	s0, [r7, #4]
 800468c:	f000 f830 	bl	80046f0 <SpiritTimerComputeRxTimeoutValues>

  /* Writes the prescaler and counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS5_RX_TIMEOUT_PRESCALER_BASE, 2, tempRegValue);
 8004690:	f107 030c 	add.w	r3, r7, #12
 8004694:	461a      	mov	r2, r3
 8004696:	2102      	movs	r1, #2
 8004698:	2053      	movs	r0, #83	; 0x53
 800469a:	f000 fd8f 	bl	80051bc <RadioSpiWriteRegisters>
 800469e:	4602      	mov	r2, r0
 80046a0:	4b05      	ldr	r3, [pc, #20]	; (80046b8 <SpiritTimerSetRxTimeoutMs+0x48>)
 80046a2:	b212      	sxth	r2, r2
 80046a4:	4611      	mov	r1, r2
 80046a6:	7019      	strb	r1, [r3, #0]
 80046a8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80046ac:	705a      	strb	r2, [r3, #1]

}
 80046ae:	bf00      	nop
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	200005d8 	.word	0x200005d8

080046bc <SpiritTimerSetRxTimeoutCounter>:
 * @param  cCounter value for the timer counter.
 *         This parameter must be an uint8_t.
 * @retval None.
 */
void SpiritTimerSetRxTimeoutCounter(uint8_t cCounter)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	71fb      	strb	r3, [r7, #7]
  /* Writes the counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS4_RX_TIMEOUT_COUNTER_BASE, 1, &cCounter);
 80046c6:	1dfb      	adds	r3, r7, #7
 80046c8:	461a      	mov	r2, r3
 80046ca:	2101      	movs	r1, #1
 80046cc:	2054      	movs	r0, #84	; 0x54
 80046ce:	f000 fd75 	bl	80051bc <RadioSpiWriteRegisters>
 80046d2:	4602      	mov	r2, r0
 80046d4:	4b05      	ldr	r3, [pc, #20]	; (80046ec <SpiritTimerSetRxTimeoutCounter+0x30>)
 80046d6:	b212      	sxth	r2, r2
 80046d8:	4611      	mov	r1, r2
 80046da:	7019      	strb	r1, [r3, #0]
 80046dc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80046e0:	705a      	strb	r2, [r3, #1]

}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	200005d8 	.word	0x200005d8

080046f0 <SpiritTimerComputeRxTimeoutValues>:
 * @param  pcPrescaler pointer to the variable in which the value for the rx_timeout prescaler has to be stored.
 *         This parameter must be an uint8_t*.
 * @retval None
 */
void SpiritTimerComputeRxTimeoutValues(float fDesiredMsec , uint8_t* pcCounter , uint8_t* pcPrescaler)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b088      	sub	sp, #32
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80046fa:	60b8      	str	r0, [r7, #8]
 80046fc:	6079      	str	r1, [r7, #4]
  uint32_t nXtalFrequency = SpiritRadioGetXtalFrequency();
 80046fe:	f7ff ff9b 	bl	8004638 <SpiritRadioGetXtalFrequency>
 8004702:	61f8      	str	r0, [r7, #28]
  uint32_t n;
  float err;
  
  /* if xtal is doubled divide it by 2 */
  if(nXtalFrequency>DOUBLE_XTAL_THR) {
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	4a91      	ldr	r2, [pc, #580]	; (800494c <SpiritTimerComputeRxTimeoutValues+0x25c>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d902      	bls.n	8004712 <SpiritTimerComputeRxTimeoutValues+0x22>
    nXtalFrequency >>= 1;
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	085b      	lsrs	r3, r3, #1
 8004710:	61fb      	str	r3, [r7, #28]
  
  /* N cycles in the time base of the timer: 
     - clock of the timer is xtal/1210
     - divide times 1000 more because we have an input in ms
  */
  n=(uint32_t)(fDesiredMsec*nXtalFrequency/1210000);
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	ee07 3a90 	vmov	s15, r3
 8004718:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800471c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004720:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004724:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 8004728:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800472c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004730:	ee17 3a90 	vmov	r3, s15
 8004734:	61bb      	str	r3, [r7, #24]
  
  /* check if it is possible to reach that target with prescaler and counter of spirit1 */
  if(n/0xFF>0xFD)
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	f64f 5201 	movw	r2, #64769	; 0xfd01
 800473c:	4293      	cmp	r3, r2
 800473e:	d906      	bls.n	800474e <SpiritTimerComputeRxTimeoutValues+0x5e>
  {
    /* if not return the maximum possible value */
    (*pcCounter) = 0xFF;
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	22ff      	movs	r2, #255	; 0xff
 8004744:	701a      	strb	r2, [r3, #0]
    (*pcPrescaler) = 0xFF;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	22ff      	movs	r2, #255	; 0xff
 800474a:	701a      	strb	r2, [r3, #0]
    return;
 800474c:	e0fa      	b.n	8004944 <SpiritTimerComputeRxTimeoutValues+0x254>
  }
  
  /* prescaler is really 2 as min value */
  (*pcPrescaler)=(n/0xFF)+2;
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	4a80      	ldr	r2, [pc, #512]	; (8004954 <SpiritTimerComputeRxTimeoutValues+0x264>)
 8004752:	fba2 2303 	umull	r2, r3, r2, r3
 8004756:	09db      	lsrs	r3, r3, #7
 8004758:	b2db      	uxtb	r3, r3
 800475a:	3302      	adds	r3, #2
 800475c:	b2da      	uxtb	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	701a      	strb	r2, [r3, #0]
  (*pcCounter) = n / (*pcPrescaler);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	fbb3 f3f2 	udiv	r3, r3, r2
 800476e:	b2da      	uxtb	r2, r3
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	701a      	strb	r2, [r3, #0]
  
  /* check if the error is minimum */
  err=S_ABS((float)(*pcCounter)*(*pcPrescaler)*1210000/nXtalFrequency-fDesiredMsec);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	ee07 3a90 	vmov	s15, r3
 800477c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	ee07 3a90 	vmov	s15, r3
 8004788:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800478c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004790:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 8004794:	ee67 6a87 	vmul.f32	s13, s15, s14
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	ee07 3a90 	vmov	s15, r3
 800479e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80047aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80047b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b6:	dd1d      	ble.n	80047f4 <SpiritTimerComputeRxTimeoutValues+0x104>
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	ee07 3a90 	vmov	s15, r3
 80047c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	ee07 3a90 	vmov	s15, r3
 80047cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047d4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 80047d8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	ee07 3a90 	vmov	s15, r3
 80047e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80047ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047f2:	e01e      	b.n	8004832 <SpiritTimerComputeRxTimeoutValues+0x142>
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	ee07 3a90 	vmov	s15, r3
 80047fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	ee07 3a90 	vmov	s15, r3
 8004808:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800480c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004810:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 8004814:	ee67 6a87 	vmul.f32	s13, s15, s14
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	ee07 3a90 	vmov	s15, r3
 800481e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004826:	edd7 7a03 	vldr	s15, [r7, #12]
 800482a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800482e:	eef1 7a67 	vneg.f32	s15, s15
 8004832:	edc7 7a05 	vstr	s15, [r7, #20]
  
  if((*pcCounter)<=254)
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	2bff      	cmp	r3, #255	; 0xff
 800483c:	d06e      	beq.n	800491c <SpiritTimerComputeRxTimeoutValues+0x22c>
  {
    if(S_ABS((float)((*pcCounter)+1)*(*pcPrescaler)*1210000/nXtalFrequency-fDesiredMsec)<err)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	3301      	adds	r3, #1
 8004844:	ee07 3a90 	vmov	s15, r3
 8004848:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	ee07 3a90 	vmov	s15, r3
 8004854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800485c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 8004860:	ee67 6a87 	vmul.f32	s13, s15, s14
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800486e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004872:	edd7 7a03 	vldr	s15, [r7, #12]
 8004876:	ee77 7a67 	vsub.f32	s15, s14, s15
 800487a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800487e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004882:	dd1e      	ble.n	80048c2 <SpiritTimerComputeRxTimeoutValues+0x1d2>
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	3301      	adds	r3, #1
 800488a:	ee07 3a90 	vmov	s15, r3
 800488e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	ee07 3a90 	vmov	s15, r3
 800489a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800489e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 80048a6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	ee07 3a90 	vmov	s15, r3
 80048b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80048bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048c0:	e01f      	b.n	8004902 <SpiritTimerComputeRxTimeoutValues+0x212>
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	3301      	adds	r3, #1
 80048c8:	ee07 3a90 	vmov	s15, r3
 80048cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	ee07 3a90 	vmov	s15, r3
 80048d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e0:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004950 <SpiritTimerComputeRxTimeoutValues+0x260>
 80048e4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80048fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048fe:	eef1 7a67 	vneg.f32	s15, s15
 8004902:	ed97 7a05 	vldr	s14, [r7, #20]
 8004906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800490a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800490e:	d505      	bpl.n	800491c <SpiritTimerComputeRxTimeoutValues+0x22c>
      (*pcCounter)=(*pcCounter)+1;
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	3301      	adds	r3, #1
 8004916:	b2da      	uxtb	r2, r3
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	701a      	strb	r2, [r3, #0]
  }
    
  /* decrement prescaler and counter according to the logic of this timer in spirit1 */
  (*pcPrescaler)--;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	3b01      	subs	r3, #1
 8004922:	b2da      	uxtb	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	701a      	strb	r2, [r3, #0]
  if((*pcCounter)>1)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d906      	bls.n	800493e <SpiritTimerComputeRxTimeoutValues+0x24e>
    (*pcCounter)--;
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	3b01      	subs	r3, #1
 8004936:	b2da      	uxtb	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	701a      	strb	r2, [r3, #0]
 800493c:	e002      	b.n	8004944 <SpiritTimerComputeRxTimeoutValues+0x254>
  else
    (*pcCounter)=1;
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2201      	movs	r2, #1
 8004942:	701a      	strb	r2, [r3, #0]
}
 8004944:	3720      	adds	r7, #32
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	01c9c380 	.word	0x01c9c380
 8004950:	4993b480 	.word	0x4993b480
 8004954:	80808081 	.word	0x80808081

08004958 <SpiritTimerSetRxTimeoutStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void SpiritTimerSetRxTimeoutStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	71fb      	strb	r3, [r7, #7]

  /* Check the parameters */
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  /* Reads value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8004962:	f107 030c 	add.w	r3, r7, #12
 8004966:	461a      	mov	r2, r3
 8004968:	2102      	movs	r1, #2
 800496a:	204f      	movs	r0, #79	; 0x4f
 800496c:	f000 fcd2 	bl	8005314 <RadioSpiReadRegisters>
 8004970:	4602      	mov	r2, r0
 8004972:	4b1c      	ldr	r3, [pc, #112]	; (80049e4 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 8004974:	b212      	sxth	r2, r2
 8004976:	4611      	mov	r1, r2
 8004978:	7019      	strb	r1, [r3, #0]
 800497a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800497e:	705a      	strb	r2, [r3, #1]

  tempRegValue[0] &= 0xBF;
 8004980:	7b3b      	ldrb	r3, [r7, #12]
 8004982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004986:	b2db      	uxtb	r3, r3
 8004988:	733b      	strb	r3, [r7, #12]
  tempRegValue[0] |= ((xStopCondition & 0x08)  << 3);
 800498a:	7b3b      	ldrb	r3, [r7, #12]
 800498c:	b25a      	sxtb	r2, r3
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	b25b      	sxtb	r3, r3
 8004994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004998:	b25b      	sxtb	r3, r3
 800499a:	4313      	orrs	r3, r2
 800499c:	b25b      	sxtb	r3, r3
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	733b      	strb	r3, [r7, #12]

  tempRegValue[1] &= 0x1F;
 80049a2:	7b7b      	ldrb	r3, [r7, #13]
 80049a4:	f003 031f 	and.w	r3, r3, #31
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	737b      	strb	r3, [r7, #13]
  tempRegValue[1] |= (xStopCondition << 5);
 80049ac:	7b7b      	ldrb	r3, [r7, #13]
 80049ae:	b25a      	sxtb	r2, r3
 80049b0:	79fb      	ldrb	r3, [r7, #7]
 80049b2:	015b      	lsls	r3, r3, #5
 80049b4:	b25b      	sxtb	r3, r3
 80049b6:	4313      	orrs	r3, r2
 80049b8:	b25b      	sxtb	r3, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	737b      	strb	r3, [r7, #13]

  /* Writes value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 80049be:	f107 030c 	add.w	r3, r7, #12
 80049c2:	461a      	mov	r2, r3
 80049c4:	2102      	movs	r1, #2
 80049c6:	204f      	movs	r0, #79	; 0x4f
 80049c8:	f000 fbf8 	bl	80051bc <RadioSpiWriteRegisters>
 80049cc:	4602      	mov	r2, r0
 80049ce:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <SpiritTimerSetRxTimeoutStopCondition+0x8c>)
 80049d0:	b212      	sxth	r2, r2
 80049d2:	4611      	mov	r1, r2
 80049d4:	7019      	strb	r1, [r3, #0]
 80049d6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80049da:	705a      	strb	r2, [r3, #1]

}
 80049dc:	bf00      	nop
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	200005d8 	.word	0x200005d8

080049e8 <SpiritRefreshStatus>:
 *         reading the MC_STATE register of SPIRIT.
 * @param  None
 * @retval None
 */
void SpiritRefreshStatus(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
  /* Read the status both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATUS register to update the g_xStatus */
    g_xStatus = SpiritSpiReadRegisters(MC_STATE1_BASE, 2, tempRegValue);
 80049ee:	1d3b      	adds	r3, r7, #4
 80049f0:	461a      	mov	r2, r3
 80049f2:	2102      	movs	r1, #2
 80049f4:	20c0      	movs	r0, #192	; 0xc0
 80049f6:	f000 fc8d 	bl	8005314 <RadioSpiReadRegisters>
 80049fa:	4602      	mov	r2, r0
 80049fc:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <SpiritRefreshStatus+0x44>)
 80049fe:	b212      	sxth	r2, r2
 8004a00:	4611      	mov	r1, r2
 8004a02:	7019      	strb	r1, [r3, #0]
 8004a04:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004a08:	705a      	strb	r2, [r3, #1]
  }
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8004a0a:	4b08      	ldr	r3, [pc, #32]	; (8004a2c <SpiritRefreshStatus+0x44>)
 8004a0c:	781a      	ldrb	r2, [r3, #0]
 8004a0e:	797b      	ldrb	r3, [r7, #5]
          (((uint8_t*)&g_xStatus)[1]&0x0F)==tempRegValue[0])); 
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d1ec      	bne.n	80049ee <SpiritRefreshStatus+0x6>
 8004a14:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <SpiritRefreshStatus+0x48>)
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	f003 030f 	and.w	r3, r3, #15
 8004a1c:	793a      	ldrb	r2, [r7, #4]
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d1e5      	bne.n	80049ee <SpiritRefreshStatus+0x6>

}
 8004a22:	bf00      	nop
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	200005d8 	.word	0x200005d8
 8004a30:	200005d9 	.word	0x200005d9

08004a34 <Spirit1InterfaceInit>:
* @brief  Read the status register.
* @param  None
* @retval Status
*/
void Spirit1InterfaceInit(void)
{ 
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* Initialize the SDN pin micro side */
  RadioGpioInit(RADIO_GPIO_SDN,RADIO_MODE_GPIO_OUT);
 8004a38:	2102      	movs	r1, #2
 8004a3a:	2004      	movs	r0, #4
 8004a3c:	f000 fa36 	bl	8004eac <RadioGpioInit>

  SpiritSpiInit();
 8004a40:	f000 fb52 	bl	80050e8 <RadioSpiInit>
     
  /* Board management */   
//  SpiritEnterShutdown();
//  SpiritExitShutdown();
//
  SpiritManagementIdentificationRFBoard();
 8004a44:	f000 f814 	bl	8004a70 <SpiritManagementIdentificationRFBoard>
    
  /* Initialize the signals to drive the range extender application board */
  SpiritManagementRangeExtInit(); 
 8004a48:	f000 f836 	bl	8004ab8 <SpiritManagementRangeExtInit>
  
  /* Micro EXTI config */      
  RadioGpioInit(RADIO_GPIO_3,RADIO_MODE_EXTI_IN);
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	2003      	movs	r0, #3
 8004a50:	f000 fa2c 	bl	8004eac <RadioGpioInit>
  RadioGpioInterruptCmd(RADIO_GPIO_3,0x04,0x04,DISABLE); 
 8004a54:	2300      	movs	r3, #0
 8004a56:	2204      	movs	r2, #4
 8004a58:	2104      	movs	r1, #4
 8004a5a:	2003      	movs	r0, #3
 8004a5c:	f000 faaa 	bl	8004fb4 <RadioGpioInterruptCmd>
  RadioGpioInterruptCmd(RADIO_GPIO_3,0x04,0x04,ENABLE);
 8004a60:	2301      	movs	r3, #1
 8004a62:	2204      	movs	r2, #4
 8004a64:	2104      	movs	r1, #4
 8004a66:	2003      	movs	r0, #3
 8004a68:	f000 faa4 	bl	8004fb4 <RadioGpioInterruptCmd>
}
 8004a6c:	bf00      	nop
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <SpiritManagementIdentificationRFBoard>:
* @brief  Identifies the SPIRIT1 Xtal frequency and version.
* @param  None
* @retval Status
*/
void SpiritManagementIdentificationRFBoard(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8004a76:	2300      	movs	r3, #0
 8004a78:	71fb      	strb	r3, [r7, #7]
 8004a7a:	e004      	b.n	8004a86 <SpiritManagementIdentificationRFBoard+0x16>
 8004a7c:	79fb      	ldrb	r3, [r7, #7]
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	3301      	adds	r3, #1
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	71fb      	strb	r3, [r7, #7]
 8004a86:	79fb      	ldrb	r3, [r7, #7]
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2bff      	cmp	r3, #255	; 0xff
 8004a8c:	d1f6      	bne.n	8004a7c <SpiritManagementIdentificationRFBoard+0xc>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8004a8e:	f7ff ffab 	bl	80049e8 <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8004a92:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <SpiritManagementIdentificationRFBoard+0x40>)
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b03      	cmp	r3, #3
 8004a9e:	d1ea      	bne.n	8004a76 <SpiritManagementIdentificationRFBoard+0x6>

    SpiritRadioSetXtalFrequency(XTAL_FREQUENCY);        
 8004aa0:	4804      	ldr	r0, [pc, #16]	; (8004ab4 <SpiritManagementIdentificationRFBoard+0x44>)
 8004aa2:	f7ff fdd5 	bl	8004650 <SpiritRadioSetXtalFrequency>
    //SpiritGeneralSetSpiritVersion(SPIRIT_VERSION); 
}
 8004aa6:	bf00      	nop
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	200005d8 	.word	0x200005d8
 8004ab4:	02faf080 	.word	0x02faf080

08004ab8 <SpiritManagementRangeExtInit>:
/**
* @defgroup RANGE_EXT_MANAGEMENT_FUNCTIONS              SDK SPIRIT Management Range Extender Functions
* @{
*/
void SpiritManagementRangeExtInit(void)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b088      	sub	sp, #32
 8004abc:	af00      	add	r7, sp, #0
  RangeExtType range_type = SpiritManagementGetRangeExtender();
 8004abe:	f000 f877 	bl	8004bb0 <SpiritManagementGetRangeExtender>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	77fb      	strb	r3, [r7, #31]
  
  if(range_type==RANGE_EXT_SKYWORKS_169) {
 8004ac6:	7ffb      	ldrb	r3, [r7, #31]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d135      	bne.n	8004b38 <SpiritManagementRangeExtInit+0x80>
    /* TCXO optimization power consumption */
    SpiritGeneralSetExtRef(MODE_EXT_XIN);
 8004acc:	2001      	movs	r0, #1
 8004ace:	f7fd fd6d 	bl	80025ac <SpiritGeneralSetExtRef>
    uint8_t tmp = 0x01; SpiritSpiWriteRegisters(0xB6,1,&tmp);
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	71fb      	strb	r3, [r7, #7]
 8004ad6:	1dfb      	adds	r3, r7, #7
 8004ad8:	461a      	mov	r2, r3
 8004ada:	2101      	movs	r1, #1
 8004adc:	20b6      	movs	r0, #182	; 0xb6
 8004ade:	f000 fb6d 	bl	80051bc <RadioSpiWriteRegisters>
    
    /* CSD control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_0, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_RX_MODE});
 8004ae2:	4a2e      	ldr	r2, [pc, #184]	; (8004b9c <SpiritManagementRangeExtInit+0xe4>)
 8004ae4:	f107 0308 	add.w	r3, r7, #8
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	4611      	mov	r1, r2
 8004aec:	8019      	strh	r1, [r3, #0]
 8004aee:	3302      	adds	r3, #2
 8004af0:	0c12      	lsrs	r2, r2, #16
 8004af2:	701a      	strb	r2, [r3, #0]
 8004af4:	f107 0308 	add.w	r3, r7, #8
 8004af8:	4618      	mov	r0, r3
 8004afa:	f7fd fd87 	bl	800260c <SpiritGpioInit>
    
    /* CTX/BYP control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_1, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_STATE});
 8004afe:	4a28      	ldr	r2, [pc, #160]	; (8004ba0 <SpiritManagementRangeExtInit+0xe8>)
 8004b00:	f107 030c 	add.w	r3, r7, #12
 8004b04:	6812      	ldr	r2, [r2, #0]
 8004b06:	4611      	mov	r1, r2
 8004b08:	8019      	strh	r1, [r3, #0]
 8004b0a:	3302      	adds	r3, #2
 8004b0c:	0c12      	lsrs	r2, r2, #16
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	f107 030c 	add.w	r3, r7, #12
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fd fd79 	bl	800260c <SpiritGpioInit>
    
    /* Vcont control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_2, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_RX_STATE});
 8004b1a:	4a22      	ldr	r2, [pc, #136]	; (8004ba4 <SpiritManagementRangeExtInit+0xec>)
 8004b1c:	f107 0310 	add.w	r3, r7, #16
 8004b20:	6812      	ldr	r2, [r2, #0]
 8004b22:	4611      	mov	r1, r2
 8004b24:	8019      	strh	r1, [r3, #0]
 8004b26:	3302      	adds	r3, #2
 8004b28:	0c12      	lsrs	r2, r2, #16
 8004b2a:	701a      	strb	r2, [r3, #0]
 8004b2c:	f107 0310 	add.w	r3, r7, #16
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7fd fd6b 	bl	800260c <SpiritGpioInit>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_1, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_RX_STATE});
    
    /* Vcont control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_2, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_STATE});
  }
}
 8004b36:	e02c      	b.n	8004b92 <SpiritManagementRangeExtInit+0xda>
  else if(range_type==RANGE_EXT_SKYWORKS_868) {   
 8004b38:	7ffb      	ldrb	r3, [r7, #31]
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d129      	bne.n	8004b92 <SpiritManagementRangeExtInit+0xda>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_0, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_RX_MODE});
 8004b3e:	4a17      	ldr	r2, [pc, #92]	; (8004b9c <SpiritManagementRangeExtInit+0xe4>)
 8004b40:	f107 0314 	add.w	r3, r7, #20
 8004b44:	6812      	ldr	r2, [r2, #0]
 8004b46:	4611      	mov	r1, r2
 8004b48:	8019      	strh	r1, [r3, #0]
 8004b4a:	3302      	adds	r3, #2
 8004b4c:	0c12      	lsrs	r2, r2, #16
 8004b4e:	701a      	strb	r2, [r3, #0]
 8004b50:	f107 0314 	add.w	r3, r7, #20
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7fd fd59 	bl	800260c <SpiritGpioInit>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_1, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_RX_STATE});
 8004b5a:	4a13      	ldr	r2, [pc, #76]	; (8004ba8 <SpiritManagementRangeExtInit+0xf0>)
 8004b5c:	f107 0318 	add.w	r3, r7, #24
 8004b60:	6812      	ldr	r2, [r2, #0]
 8004b62:	4611      	mov	r1, r2
 8004b64:	8019      	strh	r1, [r3, #0]
 8004b66:	3302      	adds	r3, #2
 8004b68:	0c12      	lsrs	r2, r2, #16
 8004b6a:	701a      	strb	r2, [r3, #0]
 8004b6c:	f107 0318 	add.w	r3, r7, #24
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7fd fd4b 	bl	800260c <SpiritGpioInit>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_2, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_STATE});
 8004b76:	4a0d      	ldr	r2, [pc, #52]	; (8004bac <SpiritManagementRangeExtInit+0xf4>)
 8004b78:	f107 031c 	add.w	r3, r7, #28
 8004b7c:	6812      	ldr	r2, [r2, #0]
 8004b7e:	4611      	mov	r1, r2
 8004b80:	8019      	strh	r1, [r3, #0]
 8004b82:	3302      	adds	r3, #2
 8004b84:	0c12      	lsrs	r2, r2, #16
 8004b86:	701a      	strb	r2, [r3, #0]
 8004b88:	f107 031c 	add.w	r3, r7, #28
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7fd fd3d 	bl	800260c <SpiritGpioInit>
}
 8004b92:	bf00      	nop
 8004b94:	3720      	adds	r7, #32
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	0800abd4 	.word	0x0800abd4
 8004ba0:	0800abd8 	.word	0x0800abd8
 8004ba4:	0800abdc 	.word	0x0800abdc
 8004ba8:	0800abe0 	.word	0x0800abe0
 8004bac:	0800abe4 	.word	0x0800abe4

08004bb0 <SpiritManagementGetRangeExtender>:
* @brief  returns the spirit1 range extender type
* @param  None
* @retval RangeExtType
*/
RangeExtType SpiritManagementGetRangeExtender(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  return xRangeExtType;
 8004bb4:	4b03      	ldr	r3, [pc, #12]	; (8004bc4 <SpiritManagementGetRangeExtender+0x14>)
 8004bb6:	781b      	ldrb	r3, [r3, #0]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	200004ac 	.word	0x200004ac

08004bc8 <Spirit1GpioIrqInit>:
* @brief  this function intializes the spirit1 gpio irq for TX and Rx
* @param  None
* @retval None
*/
void Spirit1GpioIrqInit(SGpioInit *pGpioIRQ)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Spirit IRQ config */
  SpiritGpioInit(pGpioIRQ);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7fd fd1b 	bl	800260c <SpiritGpioInit>
}
 8004bd6:	bf00      	nop
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <Spirit1RadioInit>:
* @brief  this function used to receive RX packet
* @param  None
* @retval None
*/
void Spirit1RadioInit(SRadioInit *pRadioInit)
{    
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  /* Spirit Radio config */
  SpiritRadioInit(pRadioInit);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7fe fb02 	bl	80031f0 <SpiritRadioInit>

}
 8004bec:	bf00      	nop
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <Spirit1SetPower>:
* @brief  this function sets the radio power
* @param  uint8_t cIndex, float fPowerdBm
* @retval None
*/
void Spirit1SetPower(uint8_t cIndex, float fPowerdBm)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	ed87 0a00 	vstr	s0, [r7]
 8004c00:	71fb      	strb	r3, [r7, #7]
  /* Spirit Radio set power */
  SpiritRadioSetPALeveldBm(cIndex,fPowerdBm);
 8004c02:	79fb      	ldrb	r3, [r7, #7]
 8004c04:	ed97 0a00 	vldr	s0, [r7]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff fb5d 	bl	80042c8 <SpiritRadioSetPALeveldBm>
  SpiritRadioSetPALevelMaxIndex(cIndex);
 8004c0e:	79fb      	ldrb	r3, [r7, #7]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff fbaf 	bl	8004374 <SpiritRadioSetPALevelMaxIndex>
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <Spirit1PacketConfig>:
* @brief  this function sets the packet configuration according to the protocol used
* @param  None
* @retval None
*/
void Spirit1PacketConfig(void)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	af00      	add	r7, sp, #0
  
  STackProtocolInit();
   
#elif defined(USE_BASIC_PROTOCOL)
  
  BasicProtocolInit();
 8004c22:	f7fc ff0b 	bl	8001a3c <BasicProtocolInit>
  
#endif
}
 8004c26:	bf00      	nop
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <Spirit1SetPayloadlength>:
* @brief  this function sets the payload length
* @param  uint8_t length
* @retval None
*/
void Spirit1SetPayloadlength(uint8_t length)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b082      	sub	sp, #8
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	4603      	mov	r3, r0
 8004c32:	71fb      	strb	r3, [r7, #7]
    /* Payload length config */
  SpiritPktStackSetPayloadLength(length);
  
#elif defined(USE_BASIC_PROTOCOL)
  /* payload length config */
  SpiritPktBasicSetPayloadLength(length);
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7fe f98f 	bl	8002f5c <SpiritPktBasicSetPayloadLength>
#endif
}
 8004c3e:	bf00      	nop
 8004c40:	3708      	adds	r7, #8
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <Spirit1SetDestinationAddress>:
* @brief  this function sets the destination address
* @param  uint8_t adress
* @retval None
*/
void Spirit1SetDestinationAddress(uint8_t address)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b082      	sub	sp, #8
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	71fb      	strb	r3, [r7, #7]
#if defined(USE_STack_PROTOCOL)
  /* Destination address */
  SpiritPktStackSetDestinationAddress(address);
#elif defined(USE_BASIC_PROTOCOL)
  /* destination address */
  SpiritPktBasicSetDestinationAddress(address);
 8004c50:	79fb      	ldrb	r3, [r7, #7]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fe fa0e 	bl	8003074 <SpiritPktCommonSetDestinationAddress>
#endif
}
 8004c58:	bf00      	nop
 8004c5a:	3708      	adds	r7, #8
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <Spirit1EnableTxIrq>:
* @brief  this function enables the Tx IRQ
* @param  None
* @retval None
*/
void Spirit1EnableTxIrq(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* Spirit IRQs enable */
  SpiritIrq(TX_DATA_SENT, S_ENABLE); 
 8004c64:	2101      	movs	r1, #1
 8004c66:	2004      	movs	r0, #4
 8004c68:	f7fd fd1a 	bl	80026a0 <SpiritIrq>
#if defined(USE_STack_LLP)
  SpiritIrq(MAX_RE_TX_REACH, S_ENABLE);
#endif  
}
 8004c6c:	bf00      	nop
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <Spirit1EnableRxIrq>:
* @brief  this function enables the Rx IRQ
* @param  None
* @retval None
*/
void Spirit1EnableRxIrq(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
    /* Spirit IRQs enable */
  SpiritIrq(RX_DATA_READY, S_ENABLE);
 8004c74:	2101      	movs	r1, #1
 8004c76:	2001      	movs	r0, #1
 8004c78:	f7fd fd12 	bl	80026a0 <SpiritIrq>
  SpiritIrq(RX_DATA_DISC, S_ENABLE); 
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	2002      	movs	r0, #2
 8004c80:	f7fd fd0e 	bl	80026a0 <SpiritIrq>
  SpiritIrq(RX_TIMEOUT, S_ENABLE);
 8004c84:	2101      	movs	r1, #1
 8004c86:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8004c8a:	f7fd fd09 	bl	80026a0 <SpiritIrq>
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <Spirit1DisableIrq>:
* @brief  this function disable IRQs
* @param  None
* @retval None
*/
void Spirit1DisableIrq(void)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	af00      	add	r7, sp, #0
  /* Spirit IRQs enable */
  SpiritIrqDeInit(NULL);
 8004c96:	2000      	movs	r0, #0
 8004c98:	f7fd fcdc 	bl	8002654 <SpiritIrqDeInit>
}
 8004c9c:	bf00      	nop
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <Spirit1SetRxTimeout>:
* @brief  this function set the receive timeout period
* @param  None
* @retval None
*/
void Spirit1SetRxTimeout(float cRxTimeOut)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	ed87 0a01 	vstr	s0, [r7, #4]
  if(cRxTimeOut == 0)
 8004caa:	edd7 7a01 	vldr	s15, [r7, #4]
 8004cae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cb6:	d106      	bne.n	8004cc6 <Spirit1SetRxTimeout+0x26>
  {
    /* rx timeout config */
    SET_INFINITE_RX_TIMEOUT();
 8004cb8:	2000      	movs	r0, #0
 8004cba:	f7ff fcff 	bl	80046bc <SpiritTimerSetRxTimeoutCounter>
    SpiritTimerSetRxTimeoutStopCondition(ANY_ABOVE_THRESHOLD);
 8004cbe:	200f      	movs	r0, #15
 8004cc0:	f7ff fe4a 	bl	8004958 <SpiritTimerSetRxTimeoutStopCondition>
    /* RX timeout config */
    SpiritTimerSetRxTimeoutMs(cRxTimeOut);
    Spirit1EnableSQI();
    SpiritTimerSetRxTimeoutStopCondition(RSSI_AND_SQI_ABOVE_THRESHOLD);  
  }
}
 8004cc4:	e008      	b.n	8004cd8 <Spirit1SetRxTimeout+0x38>
    SpiritTimerSetRxTimeoutMs(cRxTimeOut);
 8004cc6:	ed97 0a01 	vldr	s0, [r7, #4]
 8004cca:	f7ff fcd1 	bl	8004670 <SpiritTimerSetRxTimeoutMs>
    Spirit1EnableSQI();
 8004cce:	f000 f812 	bl	8004cf6 <Spirit1EnableSQI>
    SpiritTimerSetRxTimeoutStopCondition(RSSI_AND_SQI_ABOVE_THRESHOLD);  
 8004cd2:	2006      	movs	r0, #6
 8004cd4:	f7ff fe40 	bl	8004958 <SpiritTimerSetRxTimeoutStopCondition>
}
 8004cd8:	bf00      	nop
 8004cda:	3708      	adds	r7, #8
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <Spirit1SetRssiTH>:
* @brief  this function sets the RSSI threshold
* @param  int dbmValue
* @retval None
*/
void Spirit1SetRssiTH(int dbmValue)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  SpiritQiSetRssiThresholddBm(dbmValue);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f7fe fa61 	bl	80031b0 <SpiritQiSetRssiThresholddBm>
}
 8004cee:	bf00      	nop
 8004cf0:	3708      	adds	r7, #8
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <Spirit1EnableSQI>:
* @brief  this function enables SQI check
* @param  None
* @retval None
*/
void Spirit1EnableSQI(void)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	af00      	add	r7, sp, #0
  /* enable SQI check */
  SpiritQiSetSqiThreshold(SQI_TH_0);
 8004cfa:	2000      	movs	r0, #0
 8004cfc:	f7fe fa24 	bl	8003148 <SpiritQiSetSqiThreshold>
  SpiritQiSqiCheck(S_ENABLE);
 8004d00:	2001      	movs	r0, #1
 8004d02:	f7fe f9e9 	bl	80030d8 <SpiritQiSqiCheck>
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <Spirit1StartRx>:
* @brief  this function starts the RX process
* @param  None
* @retval None
*/
void Spirit1StartRx(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  if(g_xStatus.MC_STATE==MC_STATE_RX)
 8004d10:	4b08      	ldr	r3, [pc, #32]	; (8004d34 <Spirit1StartRx+0x28>)
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b33      	cmp	r3, #51	; 0x33
 8004d1c:	d102      	bne.n	8004d24 <Spirit1StartRx+0x18>
  {
    SpiritCmdStrobeSabort();
 8004d1e:	2067      	movs	r0, #103	; 0x67
 8004d20:	f7fd fb90 	bl	8002444 <SpiritCmdStrobeCommand>
  }
  /* RX command */
  SpiritCmdStrobeRx();
 8004d24:	f7fd ff84 	bl	8002c30 <SpiritManagementWaCmdStrobeRx>
 8004d28:	2061      	movs	r0, #97	; 0x61
 8004d2a:	f7fd fb8b 	bl	8002444 <SpiritCmdStrobeCommand>
}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	200005d8 	.word	0x200005d8

08004d38 <Spirit1GetRxPacket>:
* @brief  this function receives the data
* @param  None
* @retval None
*/
void Spirit1GetRxPacket(uint8_t *buffer, uint8_t *cRxData )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint8_t noofbytes = 0;
 8004d42:	2300      	movs	r3, #0
 8004d44:	73fb      	strb	r3, [r7, #15]
  /* when rx data ready read the number of received bytes */
  *cRxData=SpiritLinearFifoReadNumElementsRxFifo();
 8004d46:	f7fd fd5d 	bl	8002804 <SpiritLinearFifoReadNumElementsRxFifo>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	701a      	strb	r2, [r3, #0]
  noofbytes = *cRxData;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	73fb      	strb	r3, [r7, #15]
    /* read the RX FIFO */
  SpiritSpiReadLinearFifo(noofbytes, buffer);
 8004d58:	7bfb      	ldrb	r3, [r7, #15]
 8004d5a:	6879      	ldr	r1, [r7, #4]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fccd 	bl	80056fc <RadioSpiReadFifo>
  
  SpiritCmdStrobeFlushRxFifo();
 8004d62:	2071      	movs	r0, #113	; 0x71
 8004d64:	f7fd fb6e 	bl	8002444 <SpiritCmdStrobeCommand>
}
 8004d68:	bf00      	nop
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <Spirit1StartTx>:
* @brief  this function starts the TX process
* @param  None
* @retval None
*/
void Spirit1StartTx(uint8_t *buffer, uint8_t size )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	70fb      	strb	r3, [r7, #3]
  if(g_xStatus.MC_STATE==MC_STATE_RX)
 8004d7c:	4b15      	ldr	r3, [pc, #84]	; (8004dd4 <Spirit1StartTx+0x64>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b33      	cmp	r3, #51	; 0x33
 8004d88:	d102      	bne.n	8004d90 <Spirit1StartTx+0x20>
  {
    SpiritCmdStrobeSabort();
 8004d8a:	2067      	movs	r0, #103	; 0x67
 8004d8c:	f7fd fb5a 	bl	8002444 <SpiritCmdStrobeCommand>
  }
  
#ifdef CSMA_ENABLE
  
    /* Enable CSMA */
    SpiritRadioPersistenRx(S_DISABLE);
 8004d90:	2000      	movs	r0, #0
 8004d92:	f7ff fb7d 	bl	8004490 <SpiritRadioPersistenRx>
    SpiritRadioCsBlanking(S_DISABLE);
 8004d96:	2000      	movs	r0, #0
 8004d98:	f7ff fb4a 	bl	8004430 <SpiritRadioCsBlanking>

    SpiritCsmaInit(&xCsmaInit);
 8004d9c:	480e      	ldr	r0, [pc, #56]	; (8004dd8 <Spirit1StartTx+0x68>)
 8004d9e:	f7fd fb69 	bl	8002474 <SpiritCsmaInit>
    SpiritCsma(S_ENABLE);
 8004da2:	2001      	movs	r0, #1
 8004da4:	f7fd fbca 	bl	800253c <SpiritCsma>
    SpiritQiSetRssiThresholddBm(CSMA_RSSI_THRESHOLD);
 8004da8:	f06f 0069 	mvn.w	r0, #105	; 0x69
 8004dac:	f7fe fa00 	bl	80031b0 <SpiritQiSetRssiThresholddBm>
    
#endif 
  
  /* fit the TX FIFO */
  SpiritCmdStrobeFlushTxFifo();
 8004db0:	2072      	movs	r0, #114	; 0x72
 8004db2:	f7fd fb47 	bl	8002444 <SpiritCmdStrobeCommand>
  
  SpiritSpiWriteLinearFifo(size, buffer);
 8004db6:	78fb      	ldrb	r3, [r7, #3]
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fbf4 	bl	80055a8 <RadioSpiWriteFifo>
  
  /* send the TX command */
  SpiritCmdStrobeTx();
 8004dc0:	f7fd fefe 	bl	8002bc0 <SpiritManagementWaCmdStrobeTx>
 8004dc4:	2060      	movs	r0, #96	; 0x60
 8004dc6:	f7fd fb3d 	bl	8002444 <SpiritCmdStrobeCommand>
}
 8004dca:	bf00      	nop
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	200005d8 	.word	0x200005d8
 8004dd8:	2000007c 	.word	0x2000007c

08004ddc <Spirit1ClearIRQ>:
* @brief  this function clear the IRQ status
* @param  None
* @retval None
*/
void Spirit1ClearIRQ(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  SpiritIrqClearStatus();
 8004de0:	f7fd fcf8 	bl	80027d4 <SpiritIrqClearStatus>
}
 8004de4:	bf00      	nop
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <BSP_LED_Init>:
  *          This parameter can be one of the following values:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	4603      	mov	r3, r0
 8004df0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004df2:	79fb      	ldrb	r3, [r7, #7]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10d      	bne.n	8004e14 <BSP_LED_Init+0x2c>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	60bb      	str	r3, [r7, #8]
 8004dfc:	4b15      	ldr	r3, [pc, #84]	; (8004e54 <BSP_LED_Init+0x6c>)
 8004dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e00:	4a14      	ldr	r2, [pc, #80]	; (8004e54 <BSP_LED_Init+0x6c>)
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	6313      	str	r3, [r2, #48]	; 0x30
 8004e08:	4b12      	ldr	r3, [pc, #72]	; (8004e54 <BSP_LED_Init+0x6c>)
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	60bb      	str	r3, [r7, #8]
 8004e12:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = LED_PIN[Led];
 8004e14:	2320      	movs	r3, #32
 8004e16:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e20:	2303      	movs	r3, #3
 8004e22:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpioinitstruct);
 8004e24:	79fb      	ldrb	r3, [r7, #7]
 8004e26:	4a0c      	ldr	r2, [pc, #48]	; (8004e58 <BSP_LED_Init+0x70>)
 8004e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e2c:	f107 020c 	add.w	r2, r7, #12
 8004e30:	4611      	mov	r1, r2
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 ff08 	bl	8005c48 <HAL_GPIO_Init>

  /* Reset PIN to switch off the LED */
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	4a07      	ldr	r2, [pc, #28]	; (8004e58 <BSP_LED_Init+0x70>)
 8004e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e40:	2120      	movs	r1, #32
 8004e42:	2200      	movs	r2, #0
 8004e44:	4618      	mov	r0, r3
 8004e46:	f001 f963 	bl	8006110 <HAL_GPIO_WritePin>
}
 8004e4a:	bf00      	nop
 8004e4c:	3720      	adds	r7, #32
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	40023800 	.word	0x40023800
 8004e58:	20000140 	.word	0x20000140

08004e5c <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	4603      	mov	r3, r0
 8004e64:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004e66:	79fb      	ldrb	r3, [r7, #7]
 8004e68:	4a05      	ldr	r2, [pc, #20]	; (8004e80 <BSP_LED_Off+0x24>)
 8004e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e6e:	2120      	movs	r1, #32
 8004e70:	2200      	movs	r2, #0
 8004e72:	4618      	mov	r0, r3
 8004e74:	f001 f94c 	bl	8006110 <HAL_GPIO_WritePin>
}
 8004e78:	bf00      	nop
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	20000140 	.word	0x20000140

08004e84 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	4a05      	ldr	r2, [pc, #20]	; (8004ea8 <BSP_LED_Toggle+0x24>)
 8004e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e96:	2220      	movs	r2, #32
 8004e98:	4611      	mov	r1, r2
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f001 f951 	bl	8006142 <HAL_GPIO_TogglePin>
}
 8004ea0:	bf00      	nop
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	20000140 	.word	0x20000140

08004eac <RadioGpioInit>:
*         @arg RADIO_MODE_EXTI_IN: MCU GPIO will be connected to EXTI line with interrupt
*         generation capability.
* @retval None.
*/
void RadioGpioInit(RadioGpioPin xGpio, RadioGpioMode xGpioMode)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b08a      	sub	sp, #40	; 0x28
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	460a      	mov	r2, r1
 8004eb6:	71fb      	strb	r3, [r7, #7]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RADIO_GPIO_PIN(xGpio));
  assert_param(IS_RADIO_GPIO_MODE(xGpioMode));
  
  /* GPIO Ports Clock Enable */
  __GPIOA_CLK_ENABLE();
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	613b      	str	r3, [r7, #16]
 8004ec0:	4b36      	ldr	r3, [pc, #216]	; (8004f9c <RadioGpioInit+0xf0>)
 8004ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec4:	4a35      	ldr	r2, [pc, #212]	; (8004f9c <RadioGpioInit+0xf0>)
 8004ec6:	f043 0301 	orr.w	r3, r3, #1
 8004eca:	6313      	str	r3, [r2, #48]	; 0x30
 8004ecc:	4b33      	ldr	r3, [pc, #204]	; (8004f9c <RadioGpioInit+0xf0>)
 8004ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	693b      	ldr	r3, [r7, #16]
  __GPIOC_CLK_ENABLE();
 8004ed8:	2300      	movs	r3, #0
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	4b2f      	ldr	r3, [pc, #188]	; (8004f9c <RadioGpioInit+0xf0>)
 8004ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee0:	4a2e      	ldr	r2, [pc, #184]	; (8004f9c <RadioGpioInit+0xf0>)
 8004ee2:	f043 0304 	orr.w	r3, r3, #4
 8004ee6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ee8:	4b2c      	ldr	r3, [pc, #176]	; (8004f9c <RadioGpioInit+0xf0>)
 8004eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
  __GPIOB_CLK_ENABLE();
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	60bb      	str	r3, [r7, #8]
 8004ef8:	4b28      	ldr	r3, [pc, #160]	; (8004f9c <RadioGpioInit+0xf0>)
 8004efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efc:	4a27      	ldr	r2, [pc, #156]	; (8004f9c <RadioGpioInit+0xf0>)
 8004efe:	f043 0302 	orr.w	r3, r3, #2
 8004f02:	6313      	str	r3, [r2, #48]	; 0x30
 8004f04:	4b25      	ldr	r3, [pc, #148]	; (8004f9c <RadioGpioInit+0xf0>)
 8004f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	60bb      	str	r3, [r7, #8]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
  
  /* Configures MCU GPIO */
  if (xGpioMode == RADIO_MODE_GPIO_OUT)
 8004f10:	79bb      	ldrb	r3, [r7, #6]
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d102      	bne.n	8004f1c <RadioGpioInit+0x70>
  {
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f16:	2301      	movs	r3, #1
 8004f18:	61bb      	str	r3, [r7, #24]
 8004f1a:	e001      	b.n	8004f20 <RadioGpioInit+0x74>
  }
  else
  {
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	61bb      	str	r3, [r7, #24]
  }
  
  GPIO_InitStruct.Pin = aRADIO_GPIO_PIN[xGpio];
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	4a1f      	ldr	r2, [pc, #124]	; (8004fa0 <RadioGpioInit+0xf4>)
 8004f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = aRADIO_GPIO_PUPD[xGpio];
 8004f2a:	79fb      	ldrb	r3, [r7, #7]
 8004f2c:	4a1d      	ldr	r2, [pc, #116]	; (8004fa4 <RadioGpioInit+0xf8>)
 8004f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = aRADIO_GPIO_SPEED[xGpio];
 8004f34:	79fb      	ldrb	r3, [r7, #7]
 8004f36:	4a1c      	ldr	r2, [pc, #112]	; (8004fa8 <RadioGpioInit+0xfc>)
 8004f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(aRADIO_GPIO_PORT[xGpio], &GPIO_InitStruct);
 8004f3e:	79fb      	ldrb	r3, [r7, #7]
 8004f40:	4a1a      	ldr	r2, [pc, #104]	; (8004fac <RadioGpioInit+0x100>)
 8004f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f46:	f107 0214 	add.w	r2, r7, #20
 8004f4a:	4611      	mov	r1, r2
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f000 fe7b 	bl	8005c48 <HAL_GPIO_Init>
  
  if (xGpioMode == RADIO_MODE_EXTI_IN)
 8004f52:	79bb      	ldrb	r3, [r7, #6]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d11d      	bne.n	8004f94 <RadioGpioInit+0xe8>
  {
    GPIO_InitStruct.Pin = aRADIO_GPIO_PIN[xGpio];
 8004f58:	79fb      	ldrb	r3, [r7, #7]
 8004f5a:	4a11      	ldr	r2, [pc, #68]	; (8004fa0 <RadioGpioInit+0xf4>)
 8004f5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = aRADIO_GPIO_PUPD[xGpio];
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	4a0f      	ldr	r2, [pc, #60]	; (8004fa4 <RadioGpioInit+0xf8>)
 8004f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = aRADIO_GPIO_SPEED[xGpio];
 8004f6c:	79fb      	ldrb	r3, [r7, #7]
 8004f6e:	4a0e      	ldr	r2, [pc, #56]	; (8004fa8 <RadioGpioInit+0xfc>)
 8004f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = aRADIO_GPIO_EXTI_MODE[xGpio];
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	4a0d      	ldr	r2, [pc, #52]	; (8004fb0 <RadioGpioInit+0x104>)
 8004f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(aRADIO_GPIO_PORT[xGpio], &GPIO_InitStruct);
 8004f80:	79fb      	ldrb	r3, [r7, #7]
 8004f82:	4a0a      	ldr	r2, [pc, #40]	; (8004fac <RadioGpioInit+0x100>)
 8004f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f88:	f107 0214 	add.w	r2, r7, #20
 8004f8c:	4611      	mov	r1, r2
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fe5a 	bl	8005c48 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    /*  NVIC_SetPriority((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]), 0x02); */
    /*  HAL_NVIC_EnableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]));     */
  } 
}
 8004f94:	bf00      	nop
 8004f96:	3728      	adds	r7, #40	; 0x28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	0800ad68 	.word	0x0800ad68
 8004fa4:	0800ad88 	.word	0x0800ad88
 8004fa8:	0800ad74 	.word	0x0800ad74
 8004fac:	20000144 	.word	0x20000144
 8004fb0:	0800ad9c 	.word	0x0800ad9c

08004fb4 <RadioGpioInterruptCmd>:
*         @arg ENABLE: Interrupt is enabled
*         @arg DISABLE: Interrupt is disabled
* @retval None.
*/
void RadioGpioInterruptCmd(RadioGpioPin xGpio, uint8_t nPreemption, uint8_t nSubpriority, FunctionalState xNewState)
{
 8004fb4:	b590      	push	{r4, r7, lr}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	4604      	mov	r4, r0
 8004fbc:	4608      	mov	r0, r1
 8004fbe:	4611      	mov	r1, r2
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	4623      	mov	r3, r4
 8004fc4:	71fb      	strb	r3, [r7, #7]
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	71bb      	strb	r3, [r7, #6]
 8004fca:	460b      	mov	r3, r1
 8004fcc:	717b      	strb	r3, [r7, #5]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	713b      	strb	r3, [r7, #4]
  HAL_NVIC_SetPriority((IRQn_Type) (aRADIO_GPIO_IRQn[xGpio]), nPreemption, nSubpriority);
 8004fd2:	79fb      	ldrb	r3, [r7, #7]
 8004fd4:	4a0e      	ldr	r2, [pc, #56]	; (8005010 <RadioGpioInterruptCmd+0x5c>)
 8004fd6:	5cd3      	ldrb	r3, [r2, r3]
 8004fd8:	b25b      	sxtb	r3, r3
 8004fda:	79b9      	ldrb	r1, [r7, #6]
 8004fdc:	797a      	ldrb	r2, [r7, #5]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 fdcb 	bl	8005b7a <HAL_NVIC_SetPriority>
  if (!xNewState)
 8004fe4:	793b      	ldrb	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d107      	bne.n	8004ffa <RadioGpioInterruptCmd+0x46>
  {
    HAL_NVIC_DisableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio])); 
 8004fea:	79fb      	ldrb	r3, [r7, #7]
 8004fec:	4a08      	ldr	r2, [pc, #32]	; (8005010 <RadioGpioInterruptCmd+0x5c>)
 8004fee:	5cd3      	ldrb	r3, [r2, r3]
 8004ff0:	b25b      	sxtb	r3, r3
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fdeb 	bl	8005bce <HAL_NVIC_DisableIRQ>
  }
  else
  {
    HAL_NVIC_EnableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]));
  }
}
 8004ff8:	e006      	b.n	8005008 <RadioGpioInterruptCmd+0x54>
    HAL_NVIC_EnableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]));
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	4a04      	ldr	r2, [pc, #16]	; (8005010 <RadioGpioInterruptCmd+0x5c>)
 8004ffe:	5cd3      	ldrb	r3, [r2, r3]
 8005000:	b25b      	sxtb	r3, r3
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fdd5 	bl	8005bb2 <HAL_NVIC_EnableIRQ>
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	bd90      	pop	{r4, r7, pc}
 8005010:	0800adac 	.word	0x0800adac

08005014 <RadioShieldLedInit>:
*   This parameter can be one of the following values:
* @arg    Led_t Led
* @retval None
*/
void RadioShieldLedInit(Led_t Led)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b088      	sub	sp, #32
 8005018:	af00      	add	r7, sp, #0
 800501a:	4603      	mov	r3, r0
 800501c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  RADIO_SHIELD_LED_GPIO_CLK_ENABLE();
 800501e:	2300      	movs	r3, #0
 8005020:	60bb      	str	r3, [r7, #8]
 8005022:	4b11      	ldr	r3, [pc, #68]	; (8005068 <RadioShieldLedInit+0x54>)
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	4a10      	ldr	r2, [pc, #64]	; (8005068 <RadioShieldLedInit+0x54>)
 8005028:	f043 0302 	orr.w	r3, r3, #2
 800502c:	6313      	str	r3, [r2, #48]	; 0x30
 800502e:	4b0e      	ldr	r3, [pc, #56]	; (8005068 <RadioShieldLedInit+0x54>)
 8005030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	60bb      	str	r3, [r7, #8]
 8005038:	68bb      	ldr	r3, [r7, #8]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = aLED_GPIO_PIN[Led];
 800503a:	2310      	movs	r3, #16
 800503c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800503e:	2301      	movs	r3, #1
 8005040:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005042:	2301      	movs	r3, #1
 8005044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005046:	2303      	movs	r3, #3
 8005048:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(aLED_GPIO_PORT[Led], &GPIO_InitStruct);
 800504a:	79fb      	ldrb	r3, [r7, #7]
 800504c:	4a07      	ldr	r2, [pc, #28]	; (800506c <RadioShieldLedInit+0x58>)
 800504e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005052:	f107 020c 	add.w	r2, r7, #12
 8005056:	4611      	mov	r1, r2
 8005058:	4618      	mov	r0, r3
 800505a:	f000 fdf5 	bl	8005c48 <HAL_GPIO_Init>
}
 800505e:	bf00      	nop
 8005060:	3720      	adds	r7, #32
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	40023800 	.word	0x40023800
 800506c:	20000158 	.word	0x20000158

08005070 <RadioShieldLedOn>:
*   This parameter can be one of following parameters:
* @arg  Led_t Led
* @retval None
*/
void RadioShieldLedOn(Led_t Led)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(aLED_GPIO_PORT[Led], aLED_GPIO_PIN[Led], GPIO_PIN_SET); 
 800507a:	79fb      	ldrb	r3, [r7, #7]
 800507c:	4a05      	ldr	r2, [pc, #20]	; (8005094 <RadioShieldLedOn+0x24>)
 800507e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005082:	2110      	movs	r1, #16
 8005084:	2201      	movs	r2, #1
 8005086:	4618      	mov	r0, r3
 8005088:	f001 f842 	bl	8006110 <HAL_GPIO_WritePin>
}
 800508c:	bf00      	nop
 800508e:	3708      	adds	r7, #8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	20000158 	.word	0x20000158

08005098 <RadioShieldLedOff>:
*   This parameter can be one of following parameters:
* @arg Led_t Led
* @retval None
*/
void RadioShieldLedOff(Led_t Led)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(aLED_GPIO_PORT[Led], aLED_GPIO_PIN[Led], GPIO_PIN_RESET); 
 80050a2:	79fb      	ldrb	r3, [r7, #7]
 80050a4:	4a05      	ldr	r2, [pc, #20]	; (80050bc <RadioShieldLedOff+0x24>)
 80050a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050aa:	2110      	movs	r1, #16
 80050ac:	2200      	movs	r2, #0
 80050ae:	4618      	mov	r0, r3
 80050b0:	f001 f82e 	bl	8006110 <HAL_GPIO_WritePin>
}
 80050b4:	bf00      	nop
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	20000158 	.word	0x20000158

080050c0 <RadioShieldLedToggle>:
*   This parameter can be one of following parameters:
* @arg Led_t Led
* @retval None
*/
void RadioShieldLedToggle(Led_t Led)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(aLED_GPIO_PORT[Led], aLED_GPIO_PIN[Led]);
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	4a05      	ldr	r2, [pc, #20]	; (80050e4 <RadioShieldLedToggle+0x24>)
 80050ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d2:	2210      	movs	r2, #16
 80050d4:	4611      	mov	r1, r2
 80050d6:	4618      	mov	r0, r3
 80050d8:	f001 f833 	bl	8006142 <HAL_GPIO_TogglePin>
}
 80050dc:	bf00      	nop
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	20000158 	.word	0x20000158

080050e8 <RadioSpiInit>:
* @brief  Initializes SPI HAL.
* @param  None
* @retval None
*/
void RadioSpiInit(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&pSpiHandle) == HAL_SPI_STATE_RESET)
 80050ec:	4818      	ldr	r0, [pc, #96]	; (8005150 <RadioSpiInit+0x68>)
 80050ee:	f002 f81f 	bl	8007130 <HAL_SPI_GetState>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d128      	bne.n	800514a <RadioSpiInit+0x62>
  {
    /* SPI Config */
    pSpiHandle.Instance               = RADIO_SPI;
 80050f8:	4b15      	ldr	r3, [pc, #84]	; (8005150 <RadioSpiInit+0x68>)
 80050fa:	4a16      	ldr	r2, [pc, #88]	; (8005154 <RadioSpiInit+0x6c>)
 80050fc:	601a      	str	r2, [r3, #0]
    pSpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80050fe:	4b14      	ldr	r3, [pc, #80]	; (8005150 <RadioSpiInit+0x68>)
 8005100:	2208      	movs	r2, #8
 8005102:	61da      	str	r2, [r3, #28]
    pSpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 8005104:	4b12      	ldr	r3, [pc, #72]	; (8005150 <RadioSpiInit+0x68>)
 8005106:	2200      	movs	r2, #0
 8005108:	609a      	str	r2, [r3, #8]
    pSpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800510a:	4b11      	ldr	r3, [pc, #68]	; (8005150 <RadioSpiInit+0x68>)
 800510c:	2200      	movs	r2, #0
 800510e:	615a      	str	r2, [r3, #20]
    pSpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8005110:	4b0f      	ldr	r3, [pc, #60]	; (8005150 <RadioSpiInit+0x68>)
 8005112:	2200      	movs	r2, #0
 8005114:	611a      	str	r2, [r3, #16]
    pSpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 8005116:	4b0e      	ldr	r3, [pc, #56]	; (8005150 <RadioSpiInit+0x68>)
 8005118:	2200      	movs	r2, #0
 800511a:	629a      	str	r2, [r3, #40]	; 0x28
    pSpiHandle.Init.CRCPolynomial     = 7;
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <RadioSpiInit+0x68>)
 800511e:	2207      	movs	r2, #7
 8005120:	62da      	str	r2, [r3, #44]	; 0x2c
    pSpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 8005122:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <RadioSpiInit+0x68>)
 8005124:	2200      	movs	r2, #0
 8005126:	60da      	str	r2, [r3, #12]
    pSpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8005128:	4b09      	ldr	r3, [pc, #36]	; (8005150 <RadioSpiInit+0x68>)
 800512a:	2200      	movs	r2, #0
 800512c:	621a      	str	r2, [r3, #32]
    pSpiHandle.Init.NSS               = SPI_NSS_SOFT;
 800512e:	4b08      	ldr	r3, [pc, #32]	; (8005150 <RadioSpiInit+0x68>)
 8005130:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005134:	619a      	str	r2, [r3, #24]
    pSpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 8005136:	4b06      	ldr	r3, [pc, #24]	; (8005150 <RadioSpiInit+0x68>)
 8005138:	2200      	movs	r2, #0
 800513a:	625a      	str	r2, [r3, #36]	; 0x24
    pSpiHandle.Init.Mode              = SPI_MODE_MASTER;
 800513c:	4b04      	ldr	r3, [pc, #16]	; (8005150 <RadioSpiInit+0x68>)
 800513e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005142:	605a      	str	r2, [r3, #4]

    //HAL_SPI_MspInit(&pSpiHandle);
    HAL_SPI_Init(&pSpiHandle);
 8005144:	4802      	ldr	r0, [pc, #8]	; (8005150 <RadioSpiInit+0x68>)
 8005146:	f001 fc91 	bl	8006a6c <HAL_SPI_Init>
  }
}
 800514a:	bf00      	nop
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	200005dc 	.word	0x200005dc
 8005154:	40013000 	.word	0x40013000

08005158 <SPI_Write>:
* @brief  SPI Write a byte to device
* @param  Value: value to be written
* @retval None
*/
static void SPI_Write(uint8_t Value)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005162:	2300      	movs	r3, #0
 8005164:	73fb      	strb	r3, [r7, #15]
  
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 8005166:	bf00      	nop
 8005168:	4b0c      	ldr	r3, [pc, #48]	; (800519c <SPI_Write+0x44>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b02      	cmp	r3, #2
 8005174:	d1f8      	bne.n	8005168 <SPI_Write+0x10>
  status = HAL_SPI_Transmit(&pSpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8005176:	4b0a      	ldr	r3, [pc, #40]	; (80051a0 <SPI_Write+0x48>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	1df9      	adds	r1, r7, #7
 800517c:	2201      	movs	r2, #1
 800517e:	4807      	ldr	r0, [pc, #28]	; (800519c <SPI_Write+0x44>)
 8005180:	f001 fd00 	bl	8006b84 <HAL_SPI_Transmit>
 8005184:	4603      	mov	r3, r0
 8005186:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if (status != HAL_OK)
 8005188:	7bfb      	ldrb	r3, [r7, #15]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <SPI_Write+0x3a>
  {
    /* Execute user timeout callback */
    SPI_Error();
 800518e:	f000 f809 	bl	80051a4 <SPI_Error>
  }
}
 8005192:	bf00      	nop
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	200005dc 	.word	0x200005dc
 80051a0:	2000015c 	.word	0x2000015c

080051a4 <SPI_Error>:
* @brief  SPI error treatment function
* @param  None
* @retval None
*/
static void SPI_Error(void)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&pSpiHandle);
 80051a8:	4803      	ldr	r0, [pc, #12]	; (80051b8 <SPI_Error+0x14>)
 80051aa:	f001 fcc3 	bl	8006b34 <HAL_SPI_DeInit>
  
  /* Re-Initiaize the SPI communication BUS */
  RadioSpiInit();
 80051ae:	f7ff ff9b 	bl	80050e8 <RadioSpiInit>
}
 80051b2:	bf00      	nop
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	200005dc 	.word	0x200005dc

080051bc <RadioSpiWriteRegisters>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval StatusBytes
*/
StatusBytes RadioSpiWriteRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b08a      	sub	sp, #40	; 0x28
 80051c0:	af02      	add	r7, sp, #8
 80051c2:	4603      	mov	r3, r0
 80051c4:	603a      	str	r2, [r7, #0]
 80051c6:	71fb      	strb	r3, [r7, #7]
 80051c8:	460b      	mov	r3, r1
 80051ca:	71bb      	strb	r3, [r7, #6]
  uint8_t aHeader[2] = {0};
 80051cc:	2300      	movs	r3, #0
 80051ce:	823b      	strh	r3, [r7, #16]
  uint16_t tmpstatus = 0x0000;
 80051d0:	2300      	movs	r3, #0
 80051d2:	81fb      	strh	r3, [r7, #14]
  radio_select_t selectedBand;
  
  StatusBytes *pStatus=(StatusBytes *)&tmpstatus;
 80051d4:	f107 030e 	add.w	r3, r7, #14
 80051d8:	61bb      	str	r3, [r7, #24]
  
  /* Built the aHeader bytes */
  aHeader[0] = WRITE_HEADER;
 80051da:	2300      	movs	r3, #0
 80051dc:	743b      	strb	r3, [r7, #16]
  aHeader[1] = cRegAddress;
 80051de:	79fb      	ldrb	r3, [r7, #7]
 80051e0:	747b      	strb	r3, [r7, #17]
  
  SPI_ENTER_CRITICAL();
 80051e2:	2300      	movs	r3, #0
 80051e4:	2204      	movs	r2, #4
 80051e6:	2104      	movs	r1, #4
 80051e8:	2003      	movs	r0, #3
 80051ea:	f7ff fee3 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  /* Puts the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 80051ee:	f7fc fc2f 	bl	8001a50 <bandSelect>
 80051f2:	4603      	mov	r3, r0
 80051f4:	81bb      	strh	r3, [r7, #12]
  if(selectedBand.conf_868 == SET)
 80051f6:	7b3b      	ldrb	r3, [r7, #12]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d10a      	bne.n	8005212 <RadioSpiWriteRegisters+0x56>
  {
	  RadioSpiHCSLow();
 80051fc:	2200      	movs	r2, #0
 80051fe:	2140      	movs	r1, #64	; 0x40
 8005200:	4841      	ldr	r0, [pc, #260]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 8005202:	f000 ff85 	bl	8006110 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8005206:	2201      	movs	r2, #1
 8005208:	2120      	movs	r1, #32
 800520a:	483f      	ldr	r0, [pc, #252]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 800520c:	f000 ff80 	bl	8006110 <HAL_GPIO_WritePin>
 8005210:	e017      	b.n	8005242 <RadioSpiWriteRegisters+0x86>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 8005212:	7b7b      	ldrb	r3, [r7, #13]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d10a      	bne.n	800522e <RadioSpiWriteRegisters+0x72>
	  {
		  RadioSpiHCSHigh();
 8005218:	2201      	movs	r2, #1
 800521a:	2140      	movs	r1, #64	; 0x40
 800521c:	483a      	ldr	r0, [pc, #232]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 800521e:	f000 ff77 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 8005222:	2200      	movs	r2, #0
 8005224:	2120      	movs	r1, #32
 8005226:	4838      	ldr	r0, [pc, #224]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 8005228:	f000 ff72 	bl	8006110 <HAL_GPIO_WritePin>
 800522c:	e009      	b.n	8005242 <RadioSpiWriteRegisters+0x86>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 800522e:	2200      	movs	r2, #0
 8005230:	2140      	movs	r1, #64	; 0x40
 8005232:	4835      	ldr	r0, [pc, #212]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 8005234:	f000 ff6c 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8005238:	2201      	movs	r2, #1
 800523a:	2120      	movs	r1, #32
 800523c:	4832      	ldr	r0, [pc, #200]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 800523e:	f000 ff67 	bl	8006110 <HAL_GPIO_WritePin>
	  }
  }
  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 8005242:	2300      	movs	r3, #0
 8005244:	817b      	strh	r3, [r7, #10]
 8005246:	e004      	b.n	8005252 <RadioSpiWriteRegisters+0x96>
 8005248:	897b      	ldrh	r3, [r7, #10]
 800524a:	b29b      	uxth	r3, r3
 800524c:	3301      	adds	r3, #1
 800524e:	b29b      	uxth	r3, r3
 8005250:	817b      	strh	r3, [r7, #10]
 8005252:	897b      	ldrh	r3, [r7, #10]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800525a:	d3f5      	bcc.n	8005248 <RadioSpiWriteRegisters+0x8c>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&(tmpstatus), 1, SpiTimeout);
 800525c:	4b2b      	ldr	r3, [pc, #172]	; (800530c <RadioSpiWriteRegisters+0x150>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f107 020e 	add.w	r2, r7, #14
 8005264:	f107 0110 	add.w	r1, r7, #16
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	2301      	movs	r3, #1
 800526c:	4828      	ldr	r0, [pc, #160]	; (8005310 <RadioSpiWriteRegisters+0x154>)
 800526e:	f001 fdbd 	bl	8006dec <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus << 8;  
 8005272:	89fb      	ldrh	r3, [r7, #14]
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	b29b      	uxth	r3, r3
 8005278:	81fb      	strh	r3, [r7, #14]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 800527a:	4b24      	ldr	r3, [pc, #144]	; (800530c <RadioSpiWriteRegisters+0x150>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f107 000e 	add.w	r0, r7, #14
 8005282:	f107 0210 	add.w	r2, r7, #16
 8005286:	1c51      	adds	r1, r2, #1
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	2301      	movs	r3, #1
 800528c:	4602      	mov	r2, r0
 800528e:	4820      	ldr	r0, [pc, #128]	; (8005310 <RadioSpiWriteRegisters+0x154>)
 8005290:	f001 fdac 	bl	8006dec <HAL_SPI_TransmitReceive>
  
  /* Writes the registers according to the number of bytes */
  for (int index = 0; index < cNbBytes; index++)
 8005294:	2300      	movs	r3, #0
 8005296:	61fb      	str	r3, [r7, #28]
 8005298:	e009      	b.n	80052ae <RadioSpiWriteRegisters+0xf2>
  {
    SPI_Write(pcBuffer[index]);
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	4413      	add	r3, r2
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7ff ff58 	bl	8005158 <SPI_Write>
  for (int index = 0; index < cNbBytes; index++)
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	3301      	adds	r3, #1
 80052ac:	61fb      	str	r3, [r7, #28]
 80052ae:	79bb      	ldrb	r3, [r7, #6]
 80052b0:	69fa      	ldr	r2, [r7, #28]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	dbf1      	blt.n	800529a <RadioSpiWriteRegisters+0xde>
  }
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 80052b6:	bf00      	nop
 80052b8:	4b15      	ldr	r3, [pc, #84]	; (8005310 <RadioSpiWriteRegisters+0x154>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d1f8      	bne.n	80052b8 <RadioSpiWriteRegisters+0xfc>
  /* Puts the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 80052c6:	2201      	movs	r2, #1
 80052c8:	2140      	movs	r1, #64	; 0x40
 80052ca:	480f      	ldr	r0, [pc, #60]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 80052cc:	f000 ff20 	bl	8006110 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 80052d0:	2201      	movs	r2, #1
 80052d2:	2120      	movs	r1, #32
 80052d4:	480c      	ldr	r0, [pc, #48]	; (8005308 <RadioSpiWriteRegisters+0x14c>)
 80052d6:	f000 ff1b 	bl	8006110 <HAL_GPIO_WritePin>

  
  SPI_EXIT_CRITICAL();
 80052da:	2301      	movs	r3, #1
 80052dc:	2204      	movs	r2, #4
 80052de:	2104      	movs	r1, #4
 80052e0:	2003      	movs	r0, #3
 80052e2:	f7ff fe67 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  return *pStatus;
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	f107 0314 	add.w	r3, r7, #20
 80052ec:	8812      	ldrh	r2, [r2, #0]
 80052ee:	801a      	strh	r2, [r3, #0]
 80052f0:	2300      	movs	r3, #0
 80052f2:	7d3a      	ldrb	r2, [r7, #20]
 80052f4:	f362 0307 	bfi	r3, r2, #0, #8
 80052f8:	7d7a      	ldrb	r2, [r7, #21]
 80052fa:	f362 230f 	bfi	r3, r2, #8, #8
  
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3720      	adds	r7, #32
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	40020400 	.word	0x40020400
 800530c:	2000015c 	.word	0x2000015c
 8005310:	200005dc 	.word	0x200005dc

08005314 <RadioSpiReadRegisters>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval StatusBytes
*/
StatusBytes RadioSpiReadRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08a      	sub	sp, #40	; 0x28
 8005318:	af02      	add	r7, sp, #8
 800531a:	4603      	mov	r3, r0
 800531c:	603a      	str	r2, [r7, #0]
 800531e:	71fb      	strb	r3, [r7, #7]
 8005320:	460b      	mov	r3, r1
 8005322:	71bb      	strb	r3, [r7, #6]
  uint16_t tmpstatus = 0x00;
 8005324:	2300      	movs	r3, #0
 8005326:	827b      	strh	r3, [r7, #18]
  radio_select_t selectedBand;
  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 8005328:	f107 0312 	add.w	r3, r7, #18
 800532c:	61bb      	str	r3, [r7, #24]
  
  uint8_t aHeader[2] = {0};
 800532e:	2300      	movs	r3, #0
 8005330:	81bb      	strh	r3, [r7, #12]
  uint8_t dummy = 0xFF;
 8005332:	23ff      	movs	r3, #255	; 0xff
 8005334:	72fb      	strb	r3, [r7, #11]
  
  /* Built the aHeader bytes */
  aHeader[0] = READ_HEADER;
 8005336:	2301      	movs	r3, #1
 8005338:	733b      	strb	r3, [r7, #12]
  aHeader[1] = cRegAddress;
 800533a:	79fb      	ldrb	r3, [r7, #7]
 800533c:	737b      	strb	r3, [r7, #13]
  
  SPI_ENTER_CRITICAL();
 800533e:	2300      	movs	r3, #0
 8005340:	2204      	movs	r2, #4
 8005342:	2104      	movs	r1, #4
 8005344:	2003      	movs	r0, #3
 8005346:	f7ff fe35 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  /* Put the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 800534a:	f7fc fb81 	bl	8001a50 <bandSelect>
 800534e:	4603      	mov	r3, r0
 8005350:	823b      	strh	r3, [r7, #16]
  if(selectedBand.conf_868 == SET)
 8005352:	7c3b      	ldrb	r3, [r7, #16]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d10a      	bne.n	800536e <RadioSpiReadRegisters+0x5a>
  {
	  RadioSpiHCSLow();
 8005358:	2200      	movs	r2, #0
 800535a:	2140      	movs	r1, #64	; 0x40
 800535c:	4843      	ldr	r0, [pc, #268]	; (800546c <RadioSpiReadRegisters+0x158>)
 800535e:	f000 fed7 	bl	8006110 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8005362:	2201      	movs	r2, #1
 8005364:	2120      	movs	r1, #32
 8005366:	4841      	ldr	r0, [pc, #260]	; (800546c <RadioSpiReadRegisters+0x158>)
 8005368:	f000 fed2 	bl	8006110 <HAL_GPIO_WritePin>
 800536c:	e017      	b.n	800539e <RadioSpiReadRegisters+0x8a>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 800536e:	7c7b      	ldrb	r3, [r7, #17]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d10a      	bne.n	800538a <RadioSpiReadRegisters+0x76>
	  {
		  RadioSpiHCSHigh();
 8005374:	2201      	movs	r2, #1
 8005376:	2140      	movs	r1, #64	; 0x40
 8005378:	483c      	ldr	r0, [pc, #240]	; (800546c <RadioSpiReadRegisters+0x158>)
 800537a:	f000 fec9 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 800537e:	2200      	movs	r2, #0
 8005380:	2120      	movs	r1, #32
 8005382:	483a      	ldr	r0, [pc, #232]	; (800546c <RadioSpiReadRegisters+0x158>)
 8005384:	f000 fec4 	bl	8006110 <HAL_GPIO_WritePin>
 8005388:	e009      	b.n	800539e <RadioSpiReadRegisters+0x8a>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 800538a:	2200      	movs	r2, #0
 800538c:	2140      	movs	r1, #64	; 0x40
 800538e:	4837      	ldr	r0, [pc, #220]	; (800546c <RadioSpiReadRegisters+0x158>)
 8005390:	f000 febe 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8005394:	2201      	movs	r2, #1
 8005396:	2120      	movs	r1, #32
 8005398:	4834      	ldr	r0, [pc, #208]	; (800546c <RadioSpiReadRegisters+0x158>)
 800539a:	f000 feb9 	bl	8006110 <HAL_GPIO_WritePin>
	  }
  }

  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 800539e:	2300      	movs	r3, #0
 80053a0:	813b      	strh	r3, [r7, #8]
 80053a2:	e004      	b.n	80053ae <RadioSpiReadRegisters+0x9a>
 80053a4:	893b      	ldrh	r3, [r7, #8]
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	3301      	adds	r3, #1
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	813b      	strh	r3, [r7, #8]
 80053ae:	893b      	ldrh	r3, [r7, #8]
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b6:	d3f5      	bcc.n	80053a4 <RadioSpiReadRegisters+0x90>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&(tmpstatus), 1, SpiTimeout);
 80053b8:	4b2d      	ldr	r3, [pc, #180]	; (8005470 <RadioSpiReadRegisters+0x15c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f107 0212 	add.w	r2, r7, #18
 80053c0:	f107 010c 	add.w	r1, r7, #12
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	2301      	movs	r3, #1
 80053c8:	482a      	ldr	r0, [pc, #168]	; (8005474 <RadioSpiReadRegisters+0x160>)
 80053ca:	f001 fd0f 	bl	8006dec <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus << 8;  
 80053ce:	8a7b      	ldrh	r3, [r7, #18]
 80053d0:	021b      	lsls	r3, r3, #8
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	827b      	strh	r3, [r7, #18]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 80053d6:	4b26      	ldr	r3, [pc, #152]	; (8005470 <RadioSpiReadRegisters+0x15c>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f107 0012 	add.w	r0, r7, #18
 80053de:	f107 020c 	add.w	r2, r7, #12
 80053e2:	1c51      	adds	r1, r2, #1
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	2301      	movs	r3, #1
 80053e8:	4602      	mov	r2, r0
 80053ea:	4822      	ldr	r0, [pc, #136]	; (8005474 <RadioSpiReadRegisters+0x160>)
 80053ec:	f001 fcfe 	bl	8006dec <HAL_SPI_TransmitReceive>
  
  for (int index = 0; index < cNbBytes; index++)
 80053f0:	2300      	movs	r3, #0
 80053f2:	61fb      	str	r3, [r7, #28]
 80053f4:	e00e      	b.n	8005414 <RadioSpiReadRegisters+0x100>
  { 
    HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&dummy, (uint8_t *)&(pcBuffer)[index], 1, SpiTimeout);
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	683a      	ldr	r2, [r7, #0]
 80053fa:	441a      	add	r2, r3
 80053fc:	4b1c      	ldr	r3, [pc, #112]	; (8005470 <RadioSpiReadRegisters+0x15c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f107 010b 	add.w	r1, r7, #11
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	2301      	movs	r3, #1
 8005408:	481a      	ldr	r0, [pc, #104]	; (8005474 <RadioSpiReadRegisters+0x160>)
 800540a:	f001 fcef 	bl	8006dec <HAL_SPI_TransmitReceive>
  for (int index = 0; index < cNbBytes; index++)
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	3301      	adds	r3, #1
 8005412:	61fb      	str	r3, [r7, #28]
 8005414:	79bb      	ldrb	r3, [r7, #6]
 8005416:	69fa      	ldr	r2, [r7, #28]
 8005418:	429a      	cmp	r2, r3
 800541a:	dbec      	blt.n	80053f6 <RadioSpiReadRegisters+0xe2>
  } 
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 800541c:	bf00      	nop
 800541e:	4b15      	ldr	r3, [pc, #84]	; (8005474 <RadioSpiReadRegisters+0x160>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b02      	cmp	r3, #2
 800542a:	d1f8      	bne.n	800541e <RadioSpiReadRegisters+0x10a>
  
  /* Put the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 800542c:	2201      	movs	r2, #1
 800542e:	2140      	movs	r1, #64	; 0x40
 8005430:	480e      	ldr	r0, [pc, #56]	; (800546c <RadioSpiReadRegisters+0x158>)
 8005432:	f000 fe6d 	bl	8006110 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8005436:	2201      	movs	r2, #1
 8005438:	2120      	movs	r1, #32
 800543a:	480c      	ldr	r0, [pc, #48]	; (800546c <RadioSpiReadRegisters+0x158>)
 800543c:	f000 fe68 	bl	8006110 <HAL_GPIO_WritePin>
  
  SPI_EXIT_CRITICAL();
 8005440:	2301      	movs	r3, #1
 8005442:	2204      	movs	r2, #4
 8005444:	2104      	movs	r1, #4
 8005446:	2003      	movs	r0, #3
 8005448:	f7ff fdb4 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  return *pStatus;
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	f107 0314 	add.w	r3, r7, #20
 8005452:	8812      	ldrh	r2, [r2, #0]
 8005454:	801a      	strh	r2, [r3, #0]
 8005456:	2300      	movs	r3, #0
 8005458:	7d3a      	ldrb	r2, [r7, #20]
 800545a:	f362 0307 	bfi	r3, r2, #0, #8
 800545e:	7d7a      	ldrb	r2, [r7, #21]
 8005460:	f362 230f 	bfi	r3, r2, #8, #8
  
}
 8005464:	4618      	mov	r0, r3
 8005466:	3720      	adds	r7, #32
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	40020400 	.word	0x40020400
 8005470:	2000015c 	.word	0x2000015c
 8005474:	200005dc 	.word	0x200005dc

08005478 <RadioSpiCommandStrobes>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval StatusBytes
*/
StatusBytes RadioSpiCommandStrobes(uint8_t cCommandCode)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b08a      	sub	sp, #40	; 0x28
 800547c:	af02      	add	r7, sp, #8
 800547e:	4603      	mov	r3, r0
 8005480:	71fb      	strb	r3, [r7, #7]
  uint8_t aHeader[2] = {0};
 8005482:	2300      	movs	r3, #0
 8005484:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpstatus = 0x0000;
 8005486:	2300      	movs	r3, #0
 8005488:	827b      	strh	r3, [r7, #18]
  radio_select_t selectedBand;
  
  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 800548a:	f107 0312 	add.w	r3, r7, #18
 800548e:	61fb      	str	r3, [r7, #28]
  
  /* Built the aHeader bytes */
  aHeader[0] = COMMAND_HEADER;
 8005490:	2380      	movs	r3, #128	; 0x80
 8005492:	753b      	strb	r3, [r7, #20]
  aHeader[1] = cCommandCode;
 8005494:	79fb      	ldrb	r3, [r7, #7]
 8005496:	757b      	strb	r3, [r7, #21]
  
  SPI_ENTER_CRITICAL();
 8005498:	2300      	movs	r3, #0
 800549a:	2204      	movs	r2, #4
 800549c:	2104      	movs	r1, #4
 800549e:	2003      	movs	r0, #3
 80054a0:	f7ff fd88 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  /* Puts the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 80054a4:	f7fc fad4 	bl	8001a50 <bandSelect>
 80054a8:	4603      	mov	r3, r0
 80054aa:	823b      	strh	r3, [r7, #16]
  if(selectedBand.conf_868 == SET)
 80054ac:	7c3b      	ldrb	r3, [r7, #16]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d10a      	bne.n	80054c8 <RadioSpiCommandStrobes+0x50>
  {
	  RadioSpiHCSLow();
 80054b2:	2200      	movs	r2, #0
 80054b4:	2140      	movs	r1, #64	; 0x40
 80054b6:	4839      	ldr	r0, [pc, #228]	; (800559c <RadioSpiCommandStrobes+0x124>)
 80054b8:	f000 fe2a 	bl	8006110 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 80054bc:	2201      	movs	r2, #1
 80054be:	2120      	movs	r1, #32
 80054c0:	4836      	ldr	r0, [pc, #216]	; (800559c <RadioSpiCommandStrobes+0x124>)
 80054c2:	f000 fe25 	bl	8006110 <HAL_GPIO_WritePin>
 80054c6:	e017      	b.n	80054f8 <RadioSpiCommandStrobes+0x80>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 80054c8:	7c7b      	ldrb	r3, [r7, #17]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d10a      	bne.n	80054e4 <RadioSpiCommandStrobes+0x6c>
	  {
		  RadioSpiHCSHigh();
 80054ce:	2201      	movs	r2, #1
 80054d0:	2140      	movs	r1, #64	; 0x40
 80054d2:	4832      	ldr	r0, [pc, #200]	; (800559c <RadioSpiCommandStrobes+0x124>)
 80054d4:	f000 fe1c 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 80054d8:	2200      	movs	r2, #0
 80054da:	2120      	movs	r1, #32
 80054dc:	482f      	ldr	r0, [pc, #188]	; (800559c <RadioSpiCommandStrobes+0x124>)
 80054de:	f000 fe17 	bl	8006110 <HAL_GPIO_WritePin>
 80054e2:	e009      	b.n	80054f8 <RadioSpiCommandStrobes+0x80>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 80054e4:	2200      	movs	r2, #0
 80054e6:	2140      	movs	r1, #64	; 0x40
 80054e8:	482c      	ldr	r0, [pc, #176]	; (800559c <RadioSpiCommandStrobes+0x124>)
 80054ea:	f000 fe11 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 80054ee:	2201      	movs	r2, #1
 80054f0:	2120      	movs	r1, #32
 80054f2:	482a      	ldr	r0, [pc, #168]	; (800559c <RadioSpiCommandStrobes+0x124>)
 80054f4:	f000 fe0c 	bl	8006110 <HAL_GPIO_WritePin>
	  }
  }

  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 80054f8:	2300      	movs	r3, #0
 80054fa:	81fb      	strh	r3, [r7, #14]
 80054fc:	e004      	b.n	8005508 <RadioSpiCommandStrobes+0x90>
 80054fe:	89fb      	ldrh	r3, [r7, #14]
 8005500:	b29b      	uxth	r3, r3
 8005502:	3301      	adds	r3, #1
 8005504:	b29b      	uxth	r3, r3
 8005506:	81fb      	strh	r3, [r7, #14]
 8005508:	89fb      	ldrh	r3, [r7, #14]
 800550a:	b29b      	uxth	r3, r3
 800550c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005510:	d3f5      	bcc.n	80054fe <RadioSpiCommandStrobes+0x86>
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8005512:	4b23      	ldr	r3, [pc, #140]	; (80055a0 <RadioSpiCommandStrobes+0x128>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f107 0212 	add.w	r2, r7, #18
 800551a:	f107 0114 	add.w	r1, r7, #20
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	2301      	movs	r3, #1
 8005522:	4820      	ldr	r0, [pc, #128]	; (80055a4 <RadioSpiCommandStrobes+0x12c>)
 8005524:	f001 fc62 	bl	8006dec <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus<<8;  
 8005528:	8a7b      	ldrh	r3, [r7, #18]
 800552a:	021b      	lsls	r3, r3, #8
 800552c:	b29b      	uxth	r3, r3
 800552e:	827b      	strh	r3, [r7, #18]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8005530:	4b1b      	ldr	r3, [pc, #108]	; (80055a0 <RadioSpiCommandStrobes+0x128>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f107 0012 	add.w	r0, r7, #18
 8005538:	f107 0214 	add.w	r2, r7, #20
 800553c:	1c51      	adds	r1, r2, #1
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	2301      	movs	r3, #1
 8005542:	4602      	mov	r2, r0
 8005544:	4817      	ldr	r0, [pc, #92]	; (80055a4 <RadioSpiCommandStrobes+0x12c>)
 8005546:	f001 fc51 	bl	8006dec <HAL_SPI_TransmitReceive>
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 800554a:	bf00      	nop
 800554c:	4b15      	ldr	r3, [pc, #84]	; (80055a4 <RadioSpiCommandStrobes+0x12c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b02      	cmp	r3, #2
 8005558:	d1f8      	bne.n	800554c <RadioSpiCommandStrobes+0xd4>
  
  /* Puts the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 800555a:	2201      	movs	r2, #1
 800555c:	2140      	movs	r1, #64	; 0x40
 800555e:	480f      	ldr	r0, [pc, #60]	; (800559c <RadioSpiCommandStrobes+0x124>)
 8005560:	f000 fdd6 	bl	8006110 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8005564:	2201      	movs	r2, #1
 8005566:	2120      	movs	r1, #32
 8005568:	480c      	ldr	r0, [pc, #48]	; (800559c <RadioSpiCommandStrobes+0x124>)
 800556a:	f000 fdd1 	bl	8006110 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 800556e:	2301      	movs	r3, #1
 8005570:	2204      	movs	r2, #4
 8005572:	2104      	movs	r1, #4
 8005574:	2003      	movs	r0, #3
 8005576:	f7ff fd1d 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  return *pStatus;
 800557a:	69fa      	ldr	r2, [r7, #28]
 800557c:	f107 0318 	add.w	r3, r7, #24
 8005580:	8812      	ldrh	r2, [r2, #0]
 8005582:	801a      	strh	r2, [r3, #0]
 8005584:	2300      	movs	r3, #0
 8005586:	7e3a      	ldrb	r2, [r7, #24]
 8005588:	f362 0307 	bfi	r3, r2, #0, #8
 800558c:	7e7a      	ldrb	r2, [r7, #25]
 800558e:	f362 230f 	bfi	r3, r2, #8, #8
  
}
 8005592:	4618      	mov	r0, r3
 8005594:	3720      	adds	r7, #32
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	40020400 	.word	0x40020400
 80055a0:	2000015c 	.word	0x2000015c
 80055a4:	200005dc 	.word	0x200005dc

080055a8 <RadioSpiWriteFifo>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval StatusBytes
*/
StatusBytes RadioSpiWriteFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08a      	sub	sp, #40	; 0x28
 80055ac:	af02      	add	r7, sp, #8
 80055ae:	4603      	mov	r3, r0
 80055b0:	6039      	str	r1, [r7, #0]
 80055b2:	71fb      	strb	r3, [r7, #7]
  uint16_t tmpstatus = 0x0000;
 80055b4:	2300      	movs	r3, #0
 80055b6:	827b      	strh	r3, [r7, #18]
  radio_select_t selectedBand;

  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 80055b8:	f107 0312 	add.w	r3, r7, #18
 80055bc:	61bb      	str	r3, [r7, #24]
  
  uint8_t aHeader[2] = {0};
 80055be:	2300      	movs	r3, #0
 80055c0:	81bb      	strh	r3, [r7, #12]
  
  /* Built the aHeader bytes */
  aHeader[0] = WRITE_HEADER;
 80055c2:	2300      	movs	r3, #0
 80055c4:	733b      	strb	r3, [r7, #12]
  aHeader[1] = LINEAR_FIFO_ADDRESS;
 80055c6:	23ff      	movs	r3, #255	; 0xff
 80055c8:	737b      	strb	r3, [r7, #13]
  
  SPI_ENTER_CRITICAL();
 80055ca:	2300      	movs	r3, #0
 80055cc:	2204      	movs	r2, #4
 80055ce:	2104      	movs	r1, #4
 80055d0:	2003      	movs	r0, #3
 80055d2:	f7ff fcef 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  /* Put the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 80055d6:	f7fc fa3b 	bl	8001a50 <bandSelect>
 80055da:	4603      	mov	r3, r0
 80055dc:	823b      	strh	r3, [r7, #16]
  if(selectedBand.conf_868 == SET)
 80055de:	7c3b      	ldrb	r3, [r7, #16]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d10a      	bne.n	80055fa <RadioSpiWriteFifo+0x52>
  {
	  RadioSpiHCSLow();
 80055e4:	2200      	movs	r2, #0
 80055e6:	2140      	movs	r1, #64	; 0x40
 80055e8:	4841      	ldr	r0, [pc, #260]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 80055ea:	f000 fd91 	bl	8006110 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 80055ee:	2201      	movs	r2, #1
 80055f0:	2120      	movs	r1, #32
 80055f2:	483f      	ldr	r0, [pc, #252]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 80055f4:	f000 fd8c 	bl	8006110 <HAL_GPIO_WritePin>
 80055f8:	e017      	b.n	800562a <RadioSpiWriteFifo+0x82>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 80055fa:	7c7b      	ldrb	r3, [r7, #17]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d10a      	bne.n	8005616 <RadioSpiWriteFifo+0x6e>
	  {
		  RadioSpiHCSHigh();
 8005600:	2201      	movs	r2, #1
 8005602:	2140      	movs	r1, #64	; 0x40
 8005604:	483a      	ldr	r0, [pc, #232]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 8005606:	f000 fd83 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 800560a:	2200      	movs	r2, #0
 800560c:	2120      	movs	r1, #32
 800560e:	4838      	ldr	r0, [pc, #224]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 8005610:	f000 fd7e 	bl	8006110 <HAL_GPIO_WritePin>
 8005614:	e009      	b.n	800562a <RadioSpiWriteFifo+0x82>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 8005616:	2200      	movs	r2, #0
 8005618:	2140      	movs	r1, #64	; 0x40
 800561a:	4835      	ldr	r0, [pc, #212]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 800561c:	f000 fd78 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8005620:	2201      	movs	r2, #1
 8005622:	2120      	movs	r1, #32
 8005624:	4832      	ldr	r0, [pc, #200]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 8005626:	f000 fd73 	bl	8006110 <HAL_GPIO_WritePin>
	  }
  }

  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 800562a:	2300      	movs	r3, #0
 800562c:	817b      	strh	r3, [r7, #10]
 800562e:	e004      	b.n	800563a <RadioSpiWriteFifo+0x92>
 8005630:	897b      	ldrh	r3, [r7, #10]
 8005632:	b29b      	uxth	r3, r3
 8005634:	3301      	adds	r3, #1
 8005636:	b29b      	uxth	r3, r3
 8005638:	817b      	strh	r3, [r7, #10]
 800563a:	897b      	ldrh	r3, [r7, #10]
 800563c:	b29b      	uxth	r3, r3
 800563e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005642:	d3f5      	bcc.n	8005630 <RadioSpiWriteFifo+0x88>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8005644:	4b2b      	ldr	r3, [pc, #172]	; (80056f4 <RadioSpiWriteFifo+0x14c>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f107 0212 	add.w	r2, r7, #18
 800564c:	f107 010c 	add.w	r1, r7, #12
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	2301      	movs	r3, #1
 8005654:	4828      	ldr	r0, [pc, #160]	; (80056f8 <RadioSpiWriteFifo+0x150>)
 8005656:	f001 fbc9 	bl	8006dec <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus<<8;  
 800565a:	8a7b      	ldrh	r3, [r7, #18]
 800565c:	021b      	lsls	r3, r3, #8
 800565e:	b29b      	uxth	r3, r3
 8005660:	827b      	strh	r3, [r7, #18]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8005662:	4b24      	ldr	r3, [pc, #144]	; (80056f4 <RadioSpiWriteFifo+0x14c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f107 0012 	add.w	r0, r7, #18
 800566a:	f107 020c 	add.w	r2, r7, #12
 800566e:	1c51      	adds	r1, r2, #1
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	2301      	movs	r3, #1
 8005674:	4602      	mov	r2, r0
 8005676:	4820      	ldr	r0, [pc, #128]	; (80056f8 <RadioSpiWriteFifo+0x150>)
 8005678:	f001 fbb8 	bl	8006dec <HAL_SPI_TransmitReceive>
  
  /* Writes the registers according to the number of bytes */
  for (int index = 0; index < cNbBytes; index++)
 800567c:	2300      	movs	r3, #0
 800567e:	61fb      	str	r3, [r7, #28]
 8005680:	e009      	b.n	8005696 <RadioSpiWriteFifo+0xee>
  {
    SPI_Write(pcBuffer[index]);
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	683a      	ldr	r2, [r7, #0]
 8005686:	4413      	add	r3, r2
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	4618      	mov	r0, r3
 800568c:	f7ff fd64 	bl	8005158 <SPI_Write>
  for (int index = 0; index < cNbBytes; index++)
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	3301      	adds	r3, #1
 8005694:	61fb      	str	r3, [r7, #28]
 8005696:	79fb      	ldrb	r3, [r7, #7]
 8005698:	69fa      	ldr	r2, [r7, #28]
 800569a:	429a      	cmp	r2, r3
 800569c:	dbf1      	blt.n	8005682 <RadioSpiWriteFifo+0xda>
  }
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET); 
 800569e:	bf00      	nop
 80056a0:	4b15      	ldr	r3, [pc, #84]	; (80056f8 <RadioSpiWriteFifo+0x150>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d1f8      	bne.n	80056a0 <RadioSpiWriteFifo+0xf8>
  
  /* Put the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 80056ae:	2201      	movs	r2, #1
 80056b0:	2140      	movs	r1, #64	; 0x40
 80056b2:	480f      	ldr	r0, [pc, #60]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 80056b4:	f000 fd2c 	bl	8006110 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 80056b8:	2201      	movs	r2, #1
 80056ba:	2120      	movs	r1, #32
 80056bc:	480c      	ldr	r0, [pc, #48]	; (80056f0 <RadioSpiWriteFifo+0x148>)
 80056be:	f000 fd27 	bl	8006110 <HAL_GPIO_WritePin>
  
  SPI_EXIT_CRITICAL();
 80056c2:	2301      	movs	r3, #1
 80056c4:	2204      	movs	r2, #4
 80056c6:	2104      	movs	r1, #4
 80056c8:	2003      	movs	r0, #3
 80056ca:	f7ff fc73 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  return *pStatus; 
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	f107 0314 	add.w	r3, r7, #20
 80056d4:	8812      	ldrh	r2, [r2, #0]
 80056d6:	801a      	strh	r2, [r3, #0]
 80056d8:	2300      	movs	r3, #0
 80056da:	7d3a      	ldrb	r2, [r7, #20]
 80056dc:	f362 0307 	bfi	r3, r2, #0, #8
 80056e0:	7d7a      	ldrb	r2, [r7, #21]
 80056e2:	f362 230f 	bfi	r3, r2, #8, #8
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3720      	adds	r7, #32
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	40020400 	.word	0x40020400
 80056f4:	2000015c 	.word	0x2000015c
 80056f8:	200005dc 	.word	0x200005dc

080056fc <RadioSpiReadFifo>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval StatusBytes
*/
StatusBytes RadioSpiReadFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08a      	sub	sp, #40	; 0x28
 8005700:	af02      	add	r7, sp, #8
 8005702:	4603      	mov	r3, r0
 8005704:	6039      	str	r1, [r7, #0]
 8005706:	71fb      	strb	r3, [r7, #7]
  uint16_t tmpstatus = 0x0000;
 8005708:	2300      	movs	r3, #0
 800570a:	827b      	strh	r3, [r7, #18]
  radio_select_t selectedBand;
  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 800570c:	f107 0312 	add.w	r3, r7, #18
 8005710:	61bb      	str	r3, [r7, #24]
  
  uint8_t aHeader[2];
  uint8_t dummy=0xFF;
 8005712:	23ff      	movs	r3, #255	; 0xff
 8005714:	72fb      	strb	r3, [r7, #11]
  
  /* Built the aHeader bytes */
  aHeader[0]=READ_HEADER;
 8005716:	2301      	movs	r3, #1
 8005718:	733b      	strb	r3, [r7, #12]
  aHeader[1]=LINEAR_FIFO_ADDRESS;
 800571a:	23ff      	movs	r3, #255	; 0xff
 800571c:	737b      	strb	r3, [r7, #13]
  
  SPI_ENTER_CRITICAL();
 800571e:	2300      	movs	r3, #0
 8005720:	2204      	movs	r2, #4
 8005722:	2104      	movs	r1, #4
 8005724:	2003      	movs	r0, #3
 8005726:	f7ff fc45 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  /* Put the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 800572a:	f7fc f991 	bl	8001a50 <bandSelect>
 800572e:	4603      	mov	r3, r0
 8005730:	823b      	strh	r3, [r7, #16]
  if(selectedBand.conf_868 == SET)
 8005732:	7c3b      	ldrb	r3, [r7, #16]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d10a      	bne.n	800574e <RadioSpiReadFifo+0x52>
  {
	  RadioSpiHCSLow();
 8005738:	2200      	movs	r2, #0
 800573a:	2140      	movs	r1, #64	; 0x40
 800573c:	4843      	ldr	r0, [pc, #268]	; (800584c <RadioSpiReadFifo+0x150>)
 800573e:	f000 fce7 	bl	8006110 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8005742:	2201      	movs	r2, #1
 8005744:	2120      	movs	r1, #32
 8005746:	4841      	ldr	r0, [pc, #260]	; (800584c <RadioSpiReadFifo+0x150>)
 8005748:	f000 fce2 	bl	8006110 <HAL_GPIO_WritePin>
 800574c:	e017      	b.n	800577e <RadioSpiReadFifo+0x82>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 800574e:	7c7b      	ldrb	r3, [r7, #17]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d10a      	bne.n	800576a <RadioSpiReadFifo+0x6e>
	  {
		  RadioSpiHCSHigh();
 8005754:	2201      	movs	r2, #1
 8005756:	2140      	movs	r1, #64	; 0x40
 8005758:	483c      	ldr	r0, [pc, #240]	; (800584c <RadioSpiReadFifo+0x150>)
 800575a:	f000 fcd9 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 800575e:	2200      	movs	r2, #0
 8005760:	2120      	movs	r1, #32
 8005762:	483a      	ldr	r0, [pc, #232]	; (800584c <RadioSpiReadFifo+0x150>)
 8005764:	f000 fcd4 	bl	8006110 <HAL_GPIO_WritePin>
 8005768:	e009      	b.n	800577e <RadioSpiReadFifo+0x82>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 800576a:	2200      	movs	r2, #0
 800576c:	2140      	movs	r1, #64	; 0x40
 800576e:	4837      	ldr	r0, [pc, #220]	; (800584c <RadioSpiReadFifo+0x150>)
 8005770:	f000 fcce 	bl	8006110 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8005774:	2201      	movs	r2, #1
 8005776:	2120      	movs	r1, #32
 8005778:	4834      	ldr	r0, [pc, #208]	; (800584c <RadioSpiReadFifo+0x150>)
 800577a:	f000 fcc9 	bl	8006110 <HAL_GPIO_WritePin>
	  }
  }

  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 800577e:	2300      	movs	r3, #0
 8005780:	813b      	strh	r3, [r7, #8]
 8005782:	e004      	b.n	800578e <RadioSpiReadFifo+0x92>
 8005784:	893b      	ldrh	r3, [r7, #8]
 8005786:	b29b      	uxth	r3, r3
 8005788:	3301      	adds	r3, #1
 800578a:	b29b      	uxth	r3, r3
 800578c:	813b      	strh	r3, [r7, #8]
 800578e:	893b      	ldrh	r3, [r7, #8]
 8005790:	b29b      	uxth	r3, r3
 8005792:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005796:	d3f5      	bcc.n	8005784 <RadioSpiReadFifo+0x88>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8005798:	4b2d      	ldr	r3, [pc, #180]	; (8005850 <RadioSpiReadFifo+0x154>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f107 0212 	add.w	r2, r7, #18
 80057a0:	f107 010c 	add.w	r1, r7, #12
 80057a4:	9300      	str	r3, [sp, #0]
 80057a6:	2301      	movs	r3, #1
 80057a8:	482a      	ldr	r0, [pc, #168]	; (8005854 <RadioSpiReadFifo+0x158>)
 80057aa:	f001 fb1f 	bl	8006dec <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus<<8;  
 80057ae:	8a7b      	ldrh	r3, [r7, #18]
 80057b0:	021b      	lsls	r3, r3, #8
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	827b      	strh	r3, [r7, #18]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 80057b6:	4b26      	ldr	r3, [pc, #152]	; (8005850 <RadioSpiReadFifo+0x154>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f107 0012 	add.w	r0, r7, #18
 80057be:	f107 020c 	add.w	r2, r7, #12
 80057c2:	1c51      	adds	r1, r2, #1
 80057c4:	9300      	str	r3, [sp, #0]
 80057c6:	2301      	movs	r3, #1
 80057c8:	4602      	mov	r2, r0
 80057ca:	4822      	ldr	r0, [pc, #136]	; (8005854 <RadioSpiReadFifo+0x158>)
 80057cc:	f001 fb0e 	bl	8006dec <HAL_SPI_TransmitReceive>
  
  for (int index = 0; index < cNbBytes; index++)
 80057d0:	2300      	movs	r3, #0
 80057d2:	61fb      	str	r3, [r7, #28]
 80057d4:	e00e      	b.n	80057f4 <RadioSpiReadFifo+0xf8>
  { 
    HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&dummy, (uint8_t *)&pcBuffer[index], 1, SpiTimeout);
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	441a      	add	r2, r3
 80057dc:	4b1c      	ldr	r3, [pc, #112]	; (8005850 <RadioSpiReadFifo+0x154>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f107 010b 	add.w	r1, r7, #11
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	2301      	movs	r3, #1
 80057e8:	481a      	ldr	r0, [pc, #104]	; (8005854 <RadioSpiReadFifo+0x158>)
 80057ea:	f001 faff 	bl	8006dec <HAL_SPI_TransmitReceive>
  for (int index = 0; index < cNbBytes; index++)
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	3301      	adds	r3, #1
 80057f2:	61fb      	str	r3, [r7, #28]
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	69fa      	ldr	r2, [r7, #28]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	dbec      	blt.n	80057d6 <RadioSpiReadFifo+0xda>
  } 
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while(__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 80057fc:	bf00      	nop
 80057fe:	4b15      	ldr	r3, [pc, #84]	; (8005854 <RadioSpiReadFifo+0x158>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b02      	cmp	r3, #2
 800580a:	d1f8      	bne.n	80057fe <RadioSpiReadFifo+0x102>
  
  /* Put the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 800580c:	2201      	movs	r2, #1
 800580e:	2140      	movs	r1, #64	; 0x40
 8005810:	480e      	ldr	r0, [pc, #56]	; (800584c <RadioSpiReadFifo+0x150>)
 8005812:	f000 fc7d 	bl	8006110 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8005816:	2201      	movs	r2, #1
 8005818:	2120      	movs	r1, #32
 800581a:	480c      	ldr	r0, [pc, #48]	; (800584c <RadioSpiReadFifo+0x150>)
 800581c:	f000 fc78 	bl	8006110 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8005820:	2301      	movs	r3, #1
 8005822:	2204      	movs	r2, #4
 8005824:	2104      	movs	r1, #4
 8005826:	2003      	movs	r0, #3
 8005828:	f7ff fbc4 	bl	8004fb4 <RadioGpioInterruptCmd>
  
  return *pStatus;  
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	f107 0314 	add.w	r3, r7, #20
 8005832:	8812      	ldrh	r2, [r2, #0]
 8005834:	801a      	strh	r2, [r3, #0]
 8005836:	2300      	movs	r3, #0
 8005838:	7d3a      	ldrb	r2, [r7, #20]
 800583a:	f362 0307 	bfi	r3, r2, #0, #8
 800583e:	7d7a      	ldrb	r2, [r7, #21]
 8005840:	f362 230f 	bfi	r3, r2, #8, #8
}
 8005844:	4618      	mov	r0, r3
 8005846:	3720      	adds	r7, #32
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	40020400 	.word	0x40020400
 8005850:	2000015c 	.word	0x2000015c
 8005854:	200005dc 	.word	0x200005dc

08005858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800585c:	4b0e      	ldr	r3, [pc, #56]	; (8005898 <HAL_Init+0x40>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a0d      	ldr	r2, [pc, #52]	; (8005898 <HAL_Init+0x40>)
 8005862:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005868:	4b0b      	ldr	r3, [pc, #44]	; (8005898 <HAL_Init+0x40>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a0a      	ldr	r2, [pc, #40]	; (8005898 <HAL_Init+0x40>)
 800586e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005874:	4b08      	ldr	r3, [pc, #32]	; (8005898 <HAL_Init+0x40>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a07      	ldr	r2, [pc, #28]	; (8005898 <HAL_Init+0x40>)
 800587a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800587e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005880:	2003      	movs	r0, #3
 8005882:	f000 f96f 	bl	8005b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005886:	2000      	movs	r0, #0
 8005888:	f000 f808 	bl	800589c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800588c:	f7fc fb00 	bl	8001e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	40023c00 	.word	0x40023c00

0800589c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80058a4:	4b12      	ldr	r3, [pc, #72]	; (80058f0 <HAL_InitTick+0x54>)
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	4b12      	ldr	r3, [pc, #72]	; (80058f4 <HAL_InitTick+0x58>)
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	4619      	mov	r1, r3
 80058ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80058b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 f995 	bl	8005bea <HAL_SYSTICK_Config>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e00e      	b.n	80058e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b0f      	cmp	r3, #15
 80058ce:	d80a      	bhi.n	80058e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058d0:	2200      	movs	r2, #0
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	f04f 30ff 	mov.w	r0, #4294967295
 80058d8:	f000 f94f 	bl	8005b7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058dc:	4a06      	ldr	r2, [pc, #24]	; (80058f8 <HAL_InitTick+0x5c>)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	e000      	b.n	80058e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	20000138 	.word	0x20000138
 80058f4:	20000164 	.word	0x20000164
 80058f8:	20000160 	.word	0x20000160

080058fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005900:	4b06      	ldr	r3, [pc, #24]	; (800591c <HAL_IncTick+0x20>)
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	461a      	mov	r2, r3
 8005906:	4b06      	ldr	r3, [pc, #24]	; (8005920 <HAL_IncTick+0x24>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4413      	add	r3, r2
 800590c:	4a04      	ldr	r2, [pc, #16]	; (8005920 <HAL_IncTick+0x24>)
 800590e:	6013      	str	r3, [r2, #0]
}
 8005910:	bf00      	nop
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	20000164 	.word	0x20000164
 8005920:	20000634 	.word	0x20000634

08005924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  return uwTick;
 8005928:	4b03      	ldr	r3, [pc, #12]	; (8005938 <HAL_GetTick+0x14>)
 800592a:	681b      	ldr	r3, [r3, #0]
}
 800592c:	4618      	mov	r0, r3
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	20000634 	.word	0x20000634

0800593c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005944:	f7ff ffee 	bl	8005924 <HAL_GetTick>
 8005948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005954:	d005      	beq.n	8005962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005956:	4b09      	ldr	r3, [pc, #36]	; (800597c <HAL_Delay+0x40>)
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	4413      	add	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005962:	bf00      	nop
 8005964:	f7ff ffde 	bl	8005924 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	429a      	cmp	r2, r3
 8005972:	d8f7      	bhi.n	8005964 <HAL_Delay+0x28>
  {
  }
}
 8005974:	bf00      	nop
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	20000164 	.word	0x20000164

08005980 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005990:	4b0c      	ldr	r3, [pc, #48]	; (80059c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800599c:	4013      	ands	r3, r2
 800599e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80059a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80059ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80059b2:	4a04      	ldr	r2, [pc, #16]	; (80059c4 <__NVIC_SetPriorityGrouping+0x44>)
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	60d3      	str	r3, [r2, #12]
}
 80059b8:	bf00      	nop
 80059ba:	3714      	adds	r7, #20
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	e000ed00 	.word	0xe000ed00

080059c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059c8:	b480      	push	{r7}
 80059ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059cc:	4b04      	ldr	r3, [pc, #16]	; (80059e0 <__NVIC_GetPriorityGrouping+0x18>)
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	0a1b      	lsrs	r3, r3, #8
 80059d2:	f003 0307 	and.w	r3, r3, #7
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	e000ed00 	.word	0xe000ed00

080059e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	4603      	mov	r3, r0
 80059ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	db0b      	blt.n	8005a0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059f6:	79fb      	ldrb	r3, [r7, #7]
 80059f8:	f003 021f 	and.w	r2, r3, #31
 80059fc:	4907      	ldr	r1, [pc, #28]	; (8005a1c <__NVIC_EnableIRQ+0x38>)
 80059fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a02:	095b      	lsrs	r3, r3, #5
 8005a04:	2001      	movs	r0, #1
 8005a06:	fa00 f202 	lsl.w	r2, r0, r2
 8005a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005a0e:	bf00      	nop
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	e000e100 	.word	0xe000e100

08005a20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	4603      	mov	r3, r0
 8005a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	db10      	blt.n	8005a54 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a32:	79fb      	ldrb	r3, [r7, #7]
 8005a34:	f003 021f 	and.w	r2, r3, #31
 8005a38:	4909      	ldr	r1, [pc, #36]	; (8005a60 <__NVIC_DisableIRQ+0x40>)
 8005a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a3e:	095b      	lsrs	r3, r3, #5
 8005a40:	2001      	movs	r0, #1
 8005a42:	fa00 f202 	lsl.w	r2, r0, r2
 8005a46:	3320      	adds	r3, #32
 8005a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005a4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005a50:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr
 8005a60:	e000e100 	.word	0xe000e100

08005a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	6039      	str	r1, [r7, #0]
 8005a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	db0a      	blt.n	8005a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	490c      	ldr	r1, [pc, #48]	; (8005ab0 <__NVIC_SetPriority+0x4c>)
 8005a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a82:	0112      	lsls	r2, r2, #4
 8005a84:	b2d2      	uxtb	r2, r2
 8005a86:	440b      	add	r3, r1
 8005a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a8c:	e00a      	b.n	8005aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	b2da      	uxtb	r2, r3
 8005a92:	4908      	ldr	r1, [pc, #32]	; (8005ab4 <__NVIC_SetPriority+0x50>)
 8005a94:	79fb      	ldrb	r3, [r7, #7]
 8005a96:	f003 030f 	and.w	r3, r3, #15
 8005a9a:	3b04      	subs	r3, #4
 8005a9c:	0112      	lsls	r2, r2, #4
 8005a9e:	b2d2      	uxtb	r2, r2
 8005aa0:	440b      	add	r3, r1
 8005aa2:	761a      	strb	r2, [r3, #24]
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr
 8005ab0:	e000e100 	.word	0xe000e100
 8005ab4:	e000ed00 	.word	0xe000ed00

08005ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b089      	sub	sp, #36	; 0x24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	f1c3 0307 	rsb	r3, r3, #7
 8005ad2:	2b04      	cmp	r3, #4
 8005ad4:	bf28      	it	cs
 8005ad6:	2304      	movcs	r3, #4
 8005ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	3304      	adds	r3, #4
 8005ade:	2b06      	cmp	r3, #6
 8005ae0:	d902      	bls.n	8005ae8 <NVIC_EncodePriority+0x30>
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	3b03      	subs	r3, #3
 8005ae6:	e000      	b.n	8005aea <NVIC_EncodePriority+0x32>
 8005ae8:	2300      	movs	r3, #0
 8005aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aec:	f04f 32ff 	mov.w	r2, #4294967295
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	fa02 f303 	lsl.w	r3, r2, r3
 8005af6:	43da      	mvns	r2, r3
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	401a      	ands	r2, r3
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b00:	f04f 31ff 	mov.w	r1, #4294967295
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	fa01 f303 	lsl.w	r3, r1, r3
 8005b0a:	43d9      	mvns	r1, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b10:	4313      	orrs	r3, r2
         );
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3724      	adds	r7, #36	; 0x24
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
	...

08005b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b30:	d301      	bcc.n	8005b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b32:	2301      	movs	r3, #1
 8005b34:	e00f      	b.n	8005b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b36:	4a0a      	ldr	r2, [pc, #40]	; (8005b60 <SysTick_Config+0x40>)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b3e:	210f      	movs	r1, #15
 8005b40:	f04f 30ff 	mov.w	r0, #4294967295
 8005b44:	f7ff ff8e 	bl	8005a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b48:	4b05      	ldr	r3, [pc, #20]	; (8005b60 <SysTick_Config+0x40>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b4e:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <SysTick_Config+0x40>)
 8005b50:	2207      	movs	r2, #7
 8005b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	e000e010 	.word	0xe000e010

08005b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f7ff ff07 	bl	8005980 <__NVIC_SetPriorityGrouping>
}
 8005b72:	bf00      	nop
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b086      	sub	sp, #24
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	4603      	mov	r3, r0
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	607a      	str	r2, [r7, #4]
 8005b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b8c:	f7ff ff1c 	bl	80059c8 <__NVIC_GetPriorityGrouping>
 8005b90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	68b9      	ldr	r1, [r7, #8]
 8005b96:	6978      	ldr	r0, [r7, #20]
 8005b98:	f7ff ff8e 	bl	8005ab8 <NVIC_EncodePriority>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ba2:	4611      	mov	r1, r2
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7ff ff5d 	bl	8005a64 <__NVIC_SetPriority>
}
 8005baa:	bf00      	nop
 8005bac:	3718      	adds	r7, #24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}

08005bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b082      	sub	sp, #8
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	4603      	mov	r3, r0
 8005bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7ff ff0f 	bl	80059e4 <__NVIC_EnableIRQ>
}
 8005bc6:	bf00      	nop
 8005bc8:	3708      	adds	r7, #8
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b082      	sub	sp, #8
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7ff ff1f 	bl	8005a20 <__NVIC_DisableIRQ>
}
 8005be2:	bf00      	nop
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b082      	sub	sp, #8
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7ff ff94 	bl	8005b20 <SysTick_Config>
 8005bf8:	4603      	mov	r3, r0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d004      	beq.n	8005c20 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2280      	movs	r2, #128	; 0x80
 8005c1a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e00c      	b.n	8005c3a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2205      	movs	r2, #5
 8005c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0201 	bic.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
	...

08005c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b089      	sub	sp, #36	; 0x24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005c56:	2300      	movs	r3, #0
 8005c58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61fb      	str	r3, [r7, #28]
 8005c62:	e159      	b.n	8005f18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005c64:	2201      	movs	r2, #1
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	4013      	ands	r3, r2
 8005c76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	f040 8148 	bne.w	8005f12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d00b      	beq.n	8005ca2 <HAL_GPIO_Init+0x5a>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d007      	beq.n	8005ca2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c96:	2b11      	cmp	r3, #17
 8005c98:	d003      	beq.n	8005ca2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	2b12      	cmp	r3, #18
 8005ca0:	d130      	bne.n	8005d04 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	005b      	lsls	r3, r3, #1
 8005cac:	2203      	movs	r2, #3
 8005cae:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb2:	43db      	mvns	r3, r3
 8005cb4:	69ba      	ldr	r2, [r7, #24]
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68da      	ldr	r2, [r3, #12]
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	005b      	lsls	r3, r3, #1
 8005cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005cd8:	2201      	movs	r2, #1
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce0:	43db      	mvns	r3, r3
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	f003 0201 	and.w	r2, r3, #1
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	69ba      	ldr	r2, [r7, #24]
 8005d02:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	2203      	movs	r2, #3
 8005d10:	fa02 f303 	lsl.w	r3, r2, r3
 8005d14:	43db      	mvns	r3, r3
 8005d16:	69ba      	ldr	r2, [r7, #24]
 8005d18:	4013      	ands	r3, r2
 8005d1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689a      	ldr	r2, [r3, #8]
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	fa02 f303 	lsl.w	r3, r2, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	69ba      	ldr	r2, [r7, #24]
 8005d32:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d003      	beq.n	8005d44 <HAL_GPIO_Init+0xfc>
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2b12      	cmp	r3, #18
 8005d42:	d123      	bne.n	8005d8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	08da      	lsrs	r2, r3, #3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	3208      	adds	r2, #8
 8005d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	f003 0307 	and.w	r3, r3, #7
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	220f      	movs	r2, #15
 8005d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d60:	43db      	mvns	r3, r3
 8005d62:	69ba      	ldr	r2, [r7, #24]
 8005d64:	4013      	ands	r3, r2
 8005d66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	691a      	ldr	r2, [r3, #16]
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	69ba      	ldr	r2, [r7, #24]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	08da      	lsrs	r2, r3, #3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	3208      	adds	r2, #8
 8005d86:	69b9      	ldr	r1, [r7, #24]
 8005d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	2203      	movs	r2, #3
 8005d98:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	69ba      	ldr	r2, [r7, #24]
 8005da0:	4013      	ands	r3, r2
 8005da2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f003 0203 	and.w	r2, r3, #3
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	fa02 f303 	lsl.w	r3, r2, r3
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 80a2 	beq.w	8005f12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60fb      	str	r3, [r7, #12]
 8005dd2:	4b56      	ldr	r3, [pc, #344]	; (8005f2c <HAL_GPIO_Init+0x2e4>)
 8005dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd6:	4a55      	ldr	r2, [pc, #340]	; (8005f2c <HAL_GPIO_Init+0x2e4>)
 8005dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8005dde:	4b53      	ldr	r3, [pc, #332]	; (8005f2c <HAL_GPIO_Init+0x2e4>)
 8005de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005dea:	4a51      	ldr	r2, [pc, #324]	; (8005f30 <HAL_GPIO_Init+0x2e8>)
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	089b      	lsrs	r3, r3, #2
 8005df0:	3302      	adds	r3, #2
 8005df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	220f      	movs	r2, #15
 8005e02:	fa02 f303 	lsl.w	r3, r2, r3
 8005e06:	43db      	mvns	r3, r3
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a48      	ldr	r2, [pc, #288]	; (8005f34 <HAL_GPIO_Init+0x2ec>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d019      	beq.n	8005e4a <HAL_GPIO_Init+0x202>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a47      	ldr	r2, [pc, #284]	; (8005f38 <HAL_GPIO_Init+0x2f0>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d013      	beq.n	8005e46 <HAL_GPIO_Init+0x1fe>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a46      	ldr	r2, [pc, #280]	; (8005f3c <HAL_GPIO_Init+0x2f4>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00d      	beq.n	8005e42 <HAL_GPIO_Init+0x1fa>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a45      	ldr	r2, [pc, #276]	; (8005f40 <HAL_GPIO_Init+0x2f8>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d007      	beq.n	8005e3e <HAL_GPIO_Init+0x1f6>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a44      	ldr	r2, [pc, #272]	; (8005f44 <HAL_GPIO_Init+0x2fc>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d101      	bne.n	8005e3a <HAL_GPIO_Init+0x1f2>
 8005e36:	2304      	movs	r3, #4
 8005e38:	e008      	b.n	8005e4c <HAL_GPIO_Init+0x204>
 8005e3a:	2307      	movs	r3, #7
 8005e3c:	e006      	b.n	8005e4c <HAL_GPIO_Init+0x204>
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e004      	b.n	8005e4c <HAL_GPIO_Init+0x204>
 8005e42:	2302      	movs	r3, #2
 8005e44:	e002      	b.n	8005e4c <HAL_GPIO_Init+0x204>
 8005e46:	2301      	movs	r3, #1
 8005e48:	e000      	b.n	8005e4c <HAL_GPIO_Init+0x204>
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	69fa      	ldr	r2, [r7, #28]
 8005e4e:	f002 0203 	and.w	r2, r2, #3
 8005e52:	0092      	lsls	r2, r2, #2
 8005e54:	4093      	lsls	r3, r2
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e5c:	4934      	ldr	r1, [pc, #208]	; (8005f30 <HAL_GPIO_Init+0x2e8>)
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	089b      	lsrs	r3, r3, #2
 8005e62:	3302      	adds	r3, #2
 8005e64:	69ba      	ldr	r2, [r7, #24]
 8005e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e6a:	4b37      	ldr	r3, [pc, #220]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	43db      	mvns	r3, r3
 8005e74:	69ba      	ldr	r2, [r7, #24]
 8005e76:	4013      	ands	r3, r2
 8005e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005e86:	69ba      	ldr	r2, [r7, #24]
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e8e:	4a2e      	ldr	r2, [pc, #184]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005e94:	4b2c      	ldr	r3, [pc, #176]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	43db      	mvns	r3, r3
 8005e9e:	69ba      	ldr	r2, [r7, #24]
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005eb0:	69ba      	ldr	r2, [r7, #24]
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005eb8:	4a23      	ldr	r2, [pc, #140]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ebe:	4b22      	ldr	r3, [pc, #136]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	43db      	mvns	r3, r3
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	4013      	ands	r3, r2
 8005ecc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d003      	beq.n	8005ee2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005eda:	69ba      	ldr	r2, [r7, #24]
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ee2:	4a19      	ldr	r2, [pc, #100]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ee8:	4b17      	ldr	r3, [pc, #92]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	43db      	mvns	r3, r3
 8005ef2:	69ba      	ldr	r2, [r7, #24]
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d003      	beq.n	8005f0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f0c:	4a0e      	ldr	r2, [pc, #56]	; (8005f48 <HAL_GPIO_Init+0x300>)
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	3301      	adds	r3, #1
 8005f16:	61fb      	str	r3, [r7, #28]
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	2b0f      	cmp	r3, #15
 8005f1c:	f67f aea2 	bls.w	8005c64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005f20:	bf00      	nop
 8005f22:	3724      	adds	r7, #36	; 0x24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	40013800 	.word	0x40013800
 8005f34:	40020000 	.word	0x40020000
 8005f38:	40020400 	.word	0x40020400
 8005f3c:	40020800 	.word	0x40020800
 8005f40:	40020c00 	.word	0x40020c00
 8005f44:	40021000 	.word	0x40021000
 8005f48:	40013c00 	.word	0x40013c00

08005f4c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f56:	2300      	movs	r3, #0
 8005f58:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f62:	2300      	movs	r3, #0
 8005f64:	617b      	str	r3, [r7, #20]
 8005f66:	e0bb      	b.n	80060e0 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f68:	2201      	movs	r2, #1
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f70:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005f72:	683a      	ldr	r2, [r7, #0]
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	4013      	ands	r3, r2
 8005f78:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	f040 80ab 	bne.w	80060da <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005f84:	4a5b      	ldr	r2, [pc, #364]	; (80060f4 <HAL_GPIO_DeInit+0x1a8>)
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	089b      	lsrs	r3, r3, #2
 8005f8a:	3302      	adds	r3, #2
 8005f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f90:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f003 0303 	and.w	r3, r3, #3
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	220f      	movs	r2, #15
 8005f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a53      	ldr	r2, [pc, #332]	; (80060f8 <HAL_GPIO_DeInit+0x1ac>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d019      	beq.n	8005fe2 <HAL_GPIO_DeInit+0x96>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a52      	ldr	r2, [pc, #328]	; (80060fc <HAL_GPIO_DeInit+0x1b0>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d013      	beq.n	8005fde <HAL_GPIO_DeInit+0x92>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a51      	ldr	r2, [pc, #324]	; (8006100 <HAL_GPIO_DeInit+0x1b4>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00d      	beq.n	8005fda <HAL_GPIO_DeInit+0x8e>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a50      	ldr	r2, [pc, #320]	; (8006104 <HAL_GPIO_DeInit+0x1b8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d007      	beq.n	8005fd6 <HAL_GPIO_DeInit+0x8a>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a4f      	ldr	r2, [pc, #316]	; (8006108 <HAL_GPIO_DeInit+0x1bc>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d101      	bne.n	8005fd2 <HAL_GPIO_DeInit+0x86>
 8005fce:	2304      	movs	r3, #4
 8005fd0:	e008      	b.n	8005fe4 <HAL_GPIO_DeInit+0x98>
 8005fd2:	2307      	movs	r3, #7
 8005fd4:	e006      	b.n	8005fe4 <HAL_GPIO_DeInit+0x98>
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e004      	b.n	8005fe4 <HAL_GPIO_DeInit+0x98>
 8005fda:	2302      	movs	r3, #2
 8005fdc:	e002      	b.n	8005fe4 <HAL_GPIO_DeInit+0x98>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e000      	b.n	8005fe4 <HAL_GPIO_DeInit+0x98>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	f002 0203 	and.w	r2, r2, #3
 8005fea:	0092      	lsls	r2, r2, #2
 8005fec:	4093      	lsls	r3, r2
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d132      	bne.n	800605a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005ff4:	4b45      	ldr	r3, [pc, #276]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	43db      	mvns	r3, r3
 8005ffc:	4943      	ldr	r1, [pc, #268]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 8005ffe:	4013      	ands	r3, r2
 8006000:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006002:	4b42      	ldr	r3, [pc, #264]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 8006004:	685a      	ldr	r2, [r3, #4]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	43db      	mvns	r3, r3
 800600a:	4940      	ldr	r1, [pc, #256]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 800600c:	4013      	ands	r3, r2
 800600e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006010:	4b3e      	ldr	r3, [pc, #248]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	43db      	mvns	r3, r3
 8006018:	493c      	ldr	r1, [pc, #240]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 800601a:	4013      	ands	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800601e:	4b3b      	ldr	r3, [pc, #236]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	43db      	mvns	r3, r3
 8006026:	4939      	ldr	r1, [pc, #228]	; (800610c <HAL_GPIO_DeInit+0x1c0>)
 8006028:	4013      	ands	r3, r2
 800602a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f003 0303 	and.w	r3, r3, #3
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	220f      	movs	r2, #15
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800603c:	4a2d      	ldr	r2, [pc, #180]	; (80060f4 <HAL_GPIO_DeInit+0x1a8>)
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	089b      	lsrs	r3, r3, #2
 8006042:	3302      	adds	r3, #2
 8006044:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	43da      	mvns	r2, r3
 800604c:	4829      	ldr	r0, [pc, #164]	; (80060f4 <HAL_GPIO_DeInit+0x1a8>)
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	400a      	ands	r2, r1
 8006054:	3302      	adds	r3, #2
 8006056:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	005b      	lsls	r3, r3, #1
 8006062:	2103      	movs	r1, #3
 8006064:	fa01 f303 	lsl.w	r3, r1, r3
 8006068:	43db      	mvns	r3, r3
 800606a:	401a      	ands	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	08da      	lsrs	r2, r3, #3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3208      	adds	r2, #8
 8006078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	220f      	movs	r2, #15
 8006086:	fa02 f303 	lsl.w	r3, r2, r3
 800608a:	43db      	mvns	r3, r3
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	08d2      	lsrs	r2, r2, #3
 8006090:	4019      	ands	r1, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	3208      	adds	r2, #8
 8006096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68da      	ldr	r2, [r3, #12]
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	2103      	movs	r1, #3
 80060a4:	fa01 f303 	lsl.w	r3, r1, r3
 80060a8:	43db      	mvns	r3, r3
 80060aa:	401a      	ands	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	2101      	movs	r1, #1
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	fa01 f303 	lsl.w	r3, r1, r3
 80060bc:	43db      	mvns	r3, r3
 80060be:	401a      	ands	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	005b      	lsls	r3, r3, #1
 80060cc:	2103      	movs	r1, #3
 80060ce:	fa01 f303 	lsl.w	r3, r1, r3
 80060d2:	43db      	mvns	r3, r3
 80060d4:	401a      	ands	r2, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	3301      	adds	r3, #1
 80060de:	617b      	str	r3, [r7, #20]
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	2b0f      	cmp	r3, #15
 80060e4:	f67f af40 	bls.w	8005f68 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80060e8:	bf00      	nop
 80060ea:	371c      	adds	r7, #28
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	40013800 	.word	0x40013800
 80060f8:	40020000 	.word	0x40020000
 80060fc:	40020400 	.word	0x40020400
 8006100:	40020800 	.word	0x40020800
 8006104:	40020c00 	.word	0x40020c00
 8006108:	40021000 	.word	0x40021000
 800610c:	40013c00 	.word	0x40013c00

08006110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	460b      	mov	r3, r1
 800611a:	807b      	strh	r3, [r7, #2]
 800611c:	4613      	mov	r3, r2
 800611e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006120:	787b      	ldrb	r3, [r7, #1]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d003      	beq.n	800612e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006126:	887a      	ldrh	r2, [r7, #2]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800612c:	e003      	b.n	8006136 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800612e:	887b      	ldrh	r3, [r7, #2]
 8006130:	041a      	lsls	r2, r3, #16
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	619a      	str	r2, [r3, #24]
}
 8006136:	bf00      	nop
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr

08006142 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
 800614a:	460b      	mov	r3, r1
 800614c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	695a      	ldr	r2, [r3, #20]
 8006152:	887b      	ldrh	r3, [r7, #2]
 8006154:	401a      	ands	r2, r3
 8006156:	887b      	ldrh	r3, [r7, #2]
 8006158:	429a      	cmp	r2, r3
 800615a:	d104      	bne.n	8006166 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800615c:	887b      	ldrh	r3, [r7, #2]
 800615e:	041a      	lsls	r2, r3, #16
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8006164:	e002      	b.n	800616c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8006166:	887a      	ldrh	r2, [r7, #2]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	619a      	str	r2, [r3, #24]
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	4603      	mov	r3, r0
 8006180:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006182:	4b08      	ldr	r3, [pc, #32]	; (80061a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006184:	695a      	ldr	r2, [r3, #20]
 8006186:	88fb      	ldrh	r3, [r7, #6]
 8006188:	4013      	ands	r3, r2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d006      	beq.n	800619c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800618e:	4a05      	ldr	r2, [pc, #20]	; (80061a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006190:	88fb      	ldrh	r3, [r7, #6]
 8006192:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006194:	88fb      	ldrh	r3, [r7, #6]
 8006196:	4618      	mov	r0, r3
 8006198:	f7fb fcd2 	bl	8001b40 <HAL_GPIO_EXTI_Callback>
  }
}
 800619c:	bf00      	nop
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40013c00 	.word	0x40013c00

080061a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e25b      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d075      	beq.n	80062b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061c6:	4ba3      	ldr	r3, [pc, #652]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	f003 030c 	and.w	r3, r3, #12
 80061ce:	2b04      	cmp	r3, #4
 80061d0:	d00c      	beq.n	80061ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061d2:	4ba0      	ldr	r3, [pc, #640]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061da:	2b08      	cmp	r3, #8
 80061dc:	d112      	bne.n	8006204 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061de:	4b9d      	ldr	r3, [pc, #628]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ea:	d10b      	bne.n	8006204 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061ec:	4b99      	ldr	r3, [pc, #612]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d05b      	beq.n	80062b0 <HAL_RCC_OscConfig+0x108>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d157      	bne.n	80062b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e236      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800620c:	d106      	bne.n	800621c <HAL_RCC_OscConfig+0x74>
 800620e:	4b91      	ldr	r3, [pc, #580]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a90      	ldr	r2, [pc, #576]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006218:	6013      	str	r3, [r2, #0]
 800621a:	e01d      	b.n	8006258 <HAL_RCC_OscConfig+0xb0>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006224:	d10c      	bne.n	8006240 <HAL_RCC_OscConfig+0x98>
 8006226:	4b8b      	ldr	r3, [pc, #556]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a8a      	ldr	r2, [pc, #552]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800622c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006230:	6013      	str	r3, [r2, #0]
 8006232:	4b88      	ldr	r3, [pc, #544]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a87      	ldr	r2, [pc, #540]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	e00b      	b.n	8006258 <HAL_RCC_OscConfig+0xb0>
 8006240:	4b84      	ldr	r3, [pc, #528]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a83      	ldr	r2, [pc, #524]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800624a:	6013      	str	r3, [r2, #0]
 800624c:	4b81      	ldr	r3, [pc, #516]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a80      	ldr	r2, [pc, #512]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006256:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d013      	beq.n	8006288 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006260:	f7ff fb60 	bl	8005924 <HAL_GetTick>
 8006264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006266:	e008      	b.n	800627a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006268:	f7ff fb5c 	bl	8005924 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b64      	cmp	r3, #100	; 0x64
 8006274:	d901      	bls.n	800627a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e1fb      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800627a:	4b76      	ldr	r3, [pc, #472]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d0f0      	beq.n	8006268 <HAL_RCC_OscConfig+0xc0>
 8006286:	e014      	b.n	80062b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006288:	f7ff fb4c 	bl	8005924 <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800628e:	e008      	b.n	80062a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006290:	f7ff fb48 	bl	8005924 <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b64      	cmp	r3, #100	; 0x64
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e1e7      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062a2:	4b6c      	ldr	r3, [pc, #432]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1f0      	bne.n	8006290 <HAL_RCC_OscConfig+0xe8>
 80062ae:	e000      	b.n	80062b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0302 	and.w	r3, r3, #2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d063      	beq.n	8006386 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062be:	4b65      	ldr	r3, [pc, #404]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	f003 030c 	and.w	r3, r3, #12
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00b      	beq.n	80062e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062ca:	4b62      	ldr	r3, [pc, #392]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062d2:	2b08      	cmp	r3, #8
 80062d4:	d11c      	bne.n	8006310 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062d6:	4b5f      	ldr	r3, [pc, #380]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d116      	bne.n	8006310 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062e2:	4b5c      	ldr	r3, [pc, #368]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d005      	beq.n	80062fa <HAL_RCC_OscConfig+0x152>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d001      	beq.n	80062fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e1bb      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062fa:	4b56      	ldr	r3, [pc, #344]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	00db      	lsls	r3, r3, #3
 8006308:	4952      	ldr	r1, [pc, #328]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800630a:	4313      	orrs	r3, r2
 800630c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800630e:	e03a      	b.n	8006386 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d020      	beq.n	800635a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006318:	4b4f      	ldr	r3, [pc, #316]	; (8006458 <HAL_RCC_OscConfig+0x2b0>)
 800631a:	2201      	movs	r2, #1
 800631c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631e:	f7ff fb01 	bl	8005924 <HAL_GetTick>
 8006322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006324:	e008      	b.n	8006338 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006326:	f7ff fafd 	bl	8005924 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d901      	bls.n	8006338 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e19c      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006338:	4b46      	ldr	r3, [pc, #280]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 0302 	and.w	r3, r3, #2
 8006340:	2b00      	cmp	r3, #0
 8006342:	d0f0      	beq.n	8006326 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006344:	4b43      	ldr	r3, [pc, #268]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	00db      	lsls	r3, r3, #3
 8006352:	4940      	ldr	r1, [pc, #256]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006354:	4313      	orrs	r3, r2
 8006356:	600b      	str	r3, [r1, #0]
 8006358:	e015      	b.n	8006386 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800635a:	4b3f      	ldr	r3, [pc, #252]	; (8006458 <HAL_RCC_OscConfig+0x2b0>)
 800635c:	2200      	movs	r2, #0
 800635e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006360:	f7ff fae0 	bl	8005924 <HAL_GetTick>
 8006364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006366:	e008      	b.n	800637a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006368:	f7ff fadc 	bl	8005924 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b02      	cmp	r3, #2
 8006374:	d901      	bls.n	800637a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e17b      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800637a:	4b36      	ldr	r3, [pc, #216]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 0302 	and.w	r3, r3, #2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1f0      	bne.n	8006368 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0308 	and.w	r3, r3, #8
 800638e:	2b00      	cmp	r3, #0
 8006390:	d030      	beq.n	80063f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d016      	beq.n	80063c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800639a:	4b30      	ldr	r3, [pc, #192]	; (800645c <HAL_RCC_OscConfig+0x2b4>)
 800639c:	2201      	movs	r2, #1
 800639e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a0:	f7ff fac0 	bl	8005924 <HAL_GetTick>
 80063a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063a8:	f7ff fabc 	bl	8005924 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e15b      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ba:	4b26      	ldr	r3, [pc, #152]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80063bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d0f0      	beq.n	80063a8 <HAL_RCC_OscConfig+0x200>
 80063c6:	e015      	b.n	80063f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063c8:	4b24      	ldr	r3, [pc, #144]	; (800645c <HAL_RCC_OscConfig+0x2b4>)
 80063ca:	2200      	movs	r2, #0
 80063cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063ce:	f7ff faa9 	bl	8005924 <HAL_GetTick>
 80063d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063d4:	e008      	b.n	80063e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063d6:	f7ff faa5 	bl	8005924 <HAL_GetTick>
 80063da:	4602      	mov	r2, r0
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	d901      	bls.n	80063e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80063e4:	2303      	movs	r3, #3
 80063e6:	e144      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063e8:	4b1a      	ldr	r3, [pc, #104]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 80063ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063ec:	f003 0302 	and.w	r3, r3, #2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1f0      	bne.n	80063d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0304 	and.w	r3, r3, #4
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 80a0 	beq.w	8006542 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006402:	2300      	movs	r3, #0
 8006404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006406:	4b13      	ldr	r3, [pc, #76]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10f      	bne.n	8006432 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006412:	2300      	movs	r3, #0
 8006414:	60bb      	str	r3, [r7, #8]
 8006416:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641a:	4a0e      	ldr	r2, [pc, #56]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 800641c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006420:	6413      	str	r3, [r2, #64]	; 0x40
 8006422:	4b0c      	ldr	r3, [pc, #48]	; (8006454 <HAL_RCC_OscConfig+0x2ac>)
 8006424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800642a:	60bb      	str	r3, [r7, #8]
 800642c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800642e:	2301      	movs	r3, #1
 8006430:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006432:	4b0b      	ldr	r3, [pc, #44]	; (8006460 <HAL_RCC_OscConfig+0x2b8>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800643a:	2b00      	cmp	r3, #0
 800643c:	d121      	bne.n	8006482 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800643e:	4b08      	ldr	r3, [pc, #32]	; (8006460 <HAL_RCC_OscConfig+0x2b8>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a07      	ldr	r2, [pc, #28]	; (8006460 <HAL_RCC_OscConfig+0x2b8>)
 8006444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800644a:	f7ff fa6b 	bl	8005924 <HAL_GetTick>
 800644e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006450:	e011      	b.n	8006476 <HAL_RCC_OscConfig+0x2ce>
 8006452:	bf00      	nop
 8006454:	40023800 	.word	0x40023800
 8006458:	42470000 	.word	0x42470000
 800645c:	42470e80 	.word	0x42470e80
 8006460:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006464:	f7ff fa5e 	bl	8005924 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e0fd      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006476:	4b81      	ldr	r3, [pc, #516]	; (800667c <HAL_RCC_OscConfig+0x4d4>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647e:	2b00      	cmp	r3, #0
 8006480:	d0f0      	beq.n	8006464 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d106      	bne.n	8006498 <HAL_RCC_OscConfig+0x2f0>
 800648a:	4b7d      	ldr	r3, [pc, #500]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 800648c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800648e:	4a7c      	ldr	r2, [pc, #496]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 8006490:	f043 0301 	orr.w	r3, r3, #1
 8006494:	6713      	str	r3, [r2, #112]	; 0x70
 8006496:	e01c      	b.n	80064d2 <HAL_RCC_OscConfig+0x32a>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	2b05      	cmp	r3, #5
 800649e:	d10c      	bne.n	80064ba <HAL_RCC_OscConfig+0x312>
 80064a0:	4b77      	ldr	r3, [pc, #476]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064a4:	4a76      	ldr	r2, [pc, #472]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064a6:	f043 0304 	orr.w	r3, r3, #4
 80064aa:	6713      	str	r3, [r2, #112]	; 0x70
 80064ac:	4b74      	ldr	r3, [pc, #464]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b0:	4a73      	ldr	r2, [pc, #460]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064b2:	f043 0301 	orr.w	r3, r3, #1
 80064b6:	6713      	str	r3, [r2, #112]	; 0x70
 80064b8:	e00b      	b.n	80064d2 <HAL_RCC_OscConfig+0x32a>
 80064ba:	4b71      	ldr	r3, [pc, #452]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064be:	4a70      	ldr	r2, [pc, #448]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064c0:	f023 0301 	bic.w	r3, r3, #1
 80064c4:	6713      	str	r3, [r2, #112]	; 0x70
 80064c6:	4b6e      	ldr	r3, [pc, #440]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ca:	4a6d      	ldr	r2, [pc, #436]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064cc:	f023 0304 	bic.w	r3, r3, #4
 80064d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d015      	beq.n	8006506 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064da:	f7ff fa23 	bl	8005924 <HAL_GetTick>
 80064de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064e0:	e00a      	b.n	80064f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064e2:	f7ff fa1f 	bl	8005924 <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e0bc      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064f8:	4b61      	ldr	r3, [pc, #388]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80064fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0ee      	beq.n	80064e2 <HAL_RCC_OscConfig+0x33a>
 8006504:	e014      	b.n	8006530 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006506:	f7ff fa0d 	bl	8005924 <HAL_GetTick>
 800650a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800650c:	e00a      	b.n	8006524 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800650e:	f7ff fa09 	bl	8005924 <HAL_GetTick>
 8006512:	4602      	mov	r2, r0
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	f241 3288 	movw	r2, #5000	; 0x1388
 800651c:	4293      	cmp	r3, r2
 800651e:	d901      	bls.n	8006524 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e0a6      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006524:	4b56      	ldr	r3, [pc, #344]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 8006526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1ee      	bne.n	800650e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006530:	7dfb      	ldrb	r3, [r7, #23]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d105      	bne.n	8006542 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006536:	4b52      	ldr	r3, [pc, #328]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 8006538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653a:	4a51      	ldr	r2, [pc, #324]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 800653c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006540:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	2b00      	cmp	r3, #0
 8006548:	f000 8092 	beq.w	8006670 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800654c:	4b4c      	ldr	r3, [pc, #304]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f003 030c 	and.w	r3, r3, #12
 8006554:	2b08      	cmp	r3, #8
 8006556:	d05c      	beq.n	8006612 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	699b      	ldr	r3, [r3, #24]
 800655c:	2b02      	cmp	r3, #2
 800655e:	d141      	bne.n	80065e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006560:	4b48      	ldr	r3, [pc, #288]	; (8006684 <HAL_RCC_OscConfig+0x4dc>)
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006566:	f7ff f9dd 	bl	8005924 <HAL_GetTick>
 800656a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800656c:	e008      	b.n	8006580 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800656e:	f7ff f9d9 	bl	8005924 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	2b02      	cmp	r3, #2
 800657a:	d901      	bls.n	8006580 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e078      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006580:	4b3f      	ldr	r3, [pc, #252]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1f0      	bne.n	800656e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a1b      	ldr	r3, [r3, #32]
 8006594:	431a      	orrs	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659a:	019b      	lsls	r3, r3, #6
 800659c:	431a      	orrs	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a2:	085b      	lsrs	r3, r3, #1
 80065a4:	3b01      	subs	r3, #1
 80065a6:	041b      	lsls	r3, r3, #16
 80065a8:	431a      	orrs	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	061b      	lsls	r3, r3, #24
 80065b0:	4933      	ldr	r1, [pc, #204]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065b6:	4b33      	ldr	r3, [pc, #204]	; (8006684 <HAL_RCC_OscConfig+0x4dc>)
 80065b8:	2201      	movs	r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065bc:	f7ff f9b2 	bl	8005924 <HAL_GetTick>
 80065c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065c4:	f7ff f9ae 	bl	8005924 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e04d      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065d6:	4b2a      	ldr	r3, [pc, #168]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d0f0      	beq.n	80065c4 <HAL_RCC_OscConfig+0x41c>
 80065e2:	e045      	b.n	8006670 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065e4:	4b27      	ldr	r3, [pc, #156]	; (8006684 <HAL_RCC_OscConfig+0x4dc>)
 80065e6:	2200      	movs	r2, #0
 80065e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ea:	f7ff f99b 	bl	8005924 <HAL_GetTick>
 80065ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065f0:	e008      	b.n	8006604 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065f2:	f7ff f997 	bl	8005924 <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d901      	bls.n	8006604 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006600:	2303      	movs	r3, #3
 8006602:	e036      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006604:	4b1e      	ldr	r3, [pc, #120]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1f0      	bne.n	80065f2 <HAL_RCC_OscConfig+0x44a>
 8006610:	e02e      	b.n	8006670 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d101      	bne.n	800661e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e029      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800661e:	4b18      	ldr	r3, [pc, #96]	; (8006680 <HAL_RCC_OscConfig+0x4d8>)
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	429a      	cmp	r2, r3
 8006630:	d11c      	bne.n	800666c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800663c:	429a      	cmp	r2, r3
 800663e:	d115      	bne.n	800666c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006646:	4013      	ands	r3, r2
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800664c:	4293      	cmp	r3, r2
 800664e:	d10d      	bne.n	800666c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800665a:	429a      	cmp	r2, r3
 800665c:	d106      	bne.n	800666c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006668:	429a      	cmp	r2, r3
 800666a:	d001      	beq.n	8006670 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e000      	b.n	8006672 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3718      	adds	r7, #24
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	40007000 	.word	0x40007000
 8006680:	40023800 	.word	0x40023800
 8006684:	42470060 	.word	0x42470060

08006688 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e0cc      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800669c:	4b68      	ldr	r3, [pc, #416]	; (8006840 <HAL_RCC_ClockConfig+0x1b8>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 030f 	and.w	r3, r3, #15
 80066a4:	683a      	ldr	r2, [r7, #0]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d90c      	bls.n	80066c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066aa:	4b65      	ldr	r3, [pc, #404]	; (8006840 <HAL_RCC_ClockConfig+0x1b8>)
 80066ac:	683a      	ldr	r2, [r7, #0]
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066b2:	4b63      	ldr	r3, [pc, #396]	; (8006840 <HAL_RCC_ClockConfig+0x1b8>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 030f 	and.w	r3, r3, #15
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d001      	beq.n	80066c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	e0b8      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d020      	beq.n	8006712 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0304 	and.w	r3, r3, #4
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d005      	beq.n	80066e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066dc:	4b59      	ldr	r3, [pc, #356]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	4a58      	ldr	r2, [pc, #352]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80066e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80066e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0308 	and.w	r3, r3, #8
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d005      	beq.n	8006700 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066f4:	4b53      	ldr	r3, [pc, #332]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	4a52      	ldr	r2, [pc, #328]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80066fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80066fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006700:	4b50      	ldr	r3, [pc, #320]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	494d      	ldr	r1, [pc, #308]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 800670e:	4313      	orrs	r3, r2
 8006710:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	2b00      	cmp	r3, #0
 800671c:	d044      	beq.n	80067a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d107      	bne.n	8006736 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006726:	4b47      	ldr	r3, [pc, #284]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d119      	bne.n	8006766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e07f      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	2b02      	cmp	r3, #2
 800673c:	d003      	beq.n	8006746 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006742:	2b03      	cmp	r3, #3
 8006744:	d107      	bne.n	8006756 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006746:	4b3f      	ldr	r3, [pc, #252]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d109      	bne.n	8006766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e06f      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006756:	4b3b      	ldr	r3, [pc, #236]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e067      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006766:	4b37      	ldr	r3, [pc, #220]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f023 0203 	bic.w	r2, r3, #3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	4934      	ldr	r1, [pc, #208]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006774:	4313      	orrs	r3, r2
 8006776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006778:	f7ff f8d4 	bl	8005924 <HAL_GetTick>
 800677c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800677e:	e00a      	b.n	8006796 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006780:	f7ff f8d0 	bl	8005924 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	f241 3288 	movw	r2, #5000	; 0x1388
 800678e:	4293      	cmp	r3, r2
 8006790:	d901      	bls.n	8006796 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e04f      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006796:	4b2b      	ldr	r3, [pc, #172]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f003 020c 	and.w	r2, r3, #12
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d1eb      	bne.n	8006780 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067a8:	4b25      	ldr	r3, [pc, #148]	; (8006840 <HAL_RCC_ClockConfig+0x1b8>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 030f 	and.w	r3, r3, #15
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d20c      	bcs.n	80067d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067b6:	4b22      	ldr	r3, [pc, #136]	; (8006840 <HAL_RCC_ClockConfig+0x1b8>)
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	b2d2      	uxtb	r2, r2
 80067bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067be:	4b20      	ldr	r3, [pc, #128]	; (8006840 <HAL_RCC_ClockConfig+0x1b8>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 030f 	and.w	r3, r3, #15
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d001      	beq.n	80067d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e032      	b.n	8006836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 0304 	and.w	r3, r3, #4
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d008      	beq.n	80067ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067dc:	4b19      	ldr	r3, [pc, #100]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	4916      	ldr	r1, [pc, #88]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d009      	beq.n	800680e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067fa:	4b12      	ldr	r3, [pc, #72]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	00db      	lsls	r3, r3, #3
 8006808:	490e      	ldr	r1, [pc, #56]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 800680a:	4313      	orrs	r3, r2
 800680c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800680e:	f000 f821 	bl	8006854 <HAL_RCC_GetSysClockFreq>
 8006812:	4601      	mov	r1, r0
 8006814:	4b0b      	ldr	r3, [pc, #44]	; (8006844 <HAL_RCC_ClockConfig+0x1bc>)
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	091b      	lsrs	r3, r3, #4
 800681a:	f003 030f 	and.w	r3, r3, #15
 800681e:	4a0a      	ldr	r2, [pc, #40]	; (8006848 <HAL_RCC_ClockConfig+0x1c0>)
 8006820:	5cd3      	ldrb	r3, [r2, r3]
 8006822:	fa21 f303 	lsr.w	r3, r1, r3
 8006826:	4a09      	ldr	r2, [pc, #36]	; (800684c <HAL_RCC_ClockConfig+0x1c4>)
 8006828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800682a:	4b09      	ldr	r3, [pc, #36]	; (8006850 <HAL_RCC_ClockConfig+0x1c8>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff f834 	bl	800589c <HAL_InitTick>

  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	40023c00 	.word	0x40023c00
 8006844:	40023800 	.word	0x40023800
 8006848:	0800abf4 	.word	0x0800abf4
 800684c:	20000138 	.word	0x20000138
 8006850:	20000160 	.word	0x20000160

08006854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	607b      	str	r3, [r7, #4]
 800685e:	2300      	movs	r3, #0
 8006860:	60fb      	str	r3, [r7, #12]
 8006862:	2300      	movs	r3, #0
 8006864:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006866:	2300      	movs	r3, #0
 8006868:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800686a:	4b63      	ldr	r3, [pc, #396]	; (80069f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f003 030c 	and.w	r3, r3, #12
 8006872:	2b04      	cmp	r3, #4
 8006874:	d007      	beq.n	8006886 <HAL_RCC_GetSysClockFreq+0x32>
 8006876:	2b08      	cmp	r3, #8
 8006878:	d008      	beq.n	800688c <HAL_RCC_GetSysClockFreq+0x38>
 800687a:	2b00      	cmp	r3, #0
 800687c:	f040 80b4 	bne.w	80069e8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006880:	4b5e      	ldr	r3, [pc, #376]	; (80069fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006882:	60bb      	str	r3, [r7, #8]
       break;
 8006884:	e0b3      	b.n	80069ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006886:	4b5e      	ldr	r3, [pc, #376]	; (8006a00 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006888:	60bb      	str	r3, [r7, #8]
      break;
 800688a:	e0b0      	b.n	80069ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800688c:	4b5a      	ldr	r3, [pc, #360]	; (80069f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006894:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006896:	4b58      	ldr	r3, [pc, #352]	; (80069f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d04a      	beq.n	8006938 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068a2:	4b55      	ldr	r3, [pc, #340]	; (80069f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	099b      	lsrs	r3, r3, #6
 80068a8:	f04f 0400 	mov.w	r4, #0
 80068ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	ea03 0501 	and.w	r5, r3, r1
 80068b8:	ea04 0602 	and.w	r6, r4, r2
 80068bc:	4629      	mov	r1, r5
 80068be:	4632      	mov	r2, r6
 80068c0:	f04f 0300 	mov.w	r3, #0
 80068c4:	f04f 0400 	mov.w	r4, #0
 80068c8:	0154      	lsls	r4, r2, #5
 80068ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80068ce:	014b      	lsls	r3, r1, #5
 80068d0:	4619      	mov	r1, r3
 80068d2:	4622      	mov	r2, r4
 80068d4:	1b49      	subs	r1, r1, r5
 80068d6:	eb62 0206 	sbc.w	r2, r2, r6
 80068da:	f04f 0300 	mov.w	r3, #0
 80068de:	f04f 0400 	mov.w	r4, #0
 80068e2:	0194      	lsls	r4, r2, #6
 80068e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80068e8:	018b      	lsls	r3, r1, #6
 80068ea:	1a5b      	subs	r3, r3, r1
 80068ec:	eb64 0402 	sbc.w	r4, r4, r2
 80068f0:	f04f 0100 	mov.w	r1, #0
 80068f4:	f04f 0200 	mov.w	r2, #0
 80068f8:	00e2      	lsls	r2, r4, #3
 80068fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80068fe:	00d9      	lsls	r1, r3, #3
 8006900:	460b      	mov	r3, r1
 8006902:	4614      	mov	r4, r2
 8006904:	195b      	adds	r3, r3, r5
 8006906:	eb44 0406 	adc.w	r4, r4, r6
 800690a:	f04f 0100 	mov.w	r1, #0
 800690e:	f04f 0200 	mov.w	r2, #0
 8006912:	0262      	lsls	r2, r4, #9
 8006914:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006918:	0259      	lsls	r1, r3, #9
 800691a:	460b      	mov	r3, r1
 800691c:	4614      	mov	r4, r2
 800691e:	4618      	mov	r0, r3
 8006920:	4621      	mov	r1, r4
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f04f 0400 	mov.w	r4, #0
 8006928:	461a      	mov	r2, r3
 800692a:	4623      	mov	r3, r4
 800692c:	f7fa f91e 	bl	8000b6c <__aeabi_uldivmod>
 8006930:	4603      	mov	r3, r0
 8006932:	460c      	mov	r4, r1
 8006934:	60fb      	str	r3, [r7, #12]
 8006936:	e049      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006938:	4b2f      	ldr	r3, [pc, #188]	; (80069f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	099b      	lsrs	r3, r3, #6
 800693e:	f04f 0400 	mov.w	r4, #0
 8006942:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006946:	f04f 0200 	mov.w	r2, #0
 800694a:	ea03 0501 	and.w	r5, r3, r1
 800694e:	ea04 0602 	and.w	r6, r4, r2
 8006952:	4629      	mov	r1, r5
 8006954:	4632      	mov	r2, r6
 8006956:	f04f 0300 	mov.w	r3, #0
 800695a:	f04f 0400 	mov.w	r4, #0
 800695e:	0154      	lsls	r4, r2, #5
 8006960:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006964:	014b      	lsls	r3, r1, #5
 8006966:	4619      	mov	r1, r3
 8006968:	4622      	mov	r2, r4
 800696a:	1b49      	subs	r1, r1, r5
 800696c:	eb62 0206 	sbc.w	r2, r2, r6
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	f04f 0400 	mov.w	r4, #0
 8006978:	0194      	lsls	r4, r2, #6
 800697a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800697e:	018b      	lsls	r3, r1, #6
 8006980:	1a5b      	subs	r3, r3, r1
 8006982:	eb64 0402 	sbc.w	r4, r4, r2
 8006986:	f04f 0100 	mov.w	r1, #0
 800698a:	f04f 0200 	mov.w	r2, #0
 800698e:	00e2      	lsls	r2, r4, #3
 8006990:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006994:	00d9      	lsls	r1, r3, #3
 8006996:	460b      	mov	r3, r1
 8006998:	4614      	mov	r4, r2
 800699a:	195b      	adds	r3, r3, r5
 800699c:	eb44 0406 	adc.w	r4, r4, r6
 80069a0:	f04f 0100 	mov.w	r1, #0
 80069a4:	f04f 0200 	mov.w	r2, #0
 80069a8:	02a2      	lsls	r2, r4, #10
 80069aa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80069ae:	0299      	lsls	r1, r3, #10
 80069b0:	460b      	mov	r3, r1
 80069b2:	4614      	mov	r4, r2
 80069b4:	4618      	mov	r0, r3
 80069b6:	4621      	mov	r1, r4
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f04f 0400 	mov.w	r4, #0
 80069be:	461a      	mov	r2, r3
 80069c0:	4623      	mov	r3, r4
 80069c2:	f7fa f8d3 	bl	8000b6c <__aeabi_uldivmod>
 80069c6:	4603      	mov	r3, r0
 80069c8:	460c      	mov	r4, r1
 80069ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80069cc:	4b0a      	ldr	r3, [pc, #40]	; (80069f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	0c1b      	lsrs	r3, r3, #16
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	3301      	adds	r3, #1
 80069d8:	005b      	lsls	r3, r3, #1
 80069da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e4:	60bb      	str	r3, [r7, #8]
      break;
 80069e6:	e002      	b.n	80069ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069e8:	4b04      	ldr	r3, [pc, #16]	; (80069fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80069ea:	60bb      	str	r3, [r7, #8]
      break;
 80069ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069ee:	68bb      	ldr	r3, [r7, #8]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069f8:	40023800 	.word	0x40023800
 80069fc:	00f42400 	.word	0x00f42400
 8006a00:	007a1200 	.word	0x007a1200

08006a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a04:	b480      	push	{r7}
 8006a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a08:	4b03      	ldr	r3, [pc, #12]	; (8006a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	20000138 	.word	0x20000138

08006a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a20:	f7ff fff0 	bl	8006a04 <HAL_RCC_GetHCLKFreq>
 8006a24:	4601      	mov	r1, r0
 8006a26:	4b05      	ldr	r3, [pc, #20]	; (8006a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	0a9b      	lsrs	r3, r3, #10
 8006a2c:	f003 0307 	and.w	r3, r3, #7
 8006a30:	4a03      	ldr	r2, [pc, #12]	; (8006a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a32:	5cd3      	ldrb	r3, [r2, r3]
 8006a34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	0800ac04 	.word	0x0800ac04

08006a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a48:	f7ff ffdc 	bl	8006a04 <HAL_RCC_GetHCLKFreq>
 8006a4c:	4601      	mov	r1, r0
 8006a4e:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	0b5b      	lsrs	r3, r3, #13
 8006a54:	f003 0307 	and.w	r3, r3, #7
 8006a58:	4a03      	ldr	r2, [pc, #12]	; (8006a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a5a:	5cd3      	ldrb	r3, [r2, r3]
 8006a5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	40023800 	.word	0x40023800
 8006a68:	0800ac04 	.word	0x0800ac04

08006a6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e056      	b.n	8006b2c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d106      	bne.n	8006a9e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f7fb fa21 	bl	8001ee0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	431a      	orrs	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	431a      	orrs	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	431a      	orrs	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	695b      	ldr	r3, [r3, #20]
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ada:	431a      	orrs	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	431a      	orrs	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	ea42 0103 	orr.w	r1, r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	430a      	orrs	r2, r1
 8006af4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	0c1b      	lsrs	r3, r3, #16
 8006afc:	f003 0104 	and.w	r1, r3, #4
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	69da      	ldr	r2, [r3, #28]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3708      	adds	r7, #8
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e01a      	b.n	8006b7c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2202      	movs	r2, #2
 8006b4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b5c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7fb fa26 	bl	8001fb0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3708      	adds	r7, #8
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b088      	sub	sp, #32
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	4613      	mov	r3, r2
 8006b92:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d101      	bne.n	8006ba6 <HAL_SPI_Transmit+0x22>
 8006ba2:	2302      	movs	r3, #2
 8006ba4:	e11e      	b.n	8006de4 <HAL_SPI_Transmit+0x260>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bae:	f7fe feb9 	bl	8005924 <HAL_GetTick>
 8006bb2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006bb4:	88fb      	ldrh	r3, [r7, #6]
 8006bb6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d002      	beq.n	8006bca <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bc8:	e103      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <HAL_SPI_Transmit+0x52>
 8006bd0:	88fb      	ldrh	r3, [r7, #6]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d102      	bne.n	8006bdc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bda:	e0fa      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2203      	movs	r2, #3
 8006be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	88fa      	ldrh	r2, [r7, #6]
 8006bf4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	88fa      	ldrh	r2, [r7, #6]
 8006bfa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2200      	movs	r2, #0
 8006c06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c22:	d107      	bne.n	8006c34 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c32:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c3e:	2b40      	cmp	r3, #64	; 0x40
 8006c40:	d007      	beq.n	8006c52 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c5a:	d14b      	bne.n	8006cf4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d002      	beq.n	8006c6a <HAL_SPI_Transmit+0xe6>
 8006c64:	8afb      	ldrh	r3, [r7, #22]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d13e      	bne.n	8006ce8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6e:	881a      	ldrh	r2, [r3, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c7a:	1c9a      	adds	r2, r3, #2
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c8e:	e02b      	b.n	8006ce8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	f003 0302 	and.w	r3, r3, #2
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d112      	bne.n	8006cc4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca2:	881a      	ldrh	r2, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cae:	1c9a      	adds	r2, r3, #2
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	86da      	strh	r2, [r3, #54]	; 0x36
 8006cc2:	e011      	b.n	8006ce8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cc4:	f7fe fe2e 	bl	8005924 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d803      	bhi.n	8006cdc <HAL_SPI_Transmit+0x158>
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cda:	d102      	bne.n	8006ce2 <HAL_SPI_Transmit+0x15e>
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d102      	bne.n	8006ce8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ce6:	e074      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1ce      	bne.n	8006c90 <HAL_SPI_Transmit+0x10c>
 8006cf2:	e04c      	b.n	8006d8e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <HAL_SPI_Transmit+0x17e>
 8006cfc:	8afb      	ldrh	r3, [r7, #22]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d140      	bne.n	8006d84 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	330c      	adds	r3, #12
 8006d0c:	7812      	ldrb	r2, [r2, #0]
 8006d0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	3b01      	subs	r3, #1
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006d28:	e02c      	b.n	8006d84 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d113      	bne.n	8006d60 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	330c      	adds	r3, #12
 8006d42:	7812      	ldrb	r2, [r2, #0]
 8006d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d5e:	e011      	b.n	8006d84 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d60:	f7fe fde0 	bl	8005924 <HAL_GetTick>
 8006d64:	4602      	mov	r2, r0
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d803      	bhi.n	8006d78 <HAL_SPI_Transmit+0x1f4>
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d76:	d102      	bne.n	8006d7e <HAL_SPI_Transmit+0x1fa>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d102      	bne.n	8006d84 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d82:	e026      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d1cd      	bne.n	8006d2a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d8e:	69ba      	ldr	r2, [r7, #24]
 8006d90:	6839      	ldr	r1, [r7, #0]
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 fa44 	bl	8007220 <SPI_EndRxTxTransaction>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2220      	movs	r2, #32
 8006da2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10a      	bne.n	8006dc2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dac:	2300      	movs	r3, #0
 8006dae:	613b      	str	r3, [r7, #16]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	613b      	str	r3, [r7, #16]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	613b      	str	r3, [r7, #16]
 8006dc0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d002      	beq.n	8006dd0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	77fb      	strb	r3, [r7, #31]
 8006dce:	e000      	b.n	8006dd2 <HAL_SPI_Transmit+0x24e>
  }

error:
 8006dd0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006de2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3720      	adds	r7, #32
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08c      	sub	sp, #48	; 0x30
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
 8006df8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d101      	bne.n	8006e12 <HAL_SPI_TransmitReceive+0x26>
 8006e0e:	2302      	movs	r3, #2
 8006e10:	e18a      	b.n	8007128 <HAL_SPI_TransmitReceive+0x33c>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e1a:	f7fe fd83 	bl	8005924 <HAL_GetTick>
 8006e1e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006e30:	887b      	ldrh	r3, [r7, #2]
 8006e32:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006e34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d00f      	beq.n	8006e5c <HAL_SPI_TransmitReceive+0x70>
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e42:	d107      	bne.n	8006e54 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d103      	bne.n	8006e54 <HAL_SPI_TransmitReceive+0x68>
 8006e4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e50:	2b04      	cmp	r3, #4
 8006e52:	d003      	beq.n	8006e5c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006e54:	2302      	movs	r3, #2
 8006e56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006e5a:	e15b      	b.n	8007114 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d005      	beq.n	8006e6e <HAL_SPI_TransmitReceive+0x82>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <HAL_SPI_TransmitReceive+0x82>
 8006e68:	887b      	ldrh	r3, [r7, #2]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d103      	bne.n	8006e76 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006e74:	e14e      	b.n	8007114 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	2b04      	cmp	r3, #4
 8006e80:	d003      	beq.n	8006e8a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2205      	movs	r2, #5
 8006e86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	887a      	ldrh	r2, [r7, #2]
 8006e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	887a      	ldrh	r2, [r7, #2]
 8006ea0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	887a      	ldrh	r2, [r7, #2]
 8006eac:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	887a      	ldrh	r2, [r7, #2]
 8006eb2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eca:	2b40      	cmp	r3, #64	; 0x40
 8006ecc:	d007      	beq.n	8006ede <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006edc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ee6:	d178      	bne.n	8006fda <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d002      	beq.n	8006ef6 <HAL_SPI_TransmitReceive+0x10a>
 8006ef0:	8b7b      	ldrh	r3, [r7, #26]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d166      	bne.n	8006fc4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efa:	881a      	ldrh	r2, [r3, #0]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f06:	1c9a      	adds	r2, r3, #2
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	3b01      	subs	r3, #1
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f1a:	e053      	b.n	8006fc4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f003 0302 	and.w	r3, r3, #2
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d11b      	bne.n	8006f62 <HAL_SPI_TransmitReceive+0x176>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d016      	beq.n	8006f62 <HAL_SPI_TransmitReceive+0x176>
 8006f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d113      	bne.n	8006f62 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f3e:	881a      	ldrh	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4a:	1c9a      	adds	r2, r3, #2
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	3b01      	subs	r3, #1
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f003 0301 	and.w	r3, r3, #1
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d119      	bne.n	8006fa4 <HAL_SPI_TransmitReceive+0x1b8>
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d014      	beq.n	8006fa4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68da      	ldr	r2, [r3, #12]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f84:	b292      	uxth	r2, r2
 8006f86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8c:	1c9a      	adds	r2, r3, #2
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006fa4:	f7fe fcbe 	bl	8005924 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d807      	bhi.n	8006fc4 <HAL_SPI_TransmitReceive+0x1d8>
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fba:	d003      	beq.n	8006fc4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006fc2:	e0a7      	b.n	8007114 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1a6      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x130>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1a1      	bne.n	8006f1c <HAL_SPI_TransmitReceive+0x130>
 8006fd8:	e07c      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d002      	beq.n	8006fe8 <HAL_SPI_TransmitReceive+0x1fc>
 8006fe2:	8b7b      	ldrh	r3, [r7, #26]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d16b      	bne.n	80070c0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	330c      	adds	r3, #12
 8006ff2:	7812      	ldrb	r2, [r2, #0]
 8006ff4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007004:	b29b      	uxth	r3, r3
 8007006:	3b01      	subs	r3, #1
 8007008:	b29a      	uxth	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800700e:	e057      	b.n	80070c0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b02      	cmp	r3, #2
 800701c:	d11c      	bne.n	8007058 <HAL_SPI_TransmitReceive+0x26c>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007022:	b29b      	uxth	r3, r3
 8007024:	2b00      	cmp	r3, #0
 8007026:	d017      	beq.n	8007058 <HAL_SPI_TransmitReceive+0x26c>
 8007028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800702a:	2b01      	cmp	r3, #1
 800702c:	d114      	bne.n	8007058 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	330c      	adds	r3, #12
 8007038:	7812      	ldrb	r2, [r2, #0]
 800703a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800704a:	b29b      	uxth	r3, r3
 800704c:	3b01      	subs	r3, #1
 800704e:	b29a      	uxth	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007054:	2300      	movs	r3, #0
 8007056:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b01      	cmp	r3, #1
 8007064:	d119      	bne.n	800709a <HAL_SPI_TransmitReceive+0x2ae>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800706a:	b29b      	uxth	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	d014      	beq.n	800709a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68da      	ldr	r2, [r3, #12]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707a:	b2d2      	uxtb	r2, r2
 800707c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007082:	1c5a      	adds	r2, r3, #1
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800708c:	b29b      	uxth	r3, r3
 800708e:	3b01      	subs	r3, #1
 8007090:	b29a      	uxth	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007096:	2301      	movs	r3, #1
 8007098:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800709a:	f7fe fc43 	bl	8005924 <HAL_GetTick>
 800709e:	4602      	mov	r2, r0
 80070a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d803      	bhi.n	80070b2 <HAL_SPI_TransmitReceive+0x2c6>
 80070aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b0:	d102      	bne.n	80070b8 <HAL_SPI_TransmitReceive+0x2cc>
 80070b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d103      	bne.n	80070c0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80070b8:	2303      	movs	r3, #3
 80070ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80070be:	e029      	b.n	8007114 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1a2      	bne.n	8007010 <HAL_SPI_TransmitReceive+0x224>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d19d      	bne.n	8007010 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f000 f8a1 	bl	8007220 <SPI_EndRxTxTransaction>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d006      	beq.n	80070f2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2220      	movs	r2, #32
 80070ee:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80070f0:	e010      	b.n	8007114 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10b      	bne.n	8007112 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070fa:	2300      	movs	r3, #0
 80070fc:	617b      	str	r3, [r7, #20]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	617b      	str	r3, [r7, #20]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	617b      	str	r3, [r7, #20]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	e000      	b.n	8007114 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007112:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007124:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007128:	4618      	mov	r0, r3
 800712a:	3730      	adds	r7, #48	; 0x30
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}

08007130 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800713e:	b2db      	uxtb	r3, r3
}
 8007140:	4618      	mov	r0, r3
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	603b      	str	r3, [r7, #0]
 8007158:	4613      	mov	r3, r2
 800715a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800715c:	e04c      	b.n	80071f8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007164:	d048      	beq.n	80071f8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007166:	f7fe fbdd 	bl	8005924 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	429a      	cmp	r2, r3
 8007174:	d902      	bls.n	800717c <SPI_WaitFlagStateUntilTimeout+0x30>
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d13d      	bne.n	80071f8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800718a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007194:	d111      	bne.n	80071ba <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800719e:	d004      	beq.n	80071aa <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071a8:	d107      	bne.n	80071ba <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071c2:	d10f      	bne.n	80071e4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071d2:	601a      	str	r2, [r3, #0]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e00f      	b.n	8007218 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	689a      	ldr	r2, [r3, #8]
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	4013      	ands	r3, r2
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	429a      	cmp	r2, r3
 8007206:	bf0c      	ite	eq
 8007208:	2301      	moveq	r3, #1
 800720a:	2300      	movne	r3, #0
 800720c:	b2db      	uxtb	r3, r3
 800720e:	461a      	mov	r2, r3
 8007210:	79fb      	ldrb	r3, [r7, #7]
 8007212:	429a      	cmp	r2, r3
 8007214:	d1a3      	bne.n	800715e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b088      	sub	sp, #32
 8007224:	af02      	add	r7, sp, #8
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800722c:	4b1b      	ldr	r3, [pc, #108]	; (800729c <SPI_EndRxTxTransaction+0x7c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a1b      	ldr	r2, [pc, #108]	; (80072a0 <SPI_EndRxTxTransaction+0x80>)
 8007232:	fba2 2303 	umull	r2, r3, r2, r3
 8007236:	0d5b      	lsrs	r3, r3, #21
 8007238:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800723c:	fb02 f303 	mul.w	r3, r2, r3
 8007240:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800724a:	d112      	bne.n	8007272 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2200      	movs	r2, #0
 8007254:	2180      	movs	r1, #128	; 0x80
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f7ff ff78 	bl	800714c <SPI_WaitFlagStateUntilTimeout>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d016      	beq.n	8007290 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007266:	f043 0220 	orr.w	r2, r3, #32
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800726e:	2303      	movs	r3, #3
 8007270:	e00f      	b.n	8007292 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00a      	beq.n	800728e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	3b01      	subs	r3, #1
 800727c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007288:	2b80      	cmp	r3, #128	; 0x80
 800728a:	d0f2      	beq.n	8007272 <SPI_EndRxTxTransaction+0x52>
 800728c:	e000      	b.n	8007290 <SPI_EndRxTxTransaction+0x70>
        break;
 800728e:	bf00      	nop
  }

  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3718      	adds	r7, #24
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	20000138 	.word	0x20000138
 80072a0:	165e9f81 	.word	0x165e9f81

080072a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e01d      	b.n	80072f2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d106      	bne.n	80072d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7fa fe94 	bl	8001ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	3304      	adds	r3, #4
 80072e0:	4619      	mov	r1, r3
 80072e2:	4610      	mov	r0, r2
 80072e4:	f000 fa74 	bl	80077d0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	2b0c      	cmp	r3, #12
 800730a:	d841      	bhi.n	8007390 <HAL_TIM_OC_Start_IT+0x94>
 800730c:	a201      	add	r2, pc, #4	; (adr r2, 8007314 <HAL_TIM_OC_Start_IT+0x18>)
 800730e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007312:	bf00      	nop
 8007314:	08007349 	.word	0x08007349
 8007318:	08007391 	.word	0x08007391
 800731c:	08007391 	.word	0x08007391
 8007320:	08007391 	.word	0x08007391
 8007324:	0800735b 	.word	0x0800735b
 8007328:	08007391 	.word	0x08007391
 800732c:	08007391 	.word	0x08007391
 8007330:	08007391 	.word	0x08007391
 8007334:	0800736d 	.word	0x0800736d
 8007338:	08007391 	.word	0x08007391
 800733c:	08007391 	.word	0x08007391
 8007340:	08007391 	.word	0x08007391
 8007344:	0800737f 	.word	0x0800737f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68da      	ldr	r2, [r3, #12]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f042 0202 	orr.w	r2, r2, #2
 8007356:	60da      	str	r2, [r3, #12]
      break;
 8007358:	e01b      	b.n	8007392 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68da      	ldr	r2, [r3, #12]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 0204 	orr.w	r2, r2, #4
 8007368:	60da      	str	r2, [r3, #12]
      break;
 800736a:	e012      	b.n	8007392 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68da      	ldr	r2, [r3, #12]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f042 0208 	orr.w	r2, r2, #8
 800737a:	60da      	str	r2, [r3, #12]
      break;
 800737c:	e009      	b.n	8007392 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	68da      	ldr	r2, [r3, #12]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f042 0210 	orr.w	r2, r2, #16
 800738c:	60da      	str	r2, [r3, #12]
      break;
 800738e:	e000      	b.n	8007392 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8007390:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2201      	movs	r2, #1
 8007398:	6839      	ldr	r1, [r7, #0]
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fb32 	bl	8007a04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a10      	ldr	r2, [pc, #64]	; (80073e8 <HAL_TIM_OC_Start_IT+0xec>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d107      	bne.n	80073ba <HAL_TIM_OC_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f003 0307 	and.w	r3, r3, #7
 80073c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2b06      	cmp	r3, #6
 80073ca:	d007      	beq.n	80073dc <HAL_TIM_OC_Start_IT+0xe0>
  {
    __HAL_TIM_ENABLE(htim);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	40010000 	.word	0x40010000

080073ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	f003 0302 	and.w	r3, r3, #2
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d122      	bne.n	8007448 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b02      	cmp	r3, #2
 800740e:	d11b      	bne.n	8007448 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f06f 0202 	mvn.w	r2, #2
 8007418:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2201      	movs	r2, #1
 800741e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	699b      	ldr	r3, [r3, #24]
 8007426:	f003 0303 	and.w	r3, r3, #3
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f9af 	bl	8007792 <HAL_TIM_IC_CaptureCallback>
 8007434:	e005      	b.n	8007442 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f9a1 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 f9b2 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	f003 0304 	and.w	r3, r3, #4
 8007452:	2b04      	cmp	r3, #4
 8007454:	d122      	bne.n	800749c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b04      	cmp	r3, #4
 8007462:	d11b      	bne.n	800749c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f06f 0204 	mvn.w	r2, #4
 800746c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2202      	movs	r2, #2
 8007472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800747e:	2b00      	cmp	r3, #0
 8007480:	d003      	beq.n	800748a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f985 	bl	8007792 <HAL_TIM_IC_CaptureCallback>
 8007488:	e005      	b.n	8007496 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f977 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f988 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	f003 0308 	and.w	r3, r3, #8
 80074a6:	2b08      	cmp	r3, #8
 80074a8:	d122      	bne.n	80074f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	f003 0308 	and.w	r3, r3, #8
 80074b4:	2b08      	cmp	r3, #8
 80074b6:	d11b      	bne.n	80074f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f06f 0208 	mvn.w	r2, #8
 80074c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2204      	movs	r2, #4
 80074c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	f003 0303 	and.w	r3, r3, #3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f95b 	bl	8007792 <HAL_TIM_IC_CaptureCallback>
 80074dc:	e005      	b.n	80074ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f94d 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 f95e 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b10      	cmp	r3, #16
 80074fc:	d122      	bne.n	8007544 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	f003 0310 	and.w	r3, r3, #16
 8007508:	2b10      	cmp	r3, #16
 800750a:	d11b      	bne.n	8007544 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f06f 0210 	mvn.w	r2, #16
 8007514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2208      	movs	r2, #8
 800751a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007526:	2b00      	cmp	r3, #0
 8007528:	d003      	beq.n	8007532 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f931 	bl	8007792 <HAL_TIM_IC_CaptureCallback>
 8007530:	e005      	b.n	800753e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 f923 	bl	800777e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 f934 	bl	80077a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	691b      	ldr	r3, [r3, #16]
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b01      	cmp	r3, #1
 8007550:	d10e      	bne.n	8007570 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	f003 0301 	and.w	r3, r3, #1
 800755c:	2b01      	cmp	r3, #1
 800755e:	d107      	bne.n	8007570 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f06f 0201 	mvn.w	r2, #1
 8007568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f8fd 	bl	800776a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800757a:	2b80      	cmp	r3, #128	; 0x80
 800757c:	d10e      	bne.n	800759c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007588:	2b80      	cmp	r3, #128	; 0x80
 800758a:	d107      	bne.n	800759c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 fad2 	bl	8007b40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a6:	2b40      	cmp	r3, #64	; 0x40
 80075a8:	d10e      	bne.n	80075c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b4:	2b40      	cmp	r3, #64	; 0x40
 80075b6:	d107      	bne.n	80075c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80075c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f8f9 	bl	80077ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b20      	cmp	r3, #32
 80075d4:	d10e      	bne.n	80075f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	f003 0320 	and.w	r3, r3, #32
 80075e0:	2b20      	cmp	r3, #32
 80075e2:	d107      	bne.n	80075f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f06f 0220 	mvn.w	r2, #32
 80075ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 fa9c 	bl	8007b2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80075f4:	bf00      	nop
 80075f6:	3708      	adds	r7, #8
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800760c:	2b01      	cmp	r3, #1
 800760e:	d101      	bne.n	8007614 <HAL_TIM_ConfigClockSource+0x18>
 8007610:	2302      	movs	r3, #2
 8007612:	e0a6      	b.n	8007762 <HAL_TIM_ConfigClockSource+0x166>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2202      	movs	r2, #2
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007632:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800763a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b40      	cmp	r3, #64	; 0x40
 800764a:	d067      	beq.n	800771c <HAL_TIM_ConfigClockSource+0x120>
 800764c:	2b40      	cmp	r3, #64	; 0x40
 800764e:	d80b      	bhi.n	8007668 <HAL_TIM_ConfigClockSource+0x6c>
 8007650:	2b10      	cmp	r3, #16
 8007652:	d073      	beq.n	800773c <HAL_TIM_ConfigClockSource+0x140>
 8007654:	2b10      	cmp	r3, #16
 8007656:	d802      	bhi.n	800765e <HAL_TIM_ConfigClockSource+0x62>
 8007658:	2b00      	cmp	r3, #0
 800765a:	d06f      	beq.n	800773c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800765c:	e078      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800765e:	2b20      	cmp	r3, #32
 8007660:	d06c      	beq.n	800773c <HAL_TIM_ConfigClockSource+0x140>
 8007662:	2b30      	cmp	r3, #48	; 0x30
 8007664:	d06a      	beq.n	800773c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007666:	e073      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007668:	2b70      	cmp	r3, #112	; 0x70
 800766a:	d00d      	beq.n	8007688 <HAL_TIM_ConfigClockSource+0x8c>
 800766c:	2b70      	cmp	r3, #112	; 0x70
 800766e:	d804      	bhi.n	800767a <HAL_TIM_ConfigClockSource+0x7e>
 8007670:	2b50      	cmp	r3, #80	; 0x50
 8007672:	d033      	beq.n	80076dc <HAL_TIM_ConfigClockSource+0xe0>
 8007674:	2b60      	cmp	r3, #96	; 0x60
 8007676:	d041      	beq.n	80076fc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007678:	e06a      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800767a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800767e:	d066      	beq.n	800774e <HAL_TIM_ConfigClockSource+0x152>
 8007680:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007684:	d017      	beq.n	80076b6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007686:	e063      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6818      	ldr	r0, [r3, #0]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	6899      	ldr	r1, [r3, #8]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	685a      	ldr	r2, [r3, #4]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	f000 f994 	bl	80079c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076aa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	609a      	str	r2, [r3, #8]
      break;
 80076b4:	e04c      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6818      	ldr	r0, [r3, #0]
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	6899      	ldr	r1, [r3, #8]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	685a      	ldr	r2, [r3, #4]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	f000 f97d 	bl	80079c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	689a      	ldr	r2, [r3, #8]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076d8:	609a      	str	r2, [r3, #8]
      break;
 80076da:	e039      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6818      	ldr	r0, [r3, #0]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	6859      	ldr	r1, [r3, #4]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	461a      	mov	r2, r3
 80076ea:	f000 f8f1 	bl	80078d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2150      	movs	r1, #80	; 0x50
 80076f4:	4618      	mov	r0, r3
 80076f6:	f000 f94a 	bl	800798e <TIM_ITRx_SetConfig>
      break;
 80076fa:	e029      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6818      	ldr	r0, [r3, #0]
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	6859      	ldr	r1, [r3, #4]
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	461a      	mov	r2, r3
 800770a:	f000 f910 	bl	800792e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	2160      	movs	r1, #96	; 0x60
 8007714:	4618      	mov	r0, r3
 8007716:	f000 f93a 	bl	800798e <TIM_ITRx_SetConfig>
      break;
 800771a:	e019      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6818      	ldr	r0, [r3, #0]
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	6859      	ldr	r1, [r3, #4]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	461a      	mov	r2, r3
 800772a:	f000 f8d1 	bl	80078d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2140      	movs	r1, #64	; 0x40
 8007734:	4618      	mov	r0, r3
 8007736:	f000 f92a 	bl	800798e <TIM_ITRx_SetConfig>
      break;
 800773a:	e009      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4619      	mov	r1, r3
 8007746:	4610      	mov	r0, r2
 8007748:	f000 f921 	bl	800798e <TIM_ITRx_SetConfig>
      break;
 800774c:	e000      	b.n	8007750 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800774e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007772:	bf00      	nop
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800777e:	b480      	push	{r7}
 8007780:	b083      	sub	sp, #12
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007792:	b480      	push	{r7}
 8007794:	b083      	sub	sp, #12
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800779a:	bf00      	nop
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b083      	sub	sp, #12
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077c2:	bf00      	nop
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
	...

080077d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b085      	sub	sp, #20
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a34      	ldr	r2, [pc, #208]	; (80078b4 <TIM_Base_SetConfig+0xe4>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d00f      	beq.n	8007808 <TIM_Base_SetConfig+0x38>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ee:	d00b      	beq.n	8007808 <TIM_Base_SetConfig+0x38>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a31      	ldr	r2, [pc, #196]	; (80078b8 <TIM_Base_SetConfig+0xe8>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d007      	beq.n	8007808 <TIM_Base_SetConfig+0x38>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a30      	ldr	r2, [pc, #192]	; (80078bc <TIM_Base_SetConfig+0xec>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d003      	beq.n	8007808 <TIM_Base_SetConfig+0x38>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a2f      	ldr	r2, [pc, #188]	; (80078c0 <TIM_Base_SetConfig+0xf0>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d108      	bne.n	800781a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800780e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	4313      	orrs	r3, r2
 8007818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a25      	ldr	r2, [pc, #148]	; (80078b4 <TIM_Base_SetConfig+0xe4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d01b      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007828:	d017      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a22      	ldr	r2, [pc, #136]	; (80078b8 <TIM_Base_SetConfig+0xe8>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d013      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a21      	ldr	r2, [pc, #132]	; (80078bc <TIM_Base_SetConfig+0xec>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d00f      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a20      	ldr	r2, [pc, #128]	; (80078c0 <TIM_Base_SetConfig+0xf0>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d00b      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a1f      	ldr	r2, [pc, #124]	; (80078c4 <TIM_Base_SetConfig+0xf4>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d007      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a1e      	ldr	r2, [pc, #120]	; (80078c8 <TIM_Base_SetConfig+0xf8>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d003      	beq.n	800785a <TIM_Base_SetConfig+0x8a>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a1d      	ldr	r2, [pc, #116]	; (80078cc <TIM_Base_SetConfig+0xfc>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d108      	bne.n	800786c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	4313      	orrs	r3, r2
 800786a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	695b      	ldr	r3, [r3, #20]
 8007876:	4313      	orrs	r3, r2
 8007878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	689a      	ldr	r2, [r3, #8]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a08      	ldr	r2, [pc, #32]	; (80078b4 <TIM_Base_SetConfig+0xe4>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d103      	bne.n	80078a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	691a      	ldr	r2, [r3, #16]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	615a      	str	r2, [r3, #20]
}
 80078a6:	bf00      	nop
 80078a8:	3714      	adds	r7, #20
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop
 80078b4:	40010000 	.word	0x40010000
 80078b8:	40000400 	.word	0x40000400
 80078bc:	40000800 	.word	0x40000800
 80078c0:	40000c00 	.word	0x40000c00
 80078c4:	40014000 	.word	0x40014000
 80078c8:	40014400 	.word	0x40014400
 80078cc:	40014800 	.word	0x40014800

080078d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	f023 0201 	bic.w	r2, r3, #1
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	699b      	ldr	r3, [r3, #24]
 80078f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	011b      	lsls	r3, r3, #4
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f023 030a 	bic.w	r3, r3, #10
 800790c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800790e:	697a      	ldr	r2, [r7, #20]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	4313      	orrs	r3, r2
 8007914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	621a      	str	r2, [r3, #32]
}
 8007922:	bf00      	nop
 8007924:	371c      	adds	r7, #28
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr

0800792e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800792e:	b480      	push	{r7}
 8007930:	b087      	sub	sp, #28
 8007932:	af00      	add	r7, sp, #0
 8007934:	60f8      	str	r0, [r7, #12]
 8007936:	60b9      	str	r1, [r7, #8]
 8007938:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	f023 0210 	bic.w	r2, r3, #16
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007958:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	031b      	lsls	r3, r3, #12
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	4313      	orrs	r3, r2
 8007962:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800796a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	011b      	lsls	r3, r3, #4
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	4313      	orrs	r3, r2
 8007974:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	697a      	ldr	r2, [r7, #20]
 800797a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	621a      	str	r2, [r3, #32]
}
 8007982:	bf00      	nop
 8007984:	371c      	adds	r7, #28
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800798e:	b480      	push	{r7}
 8007990:	b085      	sub	sp, #20
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
 8007996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	f043 0307 	orr.w	r3, r3, #7
 80079b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	609a      	str	r2, [r3, #8]
}
 80079b8:	bf00      	nop
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b087      	sub	sp, #28
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
 80079d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	021a      	lsls	r2, r3, #8
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	431a      	orrs	r2, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	609a      	str	r2, [r3, #8]
}
 80079f8:	bf00      	nop
 80079fa:	371c      	adds	r7, #28
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	f003 031f 	and.w	r3, r3, #31
 8007a16:	2201      	movs	r2, #1
 8007a18:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6a1a      	ldr	r2, [r3, #32]
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	43db      	mvns	r3, r3
 8007a26:	401a      	ands	r2, r3
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6a1a      	ldr	r2, [r3, #32]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	f003 031f 	and.w	r3, r3, #31
 8007a36:	6879      	ldr	r1, [r7, #4]
 8007a38:	fa01 f303 	lsl.w	r3, r1, r3
 8007a3c:	431a      	orrs	r2, r3
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	621a      	str	r2, [r3, #32]
}
 8007a42:	bf00      	nop
 8007a44:	371c      	adds	r7, #28
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
	...

08007a50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d101      	bne.n	8007a68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a64:	2302      	movs	r3, #2
 8007a66:	e050      	b.n	8007b0a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2202      	movs	r2, #2
 8007a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a1c      	ldr	r2, [pc, #112]	; (8007b18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d018      	beq.n	8007ade <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ab4:	d013      	beq.n	8007ade <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a18      	ldr	r2, [pc, #96]	; (8007b1c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d00e      	beq.n	8007ade <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a16      	ldr	r2, [pc, #88]	; (8007b20 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d009      	beq.n	8007ade <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a15      	ldr	r2, [pc, #84]	; (8007b24 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d004      	beq.n	8007ade <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a13      	ldr	r2, [pc, #76]	; (8007b28 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d10c      	bne.n	8007af8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ae4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	68ba      	ldr	r2, [r7, #8]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b08:	2300      	movs	r3, #0
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3714      	adds	r7, #20
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop
 8007b18:	40010000 	.word	0x40010000
 8007b1c:	40000400 	.word	0x40000400
 8007b20:	40000800 	.word	0x40000800
 8007b24:	40000c00 	.word	0x40000c00
 8007b28:	40014000 	.word	0x40014000

08007b2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b083      	sub	sp, #12
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e03f      	b.n	8007be6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d106      	bne.n	8007b80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7fa fa62 	bl	8002044 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2224      	movs	r2, #36	; 0x24
 8007b84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68da      	ldr	r2, [r3, #12]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 fc3d 	bl	8008418 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	691a      	ldr	r2, [r3, #16]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	695a      	ldr	r2, [r3, #20]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68da      	ldr	r2, [r3, #12]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2220      	movs	r2, #32
 8007be0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b088      	sub	sp, #32
 8007bf2:	af02      	add	r7, sp, #8
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	603b      	str	r3, [r7, #0]
 8007bfa:	4613      	mov	r3, r2
 8007bfc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b20      	cmp	r3, #32
 8007c0c:	f040 8083 	bne.w	8007d16 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d002      	beq.n	8007c1c <HAL_UART_Transmit+0x2e>
 8007c16:	88fb      	ldrh	r3, [r7, #6]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d101      	bne.n	8007c20 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e07b      	b.n	8007d18 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d101      	bne.n	8007c2e <HAL_UART_Transmit+0x40>
 8007c2a:	2302      	movs	r3, #2
 8007c2c:	e074      	b.n	8007d18 <HAL_UART_Transmit+0x12a>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2221      	movs	r2, #33	; 0x21
 8007c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007c44:	f7fd fe6e 	bl	8005924 <HAL_GetTick>
 8007c48:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	88fa      	ldrh	r2, [r7, #6]
 8007c4e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	88fa      	ldrh	r2, [r7, #6]
 8007c54:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8007c5e:	e042      	b.n	8007ce6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	3b01      	subs	r3, #1
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c76:	d122      	bne.n	8007cbe <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	2180      	movs	r1, #128	; 0x80
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f000 fa5c 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d001      	beq.n	8007c92 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e042      	b.n	8007d18 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	881b      	ldrh	r3, [r3, #0]
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ca4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d103      	bne.n	8007cb6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	3302      	adds	r3, #2
 8007cb2:	60bb      	str	r3, [r7, #8]
 8007cb4:	e017      	b.n	8007ce6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	60bb      	str	r3, [r7, #8]
 8007cbc:	e013      	b.n	8007ce6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	9300      	str	r3, [sp, #0]
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	2180      	movs	r1, #128	; 0x80
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	f000 fa39 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d001      	beq.n	8007cd8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e01f      	b.n	8007d18 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	1c5a      	adds	r2, r3, #1
 8007cdc:	60ba      	str	r2, [r7, #8]
 8007cde:	781a      	ldrb	r2, [r3, #0]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1b7      	bne.n	8007c60 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	2140      	movs	r1, #64	; 0x40
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 fa20 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d001      	beq.n	8007d0a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e006      	b.n	8007d18 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007d12:	2300      	movs	r3, #0
 8007d14:	e000      	b.n	8007d18 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007d16:	2302      	movs	r3, #2
  }
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b088      	sub	sp, #32
 8007d24:	af02      	add	r7, sp, #8
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	603b      	str	r3, [r7, #0]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	2b20      	cmp	r3, #32
 8007d3e:	f040 8090 	bne.w	8007e62 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <HAL_UART_Receive+0x2e>
 8007d48:	88fb      	ldrh	r3, [r7, #6]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e088      	b.n	8007e64 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d101      	bne.n	8007d60 <HAL_UART_Receive+0x40>
 8007d5c:	2302      	movs	r3, #2
 8007d5e:	e081      	b.n	8007e64 <HAL_UART_Receive+0x144>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2222      	movs	r2, #34	; 0x22
 8007d72:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007d76:	f7fd fdd5 	bl	8005924 <HAL_GetTick>
 8007d7a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	88fa      	ldrh	r2, [r7, #6]
 8007d80:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	88fa      	ldrh	r2, [r7, #6]
 8007d86:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007d90:	e05c      	b.n	8007e4c <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	b29a      	uxth	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007da8:	d12b      	bne.n	8007e02 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	2200      	movs	r2, #0
 8007db2:	2120      	movs	r1, #32
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f000 f9c3 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d001      	beq.n	8007dc4 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e04f      	b.n	8007e64 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10c      	bne.n	8007dea <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	3302      	adds	r3, #2
 8007de6:	60bb      	str	r3, [r7, #8]
 8007de8:	e030      	b.n	8007e4c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	60bb      	str	r3, [r7, #8]
 8007e00:	e024      	b.n	8007e4c <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	2120      	movs	r1, #32
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 f997 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d001      	beq.n	8007e1c <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8007e18:	2303      	movs	r3, #3
 8007e1a:	e023      	b.n	8007e64 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	691b      	ldr	r3, [r3, #16]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d108      	bne.n	8007e36 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	6859      	ldr	r1, [r3, #4]
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	1c5a      	adds	r2, r3, #1
 8007e2e:	60ba      	str	r2, [r7, #8]
 8007e30:	b2ca      	uxtb	r2, r1
 8007e32:	701a      	strb	r2, [r3, #0]
 8007e34:	e00a      	b.n	8007e4c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	1c59      	adds	r1, r3, #1
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e48:	b2d2      	uxtb	r2, r2
 8007e4a:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d19d      	bne.n	8007d92 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2220      	movs	r2, #32
 8007e5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	e000      	b.n	8007e64 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8007e62:	2302      	movs	r3, #2
  }
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3718      	adds	r7, #24
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	4613      	mov	r3, r2
 8007e78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	2b20      	cmp	r3, #32
 8007e84:	d140      	bne.n	8007f08 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d002      	beq.n	8007e92 <HAL_UART_Receive_IT+0x26>
 8007e8c:	88fb      	ldrh	r3, [r7, #6]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e039      	b.n	8007f0a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d101      	bne.n	8007ea4 <HAL_UART_Receive_IT+0x38>
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	e032      	b.n	8007f0a <HAL_UART_Receive_IT+0x9e>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	88fa      	ldrh	r2, [r7, #6]
 8007eb6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	88fa      	ldrh	r2, [r7, #6]
 8007ebc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2222      	movs	r2, #34	; 0x22
 8007ec8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	68da      	ldr	r2, [r3, #12]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ee2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	695a      	ldr	r2, [r3, #20]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0201 	orr.w	r2, r2, #1
 8007ef2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68da      	ldr	r2, [r3, #12]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0220 	orr.w	r2, r2, #32
 8007f02:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007f04:	2300      	movs	r3, #0
 8007f06:	e000      	b.n	8007f0a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007f08:	2302      	movs	r3, #2
  }
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
	...

08007f18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b088      	sub	sp, #32
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	695b      	ldr	r3, [r3, #20]
 8007f36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	f003 030f 	and.w	r3, r3, #15
 8007f46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10d      	bne.n	8007f6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	f003 0320 	and.w	r3, r3, #32
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d008      	beq.n	8007f6a <HAL_UART_IRQHandler+0x52>
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	f003 0320 	and.w	r3, r3, #32
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d003      	beq.n	8007f6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 f9d6 	bl	8008314 <UART_Receive_IT>
      return;
 8007f68:	e0d1      	b.n	800810e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f000 80b0 	beq.w	80080d2 <HAL_UART_IRQHandler+0x1ba>
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	f003 0301 	and.w	r3, r3, #1
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d105      	bne.n	8007f88 <HAL_UART_IRQHandler+0x70>
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	f000 80a5 	beq.w	80080d2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	f003 0301 	and.w	r3, r3, #1
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00a      	beq.n	8007fa8 <HAL_UART_IRQHandler+0x90>
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fa0:	f043 0201 	orr.w	r2, r3, #1
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	f003 0304 	and.w	r3, r3, #4
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00a      	beq.n	8007fc8 <HAL_UART_IRQHandler+0xb0>
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	f003 0301 	and.w	r3, r3, #1
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d005      	beq.n	8007fc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fc0:	f043 0202 	orr.w	r2, r3, #2
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00a      	beq.n	8007fe8 <HAL_UART_IRQHandler+0xd0>
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d005      	beq.n	8007fe8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe0:	f043 0204 	orr.w	r2, r3, #4
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	f003 0308 	and.w	r3, r3, #8
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00f      	beq.n	8008012 <HAL_UART_IRQHandler+0xfa>
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	f003 0320 	and.w	r3, r3, #32
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d104      	bne.n	8008006 <HAL_UART_IRQHandler+0xee>
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	2b00      	cmp	r3, #0
 8008004:	d005      	beq.n	8008012 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800800a:	f043 0208 	orr.w	r2, r3, #8
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008016:	2b00      	cmp	r3, #0
 8008018:	d078      	beq.n	800810c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	f003 0320 	and.w	r3, r3, #32
 8008020:	2b00      	cmp	r3, #0
 8008022:	d007      	beq.n	8008034 <HAL_UART_IRQHandler+0x11c>
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	f003 0320 	and.w	r3, r3, #32
 800802a:	2b00      	cmp	r3, #0
 800802c:	d002      	beq.n	8008034 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f970 	bl	8008314 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	695b      	ldr	r3, [r3, #20]
 800803a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800803e:	2b40      	cmp	r3, #64	; 0x40
 8008040:	bf0c      	ite	eq
 8008042:	2301      	moveq	r3, #1
 8008044:	2300      	movne	r3, #0
 8008046:	b2db      	uxtb	r3, r3
 8008048:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804e:	f003 0308 	and.w	r3, r3, #8
 8008052:	2b00      	cmp	r3, #0
 8008054:	d102      	bne.n	800805c <HAL_UART_IRQHandler+0x144>
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d031      	beq.n	80080c0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 f8b9 	bl	80081d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	695b      	ldr	r3, [r3, #20]
 8008068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800806c:	2b40      	cmp	r3, #64	; 0x40
 800806e:	d123      	bne.n	80080b8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	695a      	ldr	r2, [r3, #20]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800807e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008084:	2b00      	cmp	r3, #0
 8008086:	d013      	beq.n	80080b0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800808c:	4a21      	ldr	r2, [pc, #132]	; (8008114 <HAL_UART_IRQHandler+0x1fc>)
 800808e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008094:	4618      	mov	r0, r3
 8008096:	f7fd fdb4 	bl	8005c02 <HAL_DMA_Abort_IT>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d016      	beq.n	80080ce <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80080aa:	4610      	mov	r0, r2
 80080ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080ae:	e00e      	b.n	80080ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 f83b 	bl	800812c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080b6:	e00a      	b.n	80080ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f837 	bl	800812c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080be:	e006      	b.n	80080ce <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 f833 	bl	800812c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80080cc:	e01e      	b.n	800810c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080ce:	bf00      	nop
    return;
 80080d0:	e01c      	b.n	800810c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d008      	beq.n	80080ee <HAL_UART_IRQHandler+0x1d6>
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f8a6 	bl	8008238 <UART_Transmit_IT>
    return;
 80080ec:	e00f      	b.n	800810e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00a      	beq.n	800810e <HAL_UART_IRQHandler+0x1f6>
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d005      	beq.n	800810e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f8ee 	bl	80082e4 <UART_EndTransmit_IT>
    return;
 8008108:	bf00      	nop
 800810a:	e000      	b.n	800810e <HAL_UART_IRQHandler+0x1f6>
    return;
 800810c:	bf00      	nop
  }
}
 800810e:	3720      	adds	r7, #32
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	08008211 	.word	0x08008211

08008118 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008118:	b480      	push	{r7}
 800811a:	b083      	sub	sp, #12
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008120:	bf00      	nop
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008134:	bf00      	nop
 8008136:	370c      	adds	r7, #12
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	603b      	str	r3, [r7, #0]
 800814c:	4613      	mov	r3, r2
 800814e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008150:	e02c      	b.n	80081ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008158:	d028      	beq.n	80081ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d007      	beq.n	8008170 <UART_WaitOnFlagUntilTimeout+0x30>
 8008160:	f7fd fbe0 	bl	8005924 <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	429a      	cmp	r2, r3
 800816e:	d21d      	bcs.n	80081ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	68da      	ldr	r2, [r3, #12]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800817e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	695a      	ldr	r2, [r3, #20]
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f022 0201 	bic.w	r2, r2, #1
 800818e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2220      	movs	r2, #32
 8008194:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2220      	movs	r2, #32
 800819c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e00f      	b.n	80081cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	4013      	ands	r3, r2
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	bf0c      	ite	eq
 80081bc:	2301      	moveq	r3, #1
 80081be:	2300      	movne	r3, #0
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	461a      	mov	r2, r3
 80081c4:	79fb      	ldrb	r3, [r7, #7]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d0c3      	beq.n	8008152 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68da      	ldr	r2, [r3, #12]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80081ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	695a      	ldr	r2, [r3, #20]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f022 0201 	bic.w	r2, r2, #1
 80081fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2220      	movs	r2, #32
 8008200:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800821c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2200      	movs	r2, #0
 8008222:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800822a:	68f8      	ldr	r0, [r7, #12]
 800822c:	f7ff ff7e 	bl	800812c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008230:	bf00      	nop
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008238:	b480      	push	{r7}
 800823a:	b085      	sub	sp, #20
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008246:	b2db      	uxtb	r3, r3
 8008248:	2b21      	cmp	r3, #33	; 0x21
 800824a:	d144      	bne.n	80082d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008254:	d11a      	bne.n	800828c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	881b      	ldrh	r3, [r3, #0]
 8008260:	461a      	mov	r2, r3
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800826a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d105      	bne.n	8008280 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a1b      	ldr	r3, [r3, #32]
 8008278:	1c9a      	adds	r2, r3, #2
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	621a      	str	r2, [r3, #32]
 800827e:	e00e      	b.n	800829e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6a1b      	ldr	r3, [r3, #32]
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	621a      	str	r2, [r3, #32]
 800828a:	e008      	b.n	800829e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	1c59      	adds	r1, r3, #1
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	6211      	str	r1, [r2, #32]
 8008296:	781a      	ldrb	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	4619      	mov	r1, r3
 80082ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10f      	bne.n	80082d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68da      	ldr	r2, [r3, #12]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80082c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	e000      	b.n	80082d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80082d6:	2302      	movs	r3, #2
  }
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3714      	adds	r7, #20
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	68da      	ldr	r2, [r3, #12]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2220      	movs	r2, #32
 8008300:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f7ff ff07 	bl	8008118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800830a:	2300      	movs	r3, #0
}
 800830c:	4618      	mov	r0, r3
 800830e:	3708      	adds	r7, #8
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008322:	b2db      	uxtb	r3, r3
 8008324:	2b22      	cmp	r3, #34	; 0x22
 8008326:	d171      	bne.n	800840c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008330:	d123      	bne.n	800837a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008336:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	691b      	ldr	r3, [r3, #16]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10e      	bne.n	800835e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	b29b      	uxth	r3, r3
 8008348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800834c:	b29a      	uxth	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008356:	1c9a      	adds	r2, r3, #2
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	629a      	str	r2, [r3, #40]	; 0x28
 800835c:	e029      	b.n	80083b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	b29b      	uxth	r3, r3
 8008366:	b2db      	uxtb	r3, r3
 8008368:	b29a      	uxth	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008372:	1c5a      	adds	r2, r3, #1
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	629a      	str	r2, [r3, #40]	; 0x28
 8008378:	e01b      	b.n	80083b2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10a      	bne.n	8008398 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	6858      	ldr	r0, [r3, #4]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800838c:	1c59      	adds	r1, r3, #1
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	6291      	str	r1, [r2, #40]	; 0x28
 8008392:	b2c2      	uxtb	r2, r0
 8008394:	701a      	strb	r2, [r3, #0]
 8008396:	e00c      	b.n	80083b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	b2da      	uxtb	r2, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a4:	1c58      	adds	r0, r3, #1
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	6288      	str	r0, [r1, #40]	; 0x28
 80083aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80083ae:	b2d2      	uxtb	r2, r2
 80083b0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	3b01      	subs	r3, #1
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	4619      	mov	r1, r3
 80083c0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d120      	bne.n	8008408 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	68da      	ldr	r2, [r3, #12]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f022 0220 	bic.w	r2, r2, #32
 80083d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68da      	ldr	r2, [r3, #12]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80083e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	695a      	ldr	r2, [r3, #20]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f022 0201 	bic.w	r2, r2, #1
 80083f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2220      	movs	r2, #32
 80083fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f7f9 fbc6 	bl	8001b90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008404:	2300      	movs	r3, #0
 8008406:	e002      	b.n	800840e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008408:	2300      	movs	r3, #0
 800840a:	e000      	b.n	800840e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800840c:	2302      	movs	r3, #2
  }
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
	...

08008418 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	b085      	sub	sp, #20
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	689a      	ldr	r2, [r3, #8]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	431a      	orrs	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	69db      	ldr	r3, [r3, #28]
 800844c:	4313      	orrs	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800845a:	f023 030c 	bic.w	r3, r3, #12
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	6812      	ldr	r2, [r2, #0]
 8008462:	68f9      	ldr	r1, [r7, #12]
 8008464:	430b      	orrs	r3, r1
 8008466:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	699a      	ldr	r2, [r3, #24]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	430a      	orrs	r2, r1
 800847c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	69db      	ldr	r3, [r3, #28]
 8008482:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008486:	f040 818b 	bne.w	80087a0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4ac1      	ldr	r2, [pc, #772]	; (8008794 <UART_SetConfig+0x37c>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d005      	beq.n	80084a0 <UART_SetConfig+0x88>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4abf      	ldr	r2, [pc, #764]	; (8008798 <UART_SetConfig+0x380>)
 800849a:	4293      	cmp	r3, r2
 800849c:	f040 80bd 	bne.w	800861a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80084a0:	f7fe fad0 	bl	8006a44 <HAL_RCC_GetPCLK2Freq>
 80084a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	461d      	mov	r5, r3
 80084aa:	f04f 0600 	mov.w	r6, #0
 80084ae:	46a8      	mov	r8, r5
 80084b0:	46b1      	mov	r9, r6
 80084b2:	eb18 0308 	adds.w	r3, r8, r8
 80084b6:	eb49 0409 	adc.w	r4, r9, r9
 80084ba:	4698      	mov	r8, r3
 80084bc:	46a1      	mov	r9, r4
 80084be:	eb18 0805 	adds.w	r8, r8, r5
 80084c2:	eb49 0906 	adc.w	r9, r9, r6
 80084c6:	f04f 0100 	mov.w	r1, #0
 80084ca:	f04f 0200 	mov.w	r2, #0
 80084ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80084d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80084d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80084da:	4688      	mov	r8, r1
 80084dc:	4691      	mov	r9, r2
 80084de:	eb18 0005 	adds.w	r0, r8, r5
 80084e2:	eb49 0106 	adc.w	r1, r9, r6
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	461d      	mov	r5, r3
 80084ec:	f04f 0600 	mov.w	r6, #0
 80084f0:	196b      	adds	r3, r5, r5
 80084f2:	eb46 0406 	adc.w	r4, r6, r6
 80084f6:	461a      	mov	r2, r3
 80084f8:	4623      	mov	r3, r4
 80084fa:	f7f8 fb37 	bl	8000b6c <__aeabi_uldivmod>
 80084fe:	4603      	mov	r3, r0
 8008500:	460c      	mov	r4, r1
 8008502:	461a      	mov	r2, r3
 8008504:	4ba5      	ldr	r3, [pc, #660]	; (800879c <UART_SetConfig+0x384>)
 8008506:	fba3 2302 	umull	r2, r3, r3, r2
 800850a:	095b      	lsrs	r3, r3, #5
 800850c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	461d      	mov	r5, r3
 8008514:	f04f 0600 	mov.w	r6, #0
 8008518:	46a9      	mov	r9, r5
 800851a:	46b2      	mov	sl, r6
 800851c:	eb19 0309 	adds.w	r3, r9, r9
 8008520:	eb4a 040a 	adc.w	r4, sl, sl
 8008524:	4699      	mov	r9, r3
 8008526:	46a2      	mov	sl, r4
 8008528:	eb19 0905 	adds.w	r9, r9, r5
 800852c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008530:	f04f 0100 	mov.w	r1, #0
 8008534:	f04f 0200 	mov.w	r2, #0
 8008538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800853c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008540:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008544:	4689      	mov	r9, r1
 8008546:	4692      	mov	sl, r2
 8008548:	eb19 0005 	adds.w	r0, r9, r5
 800854c:	eb4a 0106 	adc.w	r1, sl, r6
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	461d      	mov	r5, r3
 8008556:	f04f 0600 	mov.w	r6, #0
 800855a:	196b      	adds	r3, r5, r5
 800855c:	eb46 0406 	adc.w	r4, r6, r6
 8008560:	461a      	mov	r2, r3
 8008562:	4623      	mov	r3, r4
 8008564:	f7f8 fb02 	bl	8000b6c <__aeabi_uldivmod>
 8008568:	4603      	mov	r3, r0
 800856a:	460c      	mov	r4, r1
 800856c:	461a      	mov	r2, r3
 800856e:	4b8b      	ldr	r3, [pc, #556]	; (800879c <UART_SetConfig+0x384>)
 8008570:	fba3 1302 	umull	r1, r3, r3, r2
 8008574:	095b      	lsrs	r3, r3, #5
 8008576:	2164      	movs	r1, #100	; 0x64
 8008578:	fb01 f303 	mul.w	r3, r1, r3
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	00db      	lsls	r3, r3, #3
 8008580:	3332      	adds	r3, #50	; 0x32
 8008582:	4a86      	ldr	r2, [pc, #536]	; (800879c <UART_SetConfig+0x384>)
 8008584:	fba2 2303 	umull	r2, r3, r2, r3
 8008588:	095b      	lsrs	r3, r3, #5
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008590:	4498      	add	r8, r3
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	461d      	mov	r5, r3
 8008596:	f04f 0600 	mov.w	r6, #0
 800859a:	46a9      	mov	r9, r5
 800859c:	46b2      	mov	sl, r6
 800859e:	eb19 0309 	adds.w	r3, r9, r9
 80085a2:	eb4a 040a 	adc.w	r4, sl, sl
 80085a6:	4699      	mov	r9, r3
 80085a8:	46a2      	mov	sl, r4
 80085aa:	eb19 0905 	adds.w	r9, r9, r5
 80085ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80085b2:	f04f 0100 	mov.w	r1, #0
 80085b6:	f04f 0200 	mov.w	r2, #0
 80085ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80085c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80085c6:	4689      	mov	r9, r1
 80085c8:	4692      	mov	sl, r2
 80085ca:	eb19 0005 	adds.w	r0, r9, r5
 80085ce:	eb4a 0106 	adc.w	r1, sl, r6
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	461d      	mov	r5, r3
 80085d8:	f04f 0600 	mov.w	r6, #0
 80085dc:	196b      	adds	r3, r5, r5
 80085de:	eb46 0406 	adc.w	r4, r6, r6
 80085e2:	461a      	mov	r2, r3
 80085e4:	4623      	mov	r3, r4
 80085e6:	f7f8 fac1 	bl	8000b6c <__aeabi_uldivmod>
 80085ea:	4603      	mov	r3, r0
 80085ec:	460c      	mov	r4, r1
 80085ee:	461a      	mov	r2, r3
 80085f0:	4b6a      	ldr	r3, [pc, #424]	; (800879c <UART_SetConfig+0x384>)
 80085f2:	fba3 1302 	umull	r1, r3, r3, r2
 80085f6:	095b      	lsrs	r3, r3, #5
 80085f8:	2164      	movs	r1, #100	; 0x64
 80085fa:	fb01 f303 	mul.w	r3, r1, r3
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	00db      	lsls	r3, r3, #3
 8008602:	3332      	adds	r3, #50	; 0x32
 8008604:	4a65      	ldr	r2, [pc, #404]	; (800879c <UART_SetConfig+0x384>)
 8008606:	fba2 2303 	umull	r2, r3, r2, r3
 800860a:	095b      	lsrs	r3, r3, #5
 800860c:	f003 0207 	and.w	r2, r3, #7
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4442      	add	r2, r8
 8008616:	609a      	str	r2, [r3, #8]
 8008618:	e26f      	b.n	8008afa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800861a:	f7fe f9ff 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 800861e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	461d      	mov	r5, r3
 8008624:	f04f 0600 	mov.w	r6, #0
 8008628:	46a8      	mov	r8, r5
 800862a:	46b1      	mov	r9, r6
 800862c:	eb18 0308 	adds.w	r3, r8, r8
 8008630:	eb49 0409 	adc.w	r4, r9, r9
 8008634:	4698      	mov	r8, r3
 8008636:	46a1      	mov	r9, r4
 8008638:	eb18 0805 	adds.w	r8, r8, r5
 800863c:	eb49 0906 	adc.w	r9, r9, r6
 8008640:	f04f 0100 	mov.w	r1, #0
 8008644:	f04f 0200 	mov.w	r2, #0
 8008648:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800864c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008650:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008654:	4688      	mov	r8, r1
 8008656:	4691      	mov	r9, r2
 8008658:	eb18 0005 	adds.w	r0, r8, r5
 800865c:	eb49 0106 	adc.w	r1, r9, r6
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	461d      	mov	r5, r3
 8008666:	f04f 0600 	mov.w	r6, #0
 800866a:	196b      	adds	r3, r5, r5
 800866c:	eb46 0406 	adc.w	r4, r6, r6
 8008670:	461a      	mov	r2, r3
 8008672:	4623      	mov	r3, r4
 8008674:	f7f8 fa7a 	bl	8000b6c <__aeabi_uldivmod>
 8008678:	4603      	mov	r3, r0
 800867a:	460c      	mov	r4, r1
 800867c:	461a      	mov	r2, r3
 800867e:	4b47      	ldr	r3, [pc, #284]	; (800879c <UART_SetConfig+0x384>)
 8008680:	fba3 2302 	umull	r2, r3, r3, r2
 8008684:	095b      	lsrs	r3, r3, #5
 8008686:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	461d      	mov	r5, r3
 800868e:	f04f 0600 	mov.w	r6, #0
 8008692:	46a9      	mov	r9, r5
 8008694:	46b2      	mov	sl, r6
 8008696:	eb19 0309 	adds.w	r3, r9, r9
 800869a:	eb4a 040a 	adc.w	r4, sl, sl
 800869e:	4699      	mov	r9, r3
 80086a0:	46a2      	mov	sl, r4
 80086a2:	eb19 0905 	adds.w	r9, r9, r5
 80086a6:	eb4a 0a06 	adc.w	sl, sl, r6
 80086aa:	f04f 0100 	mov.w	r1, #0
 80086ae:	f04f 0200 	mov.w	r2, #0
 80086b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086be:	4689      	mov	r9, r1
 80086c0:	4692      	mov	sl, r2
 80086c2:	eb19 0005 	adds.w	r0, r9, r5
 80086c6:	eb4a 0106 	adc.w	r1, sl, r6
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	461d      	mov	r5, r3
 80086d0:	f04f 0600 	mov.w	r6, #0
 80086d4:	196b      	adds	r3, r5, r5
 80086d6:	eb46 0406 	adc.w	r4, r6, r6
 80086da:	461a      	mov	r2, r3
 80086dc:	4623      	mov	r3, r4
 80086de:	f7f8 fa45 	bl	8000b6c <__aeabi_uldivmod>
 80086e2:	4603      	mov	r3, r0
 80086e4:	460c      	mov	r4, r1
 80086e6:	461a      	mov	r2, r3
 80086e8:	4b2c      	ldr	r3, [pc, #176]	; (800879c <UART_SetConfig+0x384>)
 80086ea:	fba3 1302 	umull	r1, r3, r3, r2
 80086ee:	095b      	lsrs	r3, r3, #5
 80086f0:	2164      	movs	r1, #100	; 0x64
 80086f2:	fb01 f303 	mul.w	r3, r1, r3
 80086f6:	1ad3      	subs	r3, r2, r3
 80086f8:	00db      	lsls	r3, r3, #3
 80086fa:	3332      	adds	r3, #50	; 0x32
 80086fc:	4a27      	ldr	r2, [pc, #156]	; (800879c <UART_SetConfig+0x384>)
 80086fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008702:	095b      	lsrs	r3, r3, #5
 8008704:	005b      	lsls	r3, r3, #1
 8008706:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800870a:	4498      	add	r8, r3
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	461d      	mov	r5, r3
 8008710:	f04f 0600 	mov.w	r6, #0
 8008714:	46a9      	mov	r9, r5
 8008716:	46b2      	mov	sl, r6
 8008718:	eb19 0309 	adds.w	r3, r9, r9
 800871c:	eb4a 040a 	adc.w	r4, sl, sl
 8008720:	4699      	mov	r9, r3
 8008722:	46a2      	mov	sl, r4
 8008724:	eb19 0905 	adds.w	r9, r9, r5
 8008728:	eb4a 0a06 	adc.w	sl, sl, r6
 800872c:	f04f 0100 	mov.w	r1, #0
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008738:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800873c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008740:	4689      	mov	r9, r1
 8008742:	4692      	mov	sl, r2
 8008744:	eb19 0005 	adds.w	r0, r9, r5
 8008748:	eb4a 0106 	adc.w	r1, sl, r6
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	461d      	mov	r5, r3
 8008752:	f04f 0600 	mov.w	r6, #0
 8008756:	196b      	adds	r3, r5, r5
 8008758:	eb46 0406 	adc.w	r4, r6, r6
 800875c:	461a      	mov	r2, r3
 800875e:	4623      	mov	r3, r4
 8008760:	f7f8 fa04 	bl	8000b6c <__aeabi_uldivmod>
 8008764:	4603      	mov	r3, r0
 8008766:	460c      	mov	r4, r1
 8008768:	461a      	mov	r2, r3
 800876a:	4b0c      	ldr	r3, [pc, #48]	; (800879c <UART_SetConfig+0x384>)
 800876c:	fba3 1302 	umull	r1, r3, r3, r2
 8008770:	095b      	lsrs	r3, r3, #5
 8008772:	2164      	movs	r1, #100	; 0x64
 8008774:	fb01 f303 	mul.w	r3, r1, r3
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	00db      	lsls	r3, r3, #3
 800877c:	3332      	adds	r3, #50	; 0x32
 800877e:	4a07      	ldr	r2, [pc, #28]	; (800879c <UART_SetConfig+0x384>)
 8008780:	fba2 2303 	umull	r2, r3, r2, r3
 8008784:	095b      	lsrs	r3, r3, #5
 8008786:	f003 0207 	and.w	r2, r3, #7
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4442      	add	r2, r8
 8008790:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008792:	e1b2      	b.n	8008afa <UART_SetConfig+0x6e2>
 8008794:	40011000 	.word	0x40011000
 8008798:	40011400 	.word	0x40011400
 800879c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4ad7      	ldr	r2, [pc, #860]	; (8008b04 <UART_SetConfig+0x6ec>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d005      	beq.n	80087b6 <UART_SetConfig+0x39e>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4ad6      	ldr	r2, [pc, #856]	; (8008b08 <UART_SetConfig+0x6f0>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	f040 80d1 	bne.w	8008958 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80087b6:	f7fe f945 	bl	8006a44 <HAL_RCC_GetPCLK2Freq>
 80087ba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	469a      	mov	sl, r3
 80087c0:	f04f 0b00 	mov.w	fp, #0
 80087c4:	46d0      	mov	r8, sl
 80087c6:	46d9      	mov	r9, fp
 80087c8:	eb18 0308 	adds.w	r3, r8, r8
 80087cc:	eb49 0409 	adc.w	r4, r9, r9
 80087d0:	4698      	mov	r8, r3
 80087d2:	46a1      	mov	r9, r4
 80087d4:	eb18 080a 	adds.w	r8, r8, sl
 80087d8:	eb49 090b 	adc.w	r9, r9, fp
 80087dc:	f04f 0100 	mov.w	r1, #0
 80087e0:	f04f 0200 	mov.w	r2, #0
 80087e4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80087e8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80087ec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80087f0:	4688      	mov	r8, r1
 80087f2:	4691      	mov	r9, r2
 80087f4:	eb1a 0508 	adds.w	r5, sl, r8
 80087f8:	eb4b 0609 	adc.w	r6, fp, r9
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	4619      	mov	r1, r3
 8008802:	f04f 0200 	mov.w	r2, #0
 8008806:	f04f 0300 	mov.w	r3, #0
 800880a:	f04f 0400 	mov.w	r4, #0
 800880e:	0094      	lsls	r4, r2, #2
 8008810:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008814:	008b      	lsls	r3, r1, #2
 8008816:	461a      	mov	r2, r3
 8008818:	4623      	mov	r3, r4
 800881a:	4628      	mov	r0, r5
 800881c:	4631      	mov	r1, r6
 800881e:	f7f8 f9a5 	bl	8000b6c <__aeabi_uldivmod>
 8008822:	4603      	mov	r3, r0
 8008824:	460c      	mov	r4, r1
 8008826:	461a      	mov	r2, r3
 8008828:	4bb8      	ldr	r3, [pc, #736]	; (8008b0c <UART_SetConfig+0x6f4>)
 800882a:	fba3 2302 	umull	r2, r3, r3, r2
 800882e:	095b      	lsrs	r3, r3, #5
 8008830:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	469b      	mov	fp, r3
 8008838:	f04f 0c00 	mov.w	ip, #0
 800883c:	46d9      	mov	r9, fp
 800883e:	46e2      	mov	sl, ip
 8008840:	eb19 0309 	adds.w	r3, r9, r9
 8008844:	eb4a 040a 	adc.w	r4, sl, sl
 8008848:	4699      	mov	r9, r3
 800884a:	46a2      	mov	sl, r4
 800884c:	eb19 090b 	adds.w	r9, r9, fp
 8008850:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008854:	f04f 0100 	mov.w	r1, #0
 8008858:	f04f 0200 	mov.w	r2, #0
 800885c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008860:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008864:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008868:	4689      	mov	r9, r1
 800886a:	4692      	mov	sl, r2
 800886c:	eb1b 0509 	adds.w	r5, fp, r9
 8008870:	eb4c 060a 	adc.w	r6, ip, sl
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	4619      	mov	r1, r3
 800887a:	f04f 0200 	mov.w	r2, #0
 800887e:	f04f 0300 	mov.w	r3, #0
 8008882:	f04f 0400 	mov.w	r4, #0
 8008886:	0094      	lsls	r4, r2, #2
 8008888:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800888c:	008b      	lsls	r3, r1, #2
 800888e:	461a      	mov	r2, r3
 8008890:	4623      	mov	r3, r4
 8008892:	4628      	mov	r0, r5
 8008894:	4631      	mov	r1, r6
 8008896:	f7f8 f969 	bl	8000b6c <__aeabi_uldivmod>
 800889a:	4603      	mov	r3, r0
 800889c:	460c      	mov	r4, r1
 800889e:	461a      	mov	r2, r3
 80088a0:	4b9a      	ldr	r3, [pc, #616]	; (8008b0c <UART_SetConfig+0x6f4>)
 80088a2:	fba3 1302 	umull	r1, r3, r3, r2
 80088a6:	095b      	lsrs	r3, r3, #5
 80088a8:	2164      	movs	r1, #100	; 0x64
 80088aa:	fb01 f303 	mul.w	r3, r1, r3
 80088ae:	1ad3      	subs	r3, r2, r3
 80088b0:	011b      	lsls	r3, r3, #4
 80088b2:	3332      	adds	r3, #50	; 0x32
 80088b4:	4a95      	ldr	r2, [pc, #596]	; (8008b0c <UART_SetConfig+0x6f4>)
 80088b6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ba:	095b      	lsrs	r3, r3, #5
 80088bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80088c0:	4498      	add	r8, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	469b      	mov	fp, r3
 80088c6:	f04f 0c00 	mov.w	ip, #0
 80088ca:	46d9      	mov	r9, fp
 80088cc:	46e2      	mov	sl, ip
 80088ce:	eb19 0309 	adds.w	r3, r9, r9
 80088d2:	eb4a 040a 	adc.w	r4, sl, sl
 80088d6:	4699      	mov	r9, r3
 80088d8:	46a2      	mov	sl, r4
 80088da:	eb19 090b 	adds.w	r9, r9, fp
 80088de:	eb4a 0a0c 	adc.w	sl, sl, ip
 80088e2:	f04f 0100 	mov.w	r1, #0
 80088e6:	f04f 0200 	mov.w	r2, #0
 80088ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80088ee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80088f2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80088f6:	4689      	mov	r9, r1
 80088f8:	4692      	mov	sl, r2
 80088fa:	eb1b 0509 	adds.w	r5, fp, r9
 80088fe:	eb4c 060a 	adc.w	r6, ip, sl
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	4619      	mov	r1, r3
 8008908:	f04f 0200 	mov.w	r2, #0
 800890c:	f04f 0300 	mov.w	r3, #0
 8008910:	f04f 0400 	mov.w	r4, #0
 8008914:	0094      	lsls	r4, r2, #2
 8008916:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800891a:	008b      	lsls	r3, r1, #2
 800891c:	461a      	mov	r2, r3
 800891e:	4623      	mov	r3, r4
 8008920:	4628      	mov	r0, r5
 8008922:	4631      	mov	r1, r6
 8008924:	f7f8 f922 	bl	8000b6c <__aeabi_uldivmod>
 8008928:	4603      	mov	r3, r0
 800892a:	460c      	mov	r4, r1
 800892c:	461a      	mov	r2, r3
 800892e:	4b77      	ldr	r3, [pc, #476]	; (8008b0c <UART_SetConfig+0x6f4>)
 8008930:	fba3 1302 	umull	r1, r3, r3, r2
 8008934:	095b      	lsrs	r3, r3, #5
 8008936:	2164      	movs	r1, #100	; 0x64
 8008938:	fb01 f303 	mul.w	r3, r1, r3
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	011b      	lsls	r3, r3, #4
 8008940:	3332      	adds	r3, #50	; 0x32
 8008942:	4a72      	ldr	r2, [pc, #456]	; (8008b0c <UART_SetConfig+0x6f4>)
 8008944:	fba2 2303 	umull	r2, r3, r2, r3
 8008948:	095b      	lsrs	r3, r3, #5
 800894a:	f003 020f 	and.w	r2, r3, #15
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4442      	add	r2, r8
 8008954:	609a      	str	r2, [r3, #8]
 8008956:	e0d0      	b.n	8008afa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008958:	f7fe f860 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 800895c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	469a      	mov	sl, r3
 8008962:	f04f 0b00 	mov.w	fp, #0
 8008966:	46d0      	mov	r8, sl
 8008968:	46d9      	mov	r9, fp
 800896a:	eb18 0308 	adds.w	r3, r8, r8
 800896e:	eb49 0409 	adc.w	r4, r9, r9
 8008972:	4698      	mov	r8, r3
 8008974:	46a1      	mov	r9, r4
 8008976:	eb18 080a 	adds.w	r8, r8, sl
 800897a:	eb49 090b 	adc.w	r9, r9, fp
 800897e:	f04f 0100 	mov.w	r1, #0
 8008982:	f04f 0200 	mov.w	r2, #0
 8008986:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800898a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800898e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008992:	4688      	mov	r8, r1
 8008994:	4691      	mov	r9, r2
 8008996:	eb1a 0508 	adds.w	r5, sl, r8
 800899a:	eb4b 0609 	adc.w	r6, fp, r9
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	4619      	mov	r1, r3
 80089a4:	f04f 0200 	mov.w	r2, #0
 80089a8:	f04f 0300 	mov.w	r3, #0
 80089ac:	f04f 0400 	mov.w	r4, #0
 80089b0:	0094      	lsls	r4, r2, #2
 80089b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80089b6:	008b      	lsls	r3, r1, #2
 80089b8:	461a      	mov	r2, r3
 80089ba:	4623      	mov	r3, r4
 80089bc:	4628      	mov	r0, r5
 80089be:	4631      	mov	r1, r6
 80089c0:	f7f8 f8d4 	bl	8000b6c <__aeabi_uldivmod>
 80089c4:	4603      	mov	r3, r0
 80089c6:	460c      	mov	r4, r1
 80089c8:	461a      	mov	r2, r3
 80089ca:	4b50      	ldr	r3, [pc, #320]	; (8008b0c <UART_SetConfig+0x6f4>)
 80089cc:	fba3 2302 	umull	r2, r3, r3, r2
 80089d0:	095b      	lsrs	r3, r3, #5
 80089d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	469b      	mov	fp, r3
 80089da:	f04f 0c00 	mov.w	ip, #0
 80089de:	46d9      	mov	r9, fp
 80089e0:	46e2      	mov	sl, ip
 80089e2:	eb19 0309 	adds.w	r3, r9, r9
 80089e6:	eb4a 040a 	adc.w	r4, sl, sl
 80089ea:	4699      	mov	r9, r3
 80089ec:	46a2      	mov	sl, r4
 80089ee:	eb19 090b 	adds.w	r9, r9, fp
 80089f2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80089f6:	f04f 0100 	mov.w	r1, #0
 80089fa:	f04f 0200 	mov.w	r2, #0
 80089fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a0a:	4689      	mov	r9, r1
 8008a0c:	4692      	mov	sl, r2
 8008a0e:	eb1b 0509 	adds.w	r5, fp, r9
 8008a12:	eb4c 060a 	adc.w	r6, ip, sl
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	f04f 0200 	mov.w	r2, #0
 8008a20:	f04f 0300 	mov.w	r3, #0
 8008a24:	f04f 0400 	mov.w	r4, #0
 8008a28:	0094      	lsls	r4, r2, #2
 8008a2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008a2e:	008b      	lsls	r3, r1, #2
 8008a30:	461a      	mov	r2, r3
 8008a32:	4623      	mov	r3, r4
 8008a34:	4628      	mov	r0, r5
 8008a36:	4631      	mov	r1, r6
 8008a38:	f7f8 f898 	bl	8000b6c <__aeabi_uldivmod>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	460c      	mov	r4, r1
 8008a40:	461a      	mov	r2, r3
 8008a42:	4b32      	ldr	r3, [pc, #200]	; (8008b0c <UART_SetConfig+0x6f4>)
 8008a44:	fba3 1302 	umull	r1, r3, r3, r2
 8008a48:	095b      	lsrs	r3, r3, #5
 8008a4a:	2164      	movs	r1, #100	; 0x64
 8008a4c:	fb01 f303 	mul.w	r3, r1, r3
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	011b      	lsls	r3, r3, #4
 8008a54:	3332      	adds	r3, #50	; 0x32
 8008a56:	4a2d      	ldr	r2, [pc, #180]	; (8008b0c <UART_SetConfig+0x6f4>)
 8008a58:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5c:	095b      	lsrs	r3, r3, #5
 8008a5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a62:	4498      	add	r8, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	469b      	mov	fp, r3
 8008a68:	f04f 0c00 	mov.w	ip, #0
 8008a6c:	46d9      	mov	r9, fp
 8008a6e:	46e2      	mov	sl, ip
 8008a70:	eb19 0309 	adds.w	r3, r9, r9
 8008a74:	eb4a 040a 	adc.w	r4, sl, sl
 8008a78:	4699      	mov	r9, r3
 8008a7a:	46a2      	mov	sl, r4
 8008a7c:	eb19 090b 	adds.w	r9, r9, fp
 8008a80:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008a84:	f04f 0100 	mov.w	r1, #0
 8008a88:	f04f 0200 	mov.w	r2, #0
 8008a8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a90:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008a94:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008a98:	4689      	mov	r9, r1
 8008a9a:	4692      	mov	sl, r2
 8008a9c:	eb1b 0509 	adds.w	r5, fp, r9
 8008aa0:	eb4c 060a 	adc.w	r6, ip, sl
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	f04f 0200 	mov.w	r2, #0
 8008aae:	f04f 0300 	mov.w	r3, #0
 8008ab2:	f04f 0400 	mov.w	r4, #0
 8008ab6:	0094      	lsls	r4, r2, #2
 8008ab8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008abc:	008b      	lsls	r3, r1, #2
 8008abe:	461a      	mov	r2, r3
 8008ac0:	4623      	mov	r3, r4
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	4631      	mov	r1, r6
 8008ac6:	f7f8 f851 	bl	8000b6c <__aeabi_uldivmod>
 8008aca:	4603      	mov	r3, r0
 8008acc:	460c      	mov	r4, r1
 8008ace:	461a      	mov	r2, r3
 8008ad0:	4b0e      	ldr	r3, [pc, #56]	; (8008b0c <UART_SetConfig+0x6f4>)
 8008ad2:	fba3 1302 	umull	r1, r3, r3, r2
 8008ad6:	095b      	lsrs	r3, r3, #5
 8008ad8:	2164      	movs	r1, #100	; 0x64
 8008ada:	fb01 f303 	mul.w	r3, r1, r3
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	011b      	lsls	r3, r3, #4
 8008ae2:	3332      	adds	r3, #50	; 0x32
 8008ae4:	4a09      	ldr	r2, [pc, #36]	; (8008b0c <UART_SetConfig+0x6f4>)
 8008ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8008aea:	095b      	lsrs	r3, r3, #5
 8008aec:	f003 020f 	and.w	r2, r3, #15
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4442      	add	r2, r8
 8008af6:	609a      	str	r2, [r3, #8]
}
 8008af8:	e7ff      	b.n	8008afa <UART_SetConfig+0x6e2>
 8008afa:	bf00      	nop
 8008afc:	3714      	adds	r7, #20
 8008afe:	46bd      	mov	sp, r7
 8008b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b04:	40011000 	.word	0x40011000
 8008b08:	40011400 	.word	0x40011400
 8008b0c:	51eb851f 	.word	0x51eb851f

08008b10 <__errno>:
 8008b10:	4b01      	ldr	r3, [pc, #4]	; (8008b18 <__errno+0x8>)
 8008b12:	6818      	ldr	r0, [r3, #0]
 8008b14:	4770      	bx	lr
 8008b16:	bf00      	nop
 8008b18:	20000168 	.word	0x20000168

08008b1c <__libc_init_array>:
 8008b1c:	b570      	push	{r4, r5, r6, lr}
 8008b1e:	4e0d      	ldr	r6, [pc, #52]	; (8008b54 <__libc_init_array+0x38>)
 8008b20:	4c0d      	ldr	r4, [pc, #52]	; (8008b58 <__libc_init_array+0x3c>)
 8008b22:	1ba4      	subs	r4, r4, r6
 8008b24:	10a4      	asrs	r4, r4, #2
 8008b26:	2500      	movs	r5, #0
 8008b28:	42a5      	cmp	r5, r4
 8008b2a:	d109      	bne.n	8008b40 <__libc_init_array+0x24>
 8008b2c:	4e0b      	ldr	r6, [pc, #44]	; (8008b5c <__libc_init_array+0x40>)
 8008b2e:	4c0c      	ldr	r4, [pc, #48]	; (8008b60 <__libc_init_array+0x44>)
 8008b30:	f001 fe76 	bl	800a820 <_init>
 8008b34:	1ba4      	subs	r4, r4, r6
 8008b36:	10a4      	asrs	r4, r4, #2
 8008b38:	2500      	movs	r5, #0
 8008b3a:	42a5      	cmp	r5, r4
 8008b3c:	d105      	bne.n	8008b4a <__libc_init_array+0x2e>
 8008b3e:	bd70      	pop	{r4, r5, r6, pc}
 8008b40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008b44:	4798      	blx	r3
 8008b46:	3501      	adds	r5, #1
 8008b48:	e7ee      	b.n	8008b28 <__libc_init_array+0xc>
 8008b4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008b4e:	4798      	blx	r3
 8008b50:	3501      	adds	r5, #1
 8008b52:	e7f2      	b.n	8008b3a <__libc_init_array+0x1e>
 8008b54:	0800af78 	.word	0x0800af78
 8008b58:	0800af78 	.word	0x0800af78
 8008b5c:	0800af78 	.word	0x0800af78
 8008b60:	0800af7c 	.word	0x0800af7c

08008b64 <malloc>:
 8008b64:	4b02      	ldr	r3, [pc, #8]	; (8008b70 <malloc+0xc>)
 8008b66:	4601      	mov	r1, r0
 8008b68:	6818      	ldr	r0, [r3, #0]
 8008b6a:	f000 b859 	b.w	8008c20 <_malloc_r>
 8008b6e:	bf00      	nop
 8008b70:	20000168 	.word	0x20000168

08008b74 <memset>:
 8008b74:	4402      	add	r2, r0
 8008b76:	4603      	mov	r3, r0
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d100      	bne.n	8008b7e <memset+0xa>
 8008b7c:	4770      	bx	lr
 8008b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8008b82:	e7f9      	b.n	8008b78 <memset+0x4>

08008b84 <_free_r>:
 8008b84:	b538      	push	{r3, r4, r5, lr}
 8008b86:	4605      	mov	r5, r0
 8008b88:	2900      	cmp	r1, #0
 8008b8a:	d045      	beq.n	8008c18 <_free_r+0x94>
 8008b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b90:	1f0c      	subs	r4, r1, #4
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	bfb8      	it	lt
 8008b96:	18e4      	addlt	r4, r4, r3
 8008b98:	f000 fcba 	bl	8009510 <__malloc_lock>
 8008b9c:	4a1f      	ldr	r2, [pc, #124]	; (8008c1c <_free_r+0x98>)
 8008b9e:	6813      	ldr	r3, [r2, #0]
 8008ba0:	4610      	mov	r0, r2
 8008ba2:	b933      	cbnz	r3, 8008bb2 <_free_r+0x2e>
 8008ba4:	6063      	str	r3, [r4, #4]
 8008ba6:	6014      	str	r4, [r2, #0]
 8008ba8:	4628      	mov	r0, r5
 8008baa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bae:	f000 bcb0 	b.w	8009512 <__malloc_unlock>
 8008bb2:	42a3      	cmp	r3, r4
 8008bb4:	d90c      	bls.n	8008bd0 <_free_r+0x4c>
 8008bb6:	6821      	ldr	r1, [r4, #0]
 8008bb8:	1862      	adds	r2, r4, r1
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	bf04      	itt	eq
 8008bbe:	681a      	ldreq	r2, [r3, #0]
 8008bc0:	685b      	ldreq	r3, [r3, #4]
 8008bc2:	6063      	str	r3, [r4, #4]
 8008bc4:	bf04      	itt	eq
 8008bc6:	1852      	addeq	r2, r2, r1
 8008bc8:	6022      	streq	r2, [r4, #0]
 8008bca:	6004      	str	r4, [r0, #0]
 8008bcc:	e7ec      	b.n	8008ba8 <_free_r+0x24>
 8008bce:	4613      	mov	r3, r2
 8008bd0:	685a      	ldr	r2, [r3, #4]
 8008bd2:	b10a      	cbz	r2, 8008bd8 <_free_r+0x54>
 8008bd4:	42a2      	cmp	r2, r4
 8008bd6:	d9fa      	bls.n	8008bce <_free_r+0x4a>
 8008bd8:	6819      	ldr	r1, [r3, #0]
 8008bda:	1858      	adds	r0, r3, r1
 8008bdc:	42a0      	cmp	r0, r4
 8008bde:	d10b      	bne.n	8008bf8 <_free_r+0x74>
 8008be0:	6820      	ldr	r0, [r4, #0]
 8008be2:	4401      	add	r1, r0
 8008be4:	1858      	adds	r0, r3, r1
 8008be6:	4282      	cmp	r2, r0
 8008be8:	6019      	str	r1, [r3, #0]
 8008bea:	d1dd      	bne.n	8008ba8 <_free_r+0x24>
 8008bec:	6810      	ldr	r0, [r2, #0]
 8008bee:	6852      	ldr	r2, [r2, #4]
 8008bf0:	605a      	str	r2, [r3, #4]
 8008bf2:	4401      	add	r1, r0
 8008bf4:	6019      	str	r1, [r3, #0]
 8008bf6:	e7d7      	b.n	8008ba8 <_free_r+0x24>
 8008bf8:	d902      	bls.n	8008c00 <_free_r+0x7c>
 8008bfa:	230c      	movs	r3, #12
 8008bfc:	602b      	str	r3, [r5, #0]
 8008bfe:	e7d3      	b.n	8008ba8 <_free_r+0x24>
 8008c00:	6820      	ldr	r0, [r4, #0]
 8008c02:	1821      	adds	r1, r4, r0
 8008c04:	428a      	cmp	r2, r1
 8008c06:	bf04      	itt	eq
 8008c08:	6811      	ldreq	r1, [r2, #0]
 8008c0a:	6852      	ldreq	r2, [r2, #4]
 8008c0c:	6062      	str	r2, [r4, #4]
 8008c0e:	bf04      	itt	eq
 8008c10:	1809      	addeq	r1, r1, r0
 8008c12:	6021      	streq	r1, [r4, #0]
 8008c14:	605c      	str	r4, [r3, #4]
 8008c16:	e7c7      	b.n	8008ba8 <_free_r+0x24>
 8008c18:	bd38      	pop	{r3, r4, r5, pc}
 8008c1a:	bf00      	nop
 8008c1c:	200004b0 	.word	0x200004b0

08008c20 <_malloc_r>:
 8008c20:	b570      	push	{r4, r5, r6, lr}
 8008c22:	1ccd      	adds	r5, r1, #3
 8008c24:	f025 0503 	bic.w	r5, r5, #3
 8008c28:	3508      	adds	r5, #8
 8008c2a:	2d0c      	cmp	r5, #12
 8008c2c:	bf38      	it	cc
 8008c2e:	250c      	movcc	r5, #12
 8008c30:	2d00      	cmp	r5, #0
 8008c32:	4606      	mov	r6, r0
 8008c34:	db01      	blt.n	8008c3a <_malloc_r+0x1a>
 8008c36:	42a9      	cmp	r1, r5
 8008c38:	d903      	bls.n	8008c42 <_malloc_r+0x22>
 8008c3a:	230c      	movs	r3, #12
 8008c3c:	6033      	str	r3, [r6, #0]
 8008c3e:	2000      	movs	r0, #0
 8008c40:	bd70      	pop	{r4, r5, r6, pc}
 8008c42:	f000 fc65 	bl	8009510 <__malloc_lock>
 8008c46:	4a21      	ldr	r2, [pc, #132]	; (8008ccc <_malloc_r+0xac>)
 8008c48:	6814      	ldr	r4, [r2, #0]
 8008c4a:	4621      	mov	r1, r4
 8008c4c:	b991      	cbnz	r1, 8008c74 <_malloc_r+0x54>
 8008c4e:	4c20      	ldr	r4, [pc, #128]	; (8008cd0 <_malloc_r+0xb0>)
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	b91b      	cbnz	r3, 8008c5c <_malloc_r+0x3c>
 8008c54:	4630      	mov	r0, r6
 8008c56:	f000 f8b9 	bl	8008dcc <_sbrk_r>
 8008c5a:	6020      	str	r0, [r4, #0]
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	4630      	mov	r0, r6
 8008c60:	f000 f8b4 	bl	8008dcc <_sbrk_r>
 8008c64:	1c43      	adds	r3, r0, #1
 8008c66:	d124      	bne.n	8008cb2 <_malloc_r+0x92>
 8008c68:	230c      	movs	r3, #12
 8008c6a:	6033      	str	r3, [r6, #0]
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	f000 fc50 	bl	8009512 <__malloc_unlock>
 8008c72:	e7e4      	b.n	8008c3e <_malloc_r+0x1e>
 8008c74:	680b      	ldr	r3, [r1, #0]
 8008c76:	1b5b      	subs	r3, r3, r5
 8008c78:	d418      	bmi.n	8008cac <_malloc_r+0x8c>
 8008c7a:	2b0b      	cmp	r3, #11
 8008c7c:	d90f      	bls.n	8008c9e <_malloc_r+0x7e>
 8008c7e:	600b      	str	r3, [r1, #0]
 8008c80:	50cd      	str	r5, [r1, r3]
 8008c82:	18cc      	adds	r4, r1, r3
 8008c84:	4630      	mov	r0, r6
 8008c86:	f000 fc44 	bl	8009512 <__malloc_unlock>
 8008c8a:	f104 000b 	add.w	r0, r4, #11
 8008c8e:	1d23      	adds	r3, r4, #4
 8008c90:	f020 0007 	bic.w	r0, r0, #7
 8008c94:	1ac3      	subs	r3, r0, r3
 8008c96:	d0d3      	beq.n	8008c40 <_malloc_r+0x20>
 8008c98:	425a      	negs	r2, r3
 8008c9a:	50e2      	str	r2, [r4, r3]
 8008c9c:	e7d0      	b.n	8008c40 <_malloc_r+0x20>
 8008c9e:	428c      	cmp	r4, r1
 8008ca0:	684b      	ldr	r3, [r1, #4]
 8008ca2:	bf16      	itet	ne
 8008ca4:	6063      	strne	r3, [r4, #4]
 8008ca6:	6013      	streq	r3, [r2, #0]
 8008ca8:	460c      	movne	r4, r1
 8008caa:	e7eb      	b.n	8008c84 <_malloc_r+0x64>
 8008cac:	460c      	mov	r4, r1
 8008cae:	6849      	ldr	r1, [r1, #4]
 8008cb0:	e7cc      	b.n	8008c4c <_malloc_r+0x2c>
 8008cb2:	1cc4      	adds	r4, r0, #3
 8008cb4:	f024 0403 	bic.w	r4, r4, #3
 8008cb8:	42a0      	cmp	r0, r4
 8008cba:	d005      	beq.n	8008cc8 <_malloc_r+0xa8>
 8008cbc:	1a21      	subs	r1, r4, r0
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f000 f884 	bl	8008dcc <_sbrk_r>
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	d0cf      	beq.n	8008c68 <_malloc_r+0x48>
 8008cc8:	6025      	str	r5, [r4, #0]
 8008cca:	e7db      	b.n	8008c84 <_malloc_r+0x64>
 8008ccc:	200004b0 	.word	0x200004b0
 8008cd0:	200004b4 	.word	0x200004b4

08008cd4 <iprintf>:
 8008cd4:	b40f      	push	{r0, r1, r2, r3}
 8008cd6:	4b0a      	ldr	r3, [pc, #40]	; (8008d00 <iprintf+0x2c>)
 8008cd8:	b513      	push	{r0, r1, r4, lr}
 8008cda:	681c      	ldr	r4, [r3, #0]
 8008cdc:	b124      	cbz	r4, 8008ce8 <iprintf+0x14>
 8008cde:	69a3      	ldr	r3, [r4, #24]
 8008ce0:	b913      	cbnz	r3, 8008ce8 <iprintf+0x14>
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	f000 fb0a 	bl	80092fc <__sinit>
 8008ce8:	ab05      	add	r3, sp, #20
 8008cea:	9a04      	ldr	r2, [sp, #16]
 8008cec:	68a1      	ldr	r1, [r4, #8]
 8008cee:	9301      	str	r3, [sp, #4]
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f000 fc39 	bl	8009568 <_vfiprintf_r>
 8008cf6:	b002      	add	sp, #8
 8008cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cfc:	b004      	add	sp, #16
 8008cfe:	4770      	bx	lr
 8008d00:	20000168 	.word	0x20000168

08008d04 <_puts_r>:
 8008d04:	b570      	push	{r4, r5, r6, lr}
 8008d06:	460e      	mov	r6, r1
 8008d08:	4605      	mov	r5, r0
 8008d0a:	b118      	cbz	r0, 8008d14 <_puts_r+0x10>
 8008d0c:	6983      	ldr	r3, [r0, #24]
 8008d0e:	b90b      	cbnz	r3, 8008d14 <_puts_r+0x10>
 8008d10:	f000 faf4 	bl	80092fc <__sinit>
 8008d14:	69ab      	ldr	r3, [r5, #24]
 8008d16:	68ac      	ldr	r4, [r5, #8]
 8008d18:	b913      	cbnz	r3, 8008d20 <_puts_r+0x1c>
 8008d1a:	4628      	mov	r0, r5
 8008d1c:	f000 faee 	bl	80092fc <__sinit>
 8008d20:	4b23      	ldr	r3, [pc, #140]	; (8008db0 <_puts_r+0xac>)
 8008d22:	429c      	cmp	r4, r3
 8008d24:	d117      	bne.n	8008d56 <_puts_r+0x52>
 8008d26:	686c      	ldr	r4, [r5, #4]
 8008d28:	89a3      	ldrh	r3, [r4, #12]
 8008d2a:	071b      	lsls	r3, r3, #28
 8008d2c:	d51d      	bpl.n	8008d6a <_puts_r+0x66>
 8008d2e:	6923      	ldr	r3, [r4, #16]
 8008d30:	b1db      	cbz	r3, 8008d6a <_puts_r+0x66>
 8008d32:	3e01      	subs	r6, #1
 8008d34:	68a3      	ldr	r3, [r4, #8]
 8008d36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	60a3      	str	r3, [r4, #8]
 8008d3e:	b9e9      	cbnz	r1, 8008d7c <_puts_r+0x78>
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	da2e      	bge.n	8008da2 <_puts_r+0x9e>
 8008d44:	4622      	mov	r2, r4
 8008d46:	210a      	movs	r1, #10
 8008d48:	4628      	mov	r0, r5
 8008d4a:	f000 f915 	bl	8008f78 <__swbuf_r>
 8008d4e:	3001      	adds	r0, #1
 8008d50:	d011      	beq.n	8008d76 <_puts_r+0x72>
 8008d52:	200a      	movs	r0, #10
 8008d54:	e011      	b.n	8008d7a <_puts_r+0x76>
 8008d56:	4b17      	ldr	r3, [pc, #92]	; (8008db4 <_puts_r+0xb0>)
 8008d58:	429c      	cmp	r4, r3
 8008d5a:	d101      	bne.n	8008d60 <_puts_r+0x5c>
 8008d5c:	68ac      	ldr	r4, [r5, #8]
 8008d5e:	e7e3      	b.n	8008d28 <_puts_r+0x24>
 8008d60:	4b15      	ldr	r3, [pc, #84]	; (8008db8 <_puts_r+0xb4>)
 8008d62:	429c      	cmp	r4, r3
 8008d64:	bf08      	it	eq
 8008d66:	68ec      	ldreq	r4, [r5, #12]
 8008d68:	e7de      	b.n	8008d28 <_puts_r+0x24>
 8008d6a:	4621      	mov	r1, r4
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	f000 f955 	bl	800901c <__swsetup_r>
 8008d72:	2800      	cmp	r0, #0
 8008d74:	d0dd      	beq.n	8008d32 <_puts_r+0x2e>
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7a:	bd70      	pop	{r4, r5, r6, pc}
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	da04      	bge.n	8008d8a <_puts_r+0x86>
 8008d80:	69a2      	ldr	r2, [r4, #24]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	dc06      	bgt.n	8008d94 <_puts_r+0x90>
 8008d86:	290a      	cmp	r1, #10
 8008d88:	d004      	beq.n	8008d94 <_puts_r+0x90>
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	1c5a      	adds	r2, r3, #1
 8008d8e:	6022      	str	r2, [r4, #0]
 8008d90:	7019      	strb	r1, [r3, #0]
 8008d92:	e7cf      	b.n	8008d34 <_puts_r+0x30>
 8008d94:	4622      	mov	r2, r4
 8008d96:	4628      	mov	r0, r5
 8008d98:	f000 f8ee 	bl	8008f78 <__swbuf_r>
 8008d9c:	3001      	adds	r0, #1
 8008d9e:	d1c9      	bne.n	8008d34 <_puts_r+0x30>
 8008da0:	e7e9      	b.n	8008d76 <_puts_r+0x72>
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	200a      	movs	r0, #10
 8008da6:	1c5a      	adds	r2, r3, #1
 8008da8:	6022      	str	r2, [r4, #0]
 8008daa:	7018      	strb	r0, [r3, #0]
 8008dac:	e7e5      	b.n	8008d7a <_puts_r+0x76>
 8008dae:	bf00      	nop
 8008db0:	0800add4 	.word	0x0800add4
 8008db4:	0800adf4 	.word	0x0800adf4
 8008db8:	0800adb4 	.word	0x0800adb4

08008dbc <puts>:
 8008dbc:	4b02      	ldr	r3, [pc, #8]	; (8008dc8 <puts+0xc>)
 8008dbe:	4601      	mov	r1, r0
 8008dc0:	6818      	ldr	r0, [r3, #0]
 8008dc2:	f7ff bf9f 	b.w	8008d04 <_puts_r>
 8008dc6:	bf00      	nop
 8008dc8:	20000168 	.word	0x20000168

08008dcc <_sbrk_r>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	4c06      	ldr	r4, [pc, #24]	; (8008de8 <_sbrk_r+0x1c>)
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	4605      	mov	r5, r0
 8008dd4:	4608      	mov	r0, r1
 8008dd6:	6023      	str	r3, [r4, #0]
 8008dd8:	f7f9 f9d8 	bl	800218c <_sbrk>
 8008ddc:	1c43      	adds	r3, r0, #1
 8008dde:	d102      	bne.n	8008de6 <_sbrk_r+0x1a>
 8008de0:	6823      	ldr	r3, [r4, #0]
 8008de2:	b103      	cbz	r3, 8008de6 <_sbrk_r+0x1a>
 8008de4:	602b      	str	r3, [r5, #0]
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
 8008de8:	20000638 	.word	0x20000638

08008dec <iscanf>:
 8008dec:	b40f      	push	{r0, r1, r2, r3}
 8008dee:	4b0a      	ldr	r3, [pc, #40]	; (8008e18 <iscanf+0x2c>)
 8008df0:	b513      	push	{r0, r1, r4, lr}
 8008df2:	681c      	ldr	r4, [r3, #0]
 8008df4:	b124      	cbz	r4, 8008e00 <iscanf+0x14>
 8008df6:	69a3      	ldr	r3, [r4, #24]
 8008df8:	b913      	cbnz	r3, 8008e00 <iscanf+0x14>
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	f000 fa7e 	bl	80092fc <__sinit>
 8008e00:	ab05      	add	r3, sp, #20
 8008e02:	9a04      	ldr	r2, [sp, #16]
 8008e04:	6861      	ldr	r1, [r4, #4]
 8008e06:	9301      	str	r3, [sp, #4]
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f000 ff9b 	bl	8009d44 <_vfiscanf_r>
 8008e0e:	b002      	add	sp, #8
 8008e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e14:	b004      	add	sp, #16
 8008e16:	4770      	bx	lr
 8008e18:	20000168 	.word	0x20000168

08008e1c <setvbuf>:
 8008e1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e20:	461d      	mov	r5, r3
 8008e22:	4b51      	ldr	r3, [pc, #324]	; (8008f68 <setvbuf+0x14c>)
 8008e24:	681e      	ldr	r6, [r3, #0]
 8008e26:	4604      	mov	r4, r0
 8008e28:	460f      	mov	r7, r1
 8008e2a:	4690      	mov	r8, r2
 8008e2c:	b126      	cbz	r6, 8008e38 <setvbuf+0x1c>
 8008e2e:	69b3      	ldr	r3, [r6, #24]
 8008e30:	b913      	cbnz	r3, 8008e38 <setvbuf+0x1c>
 8008e32:	4630      	mov	r0, r6
 8008e34:	f000 fa62 	bl	80092fc <__sinit>
 8008e38:	4b4c      	ldr	r3, [pc, #304]	; (8008f6c <setvbuf+0x150>)
 8008e3a:	429c      	cmp	r4, r3
 8008e3c:	d152      	bne.n	8008ee4 <setvbuf+0xc8>
 8008e3e:	6874      	ldr	r4, [r6, #4]
 8008e40:	f1b8 0f02 	cmp.w	r8, #2
 8008e44:	d006      	beq.n	8008e54 <setvbuf+0x38>
 8008e46:	f1b8 0f01 	cmp.w	r8, #1
 8008e4a:	f200 8089 	bhi.w	8008f60 <setvbuf+0x144>
 8008e4e:	2d00      	cmp	r5, #0
 8008e50:	f2c0 8086 	blt.w	8008f60 <setvbuf+0x144>
 8008e54:	4621      	mov	r1, r4
 8008e56:	4630      	mov	r0, r6
 8008e58:	f000 f9d4 	bl	8009204 <_fflush_r>
 8008e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e5e:	b141      	cbz	r1, 8008e72 <setvbuf+0x56>
 8008e60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e64:	4299      	cmp	r1, r3
 8008e66:	d002      	beq.n	8008e6e <setvbuf+0x52>
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f7ff fe8b 	bl	8008b84 <_free_r>
 8008e6e:	2300      	movs	r3, #0
 8008e70:	6363      	str	r3, [r4, #52]	; 0x34
 8008e72:	2300      	movs	r3, #0
 8008e74:	61a3      	str	r3, [r4, #24]
 8008e76:	6063      	str	r3, [r4, #4]
 8008e78:	89a3      	ldrh	r3, [r4, #12]
 8008e7a:	061b      	lsls	r3, r3, #24
 8008e7c:	d503      	bpl.n	8008e86 <setvbuf+0x6a>
 8008e7e:	6921      	ldr	r1, [r4, #16]
 8008e80:	4630      	mov	r0, r6
 8008e82:	f7ff fe7f 	bl	8008b84 <_free_r>
 8008e86:	89a3      	ldrh	r3, [r4, #12]
 8008e88:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008e8c:	f023 0303 	bic.w	r3, r3, #3
 8008e90:	f1b8 0f02 	cmp.w	r8, #2
 8008e94:	81a3      	strh	r3, [r4, #12]
 8008e96:	d05d      	beq.n	8008f54 <setvbuf+0x138>
 8008e98:	ab01      	add	r3, sp, #4
 8008e9a:	466a      	mov	r2, sp
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f000 fad2 	bl	8009448 <__swhatbuf_r>
 8008ea4:	89a3      	ldrh	r3, [r4, #12]
 8008ea6:	4318      	orrs	r0, r3
 8008ea8:	81a0      	strh	r0, [r4, #12]
 8008eaa:	bb2d      	cbnz	r5, 8008ef8 <setvbuf+0xdc>
 8008eac:	9d00      	ldr	r5, [sp, #0]
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f7ff fe58 	bl	8008b64 <malloc>
 8008eb4:	4607      	mov	r7, r0
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d14e      	bne.n	8008f58 <setvbuf+0x13c>
 8008eba:	f8dd 9000 	ldr.w	r9, [sp]
 8008ebe:	45a9      	cmp	r9, r5
 8008ec0:	d13c      	bne.n	8008f3c <setvbuf+0x120>
 8008ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec6:	89a3      	ldrh	r3, [r4, #12]
 8008ec8:	f043 0302 	orr.w	r3, r3, #2
 8008ecc:	81a3      	strh	r3, [r4, #12]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	60a3      	str	r3, [r4, #8]
 8008ed2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ed6:	6023      	str	r3, [r4, #0]
 8008ed8:	6123      	str	r3, [r4, #16]
 8008eda:	2301      	movs	r3, #1
 8008edc:	6163      	str	r3, [r4, #20]
 8008ede:	b003      	add	sp, #12
 8008ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ee4:	4b22      	ldr	r3, [pc, #136]	; (8008f70 <setvbuf+0x154>)
 8008ee6:	429c      	cmp	r4, r3
 8008ee8:	d101      	bne.n	8008eee <setvbuf+0xd2>
 8008eea:	68b4      	ldr	r4, [r6, #8]
 8008eec:	e7a8      	b.n	8008e40 <setvbuf+0x24>
 8008eee:	4b21      	ldr	r3, [pc, #132]	; (8008f74 <setvbuf+0x158>)
 8008ef0:	429c      	cmp	r4, r3
 8008ef2:	bf08      	it	eq
 8008ef4:	68f4      	ldreq	r4, [r6, #12]
 8008ef6:	e7a3      	b.n	8008e40 <setvbuf+0x24>
 8008ef8:	2f00      	cmp	r7, #0
 8008efa:	d0d8      	beq.n	8008eae <setvbuf+0x92>
 8008efc:	69b3      	ldr	r3, [r6, #24]
 8008efe:	b913      	cbnz	r3, 8008f06 <setvbuf+0xea>
 8008f00:	4630      	mov	r0, r6
 8008f02:	f000 f9fb 	bl	80092fc <__sinit>
 8008f06:	f1b8 0f01 	cmp.w	r8, #1
 8008f0a:	bf08      	it	eq
 8008f0c:	89a3      	ldrheq	r3, [r4, #12]
 8008f0e:	6027      	str	r7, [r4, #0]
 8008f10:	bf04      	itt	eq
 8008f12:	f043 0301 	orreq.w	r3, r3, #1
 8008f16:	81a3      	strheq	r3, [r4, #12]
 8008f18:	89a3      	ldrh	r3, [r4, #12]
 8008f1a:	f013 0008 	ands.w	r0, r3, #8
 8008f1e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8008f22:	d01b      	beq.n	8008f5c <setvbuf+0x140>
 8008f24:	f013 0001 	ands.w	r0, r3, #1
 8008f28:	bf18      	it	ne
 8008f2a:	426d      	negne	r5, r5
 8008f2c:	f04f 0300 	mov.w	r3, #0
 8008f30:	bf1d      	ittte	ne
 8008f32:	60a3      	strne	r3, [r4, #8]
 8008f34:	61a5      	strne	r5, [r4, #24]
 8008f36:	4618      	movne	r0, r3
 8008f38:	60a5      	streq	r5, [r4, #8]
 8008f3a:	e7d0      	b.n	8008ede <setvbuf+0xc2>
 8008f3c:	4648      	mov	r0, r9
 8008f3e:	f7ff fe11 	bl	8008b64 <malloc>
 8008f42:	4607      	mov	r7, r0
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d0bc      	beq.n	8008ec2 <setvbuf+0xa6>
 8008f48:	89a3      	ldrh	r3, [r4, #12]
 8008f4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f4e:	81a3      	strh	r3, [r4, #12]
 8008f50:	464d      	mov	r5, r9
 8008f52:	e7d3      	b.n	8008efc <setvbuf+0xe0>
 8008f54:	2000      	movs	r0, #0
 8008f56:	e7b6      	b.n	8008ec6 <setvbuf+0xaa>
 8008f58:	46a9      	mov	r9, r5
 8008f5a:	e7f5      	b.n	8008f48 <setvbuf+0x12c>
 8008f5c:	60a0      	str	r0, [r4, #8]
 8008f5e:	e7be      	b.n	8008ede <setvbuf+0xc2>
 8008f60:	f04f 30ff 	mov.w	r0, #4294967295
 8008f64:	e7bb      	b.n	8008ede <setvbuf+0xc2>
 8008f66:	bf00      	nop
 8008f68:	20000168 	.word	0x20000168
 8008f6c:	0800add4 	.word	0x0800add4
 8008f70:	0800adf4 	.word	0x0800adf4
 8008f74:	0800adb4 	.word	0x0800adb4

08008f78 <__swbuf_r>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	460e      	mov	r6, r1
 8008f7c:	4614      	mov	r4, r2
 8008f7e:	4605      	mov	r5, r0
 8008f80:	b118      	cbz	r0, 8008f8a <__swbuf_r+0x12>
 8008f82:	6983      	ldr	r3, [r0, #24]
 8008f84:	b90b      	cbnz	r3, 8008f8a <__swbuf_r+0x12>
 8008f86:	f000 f9b9 	bl	80092fc <__sinit>
 8008f8a:	4b21      	ldr	r3, [pc, #132]	; (8009010 <__swbuf_r+0x98>)
 8008f8c:	429c      	cmp	r4, r3
 8008f8e:	d12a      	bne.n	8008fe6 <__swbuf_r+0x6e>
 8008f90:	686c      	ldr	r4, [r5, #4]
 8008f92:	69a3      	ldr	r3, [r4, #24]
 8008f94:	60a3      	str	r3, [r4, #8]
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	071a      	lsls	r2, r3, #28
 8008f9a:	d52e      	bpl.n	8008ffa <__swbuf_r+0x82>
 8008f9c:	6923      	ldr	r3, [r4, #16]
 8008f9e:	b363      	cbz	r3, 8008ffa <__swbuf_r+0x82>
 8008fa0:	6923      	ldr	r3, [r4, #16]
 8008fa2:	6820      	ldr	r0, [r4, #0]
 8008fa4:	1ac0      	subs	r0, r0, r3
 8008fa6:	6963      	ldr	r3, [r4, #20]
 8008fa8:	b2f6      	uxtb	r6, r6
 8008faa:	4283      	cmp	r3, r0
 8008fac:	4637      	mov	r7, r6
 8008fae:	dc04      	bgt.n	8008fba <__swbuf_r+0x42>
 8008fb0:	4621      	mov	r1, r4
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	f000 f926 	bl	8009204 <_fflush_r>
 8008fb8:	bb28      	cbnz	r0, 8009006 <__swbuf_r+0x8e>
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	3b01      	subs	r3, #1
 8008fbe:	60a3      	str	r3, [r4, #8]
 8008fc0:	6823      	ldr	r3, [r4, #0]
 8008fc2:	1c5a      	adds	r2, r3, #1
 8008fc4:	6022      	str	r2, [r4, #0]
 8008fc6:	701e      	strb	r6, [r3, #0]
 8008fc8:	6963      	ldr	r3, [r4, #20]
 8008fca:	3001      	adds	r0, #1
 8008fcc:	4283      	cmp	r3, r0
 8008fce:	d004      	beq.n	8008fda <__swbuf_r+0x62>
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	07db      	lsls	r3, r3, #31
 8008fd4:	d519      	bpl.n	800900a <__swbuf_r+0x92>
 8008fd6:	2e0a      	cmp	r6, #10
 8008fd8:	d117      	bne.n	800900a <__swbuf_r+0x92>
 8008fda:	4621      	mov	r1, r4
 8008fdc:	4628      	mov	r0, r5
 8008fde:	f000 f911 	bl	8009204 <_fflush_r>
 8008fe2:	b190      	cbz	r0, 800900a <__swbuf_r+0x92>
 8008fe4:	e00f      	b.n	8009006 <__swbuf_r+0x8e>
 8008fe6:	4b0b      	ldr	r3, [pc, #44]	; (8009014 <__swbuf_r+0x9c>)
 8008fe8:	429c      	cmp	r4, r3
 8008fea:	d101      	bne.n	8008ff0 <__swbuf_r+0x78>
 8008fec:	68ac      	ldr	r4, [r5, #8]
 8008fee:	e7d0      	b.n	8008f92 <__swbuf_r+0x1a>
 8008ff0:	4b09      	ldr	r3, [pc, #36]	; (8009018 <__swbuf_r+0xa0>)
 8008ff2:	429c      	cmp	r4, r3
 8008ff4:	bf08      	it	eq
 8008ff6:	68ec      	ldreq	r4, [r5, #12]
 8008ff8:	e7cb      	b.n	8008f92 <__swbuf_r+0x1a>
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	f000 f80d 	bl	800901c <__swsetup_r>
 8009002:	2800      	cmp	r0, #0
 8009004:	d0cc      	beq.n	8008fa0 <__swbuf_r+0x28>
 8009006:	f04f 37ff 	mov.w	r7, #4294967295
 800900a:	4638      	mov	r0, r7
 800900c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800900e:	bf00      	nop
 8009010:	0800add4 	.word	0x0800add4
 8009014:	0800adf4 	.word	0x0800adf4
 8009018:	0800adb4 	.word	0x0800adb4

0800901c <__swsetup_r>:
 800901c:	4b32      	ldr	r3, [pc, #200]	; (80090e8 <__swsetup_r+0xcc>)
 800901e:	b570      	push	{r4, r5, r6, lr}
 8009020:	681d      	ldr	r5, [r3, #0]
 8009022:	4606      	mov	r6, r0
 8009024:	460c      	mov	r4, r1
 8009026:	b125      	cbz	r5, 8009032 <__swsetup_r+0x16>
 8009028:	69ab      	ldr	r3, [r5, #24]
 800902a:	b913      	cbnz	r3, 8009032 <__swsetup_r+0x16>
 800902c:	4628      	mov	r0, r5
 800902e:	f000 f965 	bl	80092fc <__sinit>
 8009032:	4b2e      	ldr	r3, [pc, #184]	; (80090ec <__swsetup_r+0xd0>)
 8009034:	429c      	cmp	r4, r3
 8009036:	d10f      	bne.n	8009058 <__swsetup_r+0x3c>
 8009038:	686c      	ldr	r4, [r5, #4]
 800903a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800903e:	b29a      	uxth	r2, r3
 8009040:	0715      	lsls	r5, r2, #28
 8009042:	d42c      	bmi.n	800909e <__swsetup_r+0x82>
 8009044:	06d0      	lsls	r0, r2, #27
 8009046:	d411      	bmi.n	800906c <__swsetup_r+0x50>
 8009048:	2209      	movs	r2, #9
 800904a:	6032      	str	r2, [r6, #0]
 800904c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009050:	81a3      	strh	r3, [r4, #12]
 8009052:	f04f 30ff 	mov.w	r0, #4294967295
 8009056:	e03e      	b.n	80090d6 <__swsetup_r+0xba>
 8009058:	4b25      	ldr	r3, [pc, #148]	; (80090f0 <__swsetup_r+0xd4>)
 800905a:	429c      	cmp	r4, r3
 800905c:	d101      	bne.n	8009062 <__swsetup_r+0x46>
 800905e:	68ac      	ldr	r4, [r5, #8]
 8009060:	e7eb      	b.n	800903a <__swsetup_r+0x1e>
 8009062:	4b24      	ldr	r3, [pc, #144]	; (80090f4 <__swsetup_r+0xd8>)
 8009064:	429c      	cmp	r4, r3
 8009066:	bf08      	it	eq
 8009068:	68ec      	ldreq	r4, [r5, #12]
 800906a:	e7e6      	b.n	800903a <__swsetup_r+0x1e>
 800906c:	0751      	lsls	r1, r2, #29
 800906e:	d512      	bpl.n	8009096 <__swsetup_r+0x7a>
 8009070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009072:	b141      	cbz	r1, 8009086 <__swsetup_r+0x6a>
 8009074:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009078:	4299      	cmp	r1, r3
 800907a:	d002      	beq.n	8009082 <__swsetup_r+0x66>
 800907c:	4630      	mov	r0, r6
 800907e:	f7ff fd81 	bl	8008b84 <_free_r>
 8009082:	2300      	movs	r3, #0
 8009084:	6363      	str	r3, [r4, #52]	; 0x34
 8009086:	89a3      	ldrh	r3, [r4, #12]
 8009088:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800908c:	81a3      	strh	r3, [r4, #12]
 800908e:	2300      	movs	r3, #0
 8009090:	6063      	str	r3, [r4, #4]
 8009092:	6923      	ldr	r3, [r4, #16]
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	89a3      	ldrh	r3, [r4, #12]
 8009098:	f043 0308 	orr.w	r3, r3, #8
 800909c:	81a3      	strh	r3, [r4, #12]
 800909e:	6923      	ldr	r3, [r4, #16]
 80090a0:	b94b      	cbnz	r3, 80090b6 <__swsetup_r+0x9a>
 80090a2:	89a3      	ldrh	r3, [r4, #12]
 80090a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090ac:	d003      	beq.n	80090b6 <__swsetup_r+0x9a>
 80090ae:	4621      	mov	r1, r4
 80090b0:	4630      	mov	r0, r6
 80090b2:	f000 f9ed 	bl	8009490 <__smakebuf_r>
 80090b6:	89a2      	ldrh	r2, [r4, #12]
 80090b8:	f012 0301 	ands.w	r3, r2, #1
 80090bc:	d00c      	beq.n	80090d8 <__swsetup_r+0xbc>
 80090be:	2300      	movs	r3, #0
 80090c0:	60a3      	str	r3, [r4, #8]
 80090c2:	6963      	ldr	r3, [r4, #20]
 80090c4:	425b      	negs	r3, r3
 80090c6:	61a3      	str	r3, [r4, #24]
 80090c8:	6923      	ldr	r3, [r4, #16]
 80090ca:	b953      	cbnz	r3, 80090e2 <__swsetup_r+0xc6>
 80090cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090d0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80090d4:	d1ba      	bne.n	800904c <__swsetup_r+0x30>
 80090d6:	bd70      	pop	{r4, r5, r6, pc}
 80090d8:	0792      	lsls	r2, r2, #30
 80090da:	bf58      	it	pl
 80090dc:	6963      	ldrpl	r3, [r4, #20]
 80090de:	60a3      	str	r3, [r4, #8]
 80090e0:	e7f2      	b.n	80090c8 <__swsetup_r+0xac>
 80090e2:	2000      	movs	r0, #0
 80090e4:	e7f7      	b.n	80090d6 <__swsetup_r+0xba>
 80090e6:	bf00      	nop
 80090e8:	20000168 	.word	0x20000168
 80090ec:	0800add4 	.word	0x0800add4
 80090f0:	0800adf4 	.word	0x0800adf4
 80090f4:	0800adb4 	.word	0x0800adb4

080090f8 <__sflush_r>:
 80090f8:	898a      	ldrh	r2, [r1, #12]
 80090fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090fe:	4605      	mov	r5, r0
 8009100:	0710      	lsls	r0, r2, #28
 8009102:	460c      	mov	r4, r1
 8009104:	d458      	bmi.n	80091b8 <__sflush_r+0xc0>
 8009106:	684b      	ldr	r3, [r1, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	dc05      	bgt.n	8009118 <__sflush_r+0x20>
 800910c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800910e:	2b00      	cmp	r3, #0
 8009110:	dc02      	bgt.n	8009118 <__sflush_r+0x20>
 8009112:	2000      	movs	r0, #0
 8009114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009118:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800911a:	2e00      	cmp	r6, #0
 800911c:	d0f9      	beq.n	8009112 <__sflush_r+0x1a>
 800911e:	2300      	movs	r3, #0
 8009120:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009124:	682f      	ldr	r7, [r5, #0]
 8009126:	6a21      	ldr	r1, [r4, #32]
 8009128:	602b      	str	r3, [r5, #0]
 800912a:	d032      	beq.n	8009192 <__sflush_r+0x9a>
 800912c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800912e:	89a3      	ldrh	r3, [r4, #12]
 8009130:	075a      	lsls	r2, r3, #29
 8009132:	d505      	bpl.n	8009140 <__sflush_r+0x48>
 8009134:	6863      	ldr	r3, [r4, #4]
 8009136:	1ac0      	subs	r0, r0, r3
 8009138:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800913a:	b10b      	cbz	r3, 8009140 <__sflush_r+0x48>
 800913c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800913e:	1ac0      	subs	r0, r0, r3
 8009140:	2300      	movs	r3, #0
 8009142:	4602      	mov	r2, r0
 8009144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009146:	6a21      	ldr	r1, [r4, #32]
 8009148:	4628      	mov	r0, r5
 800914a:	47b0      	blx	r6
 800914c:	1c43      	adds	r3, r0, #1
 800914e:	89a3      	ldrh	r3, [r4, #12]
 8009150:	d106      	bne.n	8009160 <__sflush_r+0x68>
 8009152:	6829      	ldr	r1, [r5, #0]
 8009154:	291d      	cmp	r1, #29
 8009156:	d848      	bhi.n	80091ea <__sflush_r+0xf2>
 8009158:	4a29      	ldr	r2, [pc, #164]	; (8009200 <__sflush_r+0x108>)
 800915a:	40ca      	lsrs	r2, r1
 800915c:	07d6      	lsls	r6, r2, #31
 800915e:	d544      	bpl.n	80091ea <__sflush_r+0xf2>
 8009160:	2200      	movs	r2, #0
 8009162:	6062      	str	r2, [r4, #4]
 8009164:	04d9      	lsls	r1, r3, #19
 8009166:	6922      	ldr	r2, [r4, #16]
 8009168:	6022      	str	r2, [r4, #0]
 800916a:	d504      	bpl.n	8009176 <__sflush_r+0x7e>
 800916c:	1c42      	adds	r2, r0, #1
 800916e:	d101      	bne.n	8009174 <__sflush_r+0x7c>
 8009170:	682b      	ldr	r3, [r5, #0]
 8009172:	b903      	cbnz	r3, 8009176 <__sflush_r+0x7e>
 8009174:	6560      	str	r0, [r4, #84]	; 0x54
 8009176:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009178:	602f      	str	r7, [r5, #0]
 800917a:	2900      	cmp	r1, #0
 800917c:	d0c9      	beq.n	8009112 <__sflush_r+0x1a>
 800917e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009182:	4299      	cmp	r1, r3
 8009184:	d002      	beq.n	800918c <__sflush_r+0x94>
 8009186:	4628      	mov	r0, r5
 8009188:	f7ff fcfc 	bl	8008b84 <_free_r>
 800918c:	2000      	movs	r0, #0
 800918e:	6360      	str	r0, [r4, #52]	; 0x34
 8009190:	e7c0      	b.n	8009114 <__sflush_r+0x1c>
 8009192:	2301      	movs	r3, #1
 8009194:	4628      	mov	r0, r5
 8009196:	47b0      	blx	r6
 8009198:	1c41      	adds	r1, r0, #1
 800919a:	d1c8      	bne.n	800912e <__sflush_r+0x36>
 800919c:	682b      	ldr	r3, [r5, #0]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d0c5      	beq.n	800912e <__sflush_r+0x36>
 80091a2:	2b1d      	cmp	r3, #29
 80091a4:	d001      	beq.n	80091aa <__sflush_r+0xb2>
 80091a6:	2b16      	cmp	r3, #22
 80091a8:	d101      	bne.n	80091ae <__sflush_r+0xb6>
 80091aa:	602f      	str	r7, [r5, #0]
 80091ac:	e7b1      	b.n	8009112 <__sflush_r+0x1a>
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091b4:	81a3      	strh	r3, [r4, #12]
 80091b6:	e7ad      	b.n	8009114 <__sflush_r+0x1c>
 80091b8:	690f      	ldr	r7, [r1, #16]
 80091ba:	2f00      	cmp	r7, #0
 80091bc:	d0a9      	beq.n	8009112 <__sflush_r+0x1a>
 80091be:	0793      	lsls	r3, r2, #30
 80091c0:	680e      	ldr	r6, [r1, #0]
 80091c2:	bf08      	it	eq
 80091c4:	694b      	ldreq	r3, [r1, #20]
 80091c6:	600f      	str	r7, [r1, #0]
 80091c8:	bf18      	it	ne
 80091ca:	2300      	movne	r3, #0
 80091cc:	eba6 0807 	sub.w	r8, r6, r7
 80091d0:	608b      	str	r3, [r1, #8]
 80091d2:	f1b8 0f00 	cmp.w	r8, #0
 80091d6:	dd9c      	ble.n	8009112 <__sflush_r+0x1a>
 80091d8:	4643      	mov	r3, r8
 80091da:	463a      	mov	r2, r7
 80091dc:	6a21      	ldr	r1, [r4, #32]
 80091de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80091e0:	4628      	mov	r0, r5
 80091e2:	47b0      	blx	r6
 80091e4:	2800      	cmp	r0, #0
 80091e6:	dc06      	bgt.n	80091f6 <__sflush_r+0xfe>
 80091e8:	89a3      	ldrh	r3, [r4, #12]
 80091ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091ee:	81a3      	strh	r3, [r4, #12]
 80091f0:	f04f 30ff 	mov.w	r0, #4294967295
 80091f4:	e78e      	b.n	8009114 <__sflush_r+0x1c>
 80091f6:	4407      	add	r7, r0
 80091f8:	eba8 0800 	sub.w	r8, r8, r0
 80091fc:	e7e9      	b.n	80091d2 <__sflush_r+0xda>
 80091fe:	bf00      	nop
 8009200:	20400001 	.word	0x20400001

08009204 <_fflush_r>:
 8009204:	b538      	push	{r3, r4, r5, lr}
 8009206:	690b      	ldr	r3, [r1, #16]
 8009208:	4605      	mov	r5, r0
 800920a:	460c      	mov	r4, r1
 800920c:	b1db      	cbz	r3, 8009246 <_fflush_r+0x42>
 800920e:	b118      	cbz	r0, 8009218 <_fflush_r+0x14>
 8009210:	6983      	ldr	r3, [r0, #24]
 8009212:	b90b      	cbnz	r3, 8009218 <_fflush_r+0x14>
 8009214:	f000 f872 	bl	80092fc <__sinit>
 8009218:	4b0c      	ldr	r3, [pc, #48]	; (800924c <_fflush_r+0x48>)
 800921a:	429c      	cmp	r4, r3
 800921c:	d109      	bne.n	8009232 <_fflush_r+0x2e>
 800921e:	686c      	ldr	r4, [r5, #4]
 8009220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009224:	b17b      	cbz	r3, 8009246 <_fflush_r+0x42>
 8009226:	4621      	mov	r1, r4
 8009228:	4628      	mov	r0, r5
 800922a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800922e:	f7ff bf63 	b.w	80090f8 <__sflush_r>
 8009232:	4b07      	ldr	r3, [pc, #28]	; (8009250 <_fflush_r+0x4c>)
 8009234:	429c      	cmp	r4, r3
 8009236:	d101      	bne.n	800923c <_fflush_r+0x38>
 8009238:	68ac      	ldr	r4, [r5, #8]
 800923a:	e7f1      	b.n	8009220 <_fflush_r+0x1c>
 800923c:	4b05      	ldr	r3, [pc, #20]	; (8009254 <_fflush_r+0x50>)
 800923e:	429c      	cmp	r4, r3
 8009240:	bf08      	it	eq
 8009242:	68ec      	ldreq	r4, [r5, #12]
 8009244:	e7ec      	b.n	8009220 <_fflush_r+0x1c>
 8009246:	2000      	movs	r0, #0
 8009248:	bd38      	pop	{r3, r4, r5, pc}
 800924a:	bf00      	nop
 800924c:	0800add4 	.word	0x0800add4
 8009250:	0800adf4 	.word	0x0800adf4
 8009254:	0800adb4 	.word	0x0800adb4

08009258 <fflush>:
 8009258:	4601      	mov	r1, r0
 800925a:	b920      	cbnz	r0, 8009266 <fflush+0xe>
 800925c:	4b04      	ldr	r3, [pc, #16]	; (8009270 <fflush+0x18>)
 800925e:	4905      	ldr	r1, [pc, #20]	; (8009274 <fflush+0x1c>)
 8009260:	6818      	ldr	r0, [r3, #0]
 8009262:	f000 b8d3 	b.w	800940c <_fwalk_reent>
 8009266:	4b04      	ldr	r3, [pc, #16]	; (8009278 <fflush+0x20>)
 8009268:	6818      	ldr	r0, [r3, #0]
 800926a:	f7ff bfcb 	b.w	8009204 <_fflush_r>
 800926e:	bf00      	nop
 8009270:	0800adb0 	.word	0x0800adb0
 8009274:	08009205 	.word	0x08009205
 8009278:	20000168 	.word	0x20000168

0800927c <std>:
 800927c:	2300      	movs	r3, #0
 800927e:	b510      	push	{r4, lr}
 8009280:	4604      	mov	r4, r0
 8009282:	e9c0 3300 	strd	r3, r3, [r0]
 8009286:	6083      	str	r3, [r0, #8]
 8009288:	8181      	strh	r1, [r0, #12]
 800928a:	6643      	str	r3, [r0, #100]	; 0x64
 800928c:	81c2      	strh	r2, [r0, #14]
 800928e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009292:	6183      	str	r3, [r0, #24]
 8009294:	4619      	mov	r1, r3
 8009296:	2208      	movs	r2, #8
 8009298:	305c      	adds	r0, #92	; 0x5c
 800929a:	f7ff fc6b 	bl	8008b74 <memset>
 800929e:	4b05      	ldr	r3, [pc, #20]	; (80092b4 <std+0x38>)
 80092a0:	6263      	str	r3, [r4, #36]	; 0x24
 80092a2:	4b05      	ldr	r3, [pc, #20]	; (80092b8 <std+0x3c>)
 80092a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80092a6:	4b05      	ldr	r3, [pc, #20]	; (80092bc <std+0x40>)
 80092a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80092aa:	4b05      	ldr	r3, [pc, #20]	; (80092c0 <std+0x44>)
 80092ac:	6224      	str	r4, [r4, #32]
 80092ae:	6323      	str	r3, [r4, #48]	; 0x30
 80092b0:	bd10      	pop	{r4, pc}
 80092b2:	bf00      	nop
 80092b4:	0800a1d5 	.word	0x0800a1d5
 80092b8:	0800a1f7 	.word	0x0800a1f7
 80092bc:	0800a22f 	.word	0x0800a22f
 80092c0:	0800a253 	.word	0x0800a253

080092c4 <_cleanup_r>:
 80092c4:	4901      	ldr	r1, [pc, #4]	; (80092cc <_cleanup_r+0x8>)
 80092c6:	f000 b8a1 	b.w	800940c <_fwalk_reent>
 80092ca:	bf00      	nop
 80092cc:	08009205 	.word	0x08009205

080092d0 <__sfmoreglue>:
 80092d0:	b570      	push	{r4, r5, r6, lr}
 80092d2:	1e4a      	subs	r2, r1, #1
 80092d4:	2568      	movs	r5, #104	; 0x68
 80092d6:	4355      	muls	r5, r2
 80092d8:	460e      	mov	r6, r1
 80092da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80092de:	f7ff fc9f 	bl	8008c20 <_malloc_r>
 80092e2:	4604      	mov	r4, r0
 80092e4:	b140      	cbz	r0, 80092f8 <__sfmoreglue+0x28>
 80092e6:	2100      	movs	r1, #0
 80092e8:	e9c0 1600 	strd	r1, r6, [r0]
 80092ec:	300c      	adds	r0, #12
 80092ee:	60a0      	str	r0, [r4, #8]
 80092f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80092f4:	f7ff fc3e 	bl	8008b74 <memset>
 80092f8:	4620      	mov	r0, r4
 80092fa:	bd70      	pop	{r4, r5, r6, pc}

080092fc <__sinit>:
 80092fc:	6983      	ldr	r3, [r0, #24]
 80092fe:	b510      	push	{r4, lr}
 8009300:	4604      	mov	r4, r0
 8009302:	bb33      	cbnz	r3, 8009352 <__sinit+0x56>
 8009304:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009308:	6503      	str	r3, [r0, #80]	; 0x50
 800930a:	4b12      	ldr	r3, [pc, #72]	; (8009354 <__sinit+0x58>)
 800930c:	4a12      	ldr	r2, [pc, #72]	; (8009358 <__sinit+0x5c>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	6282      	str	r2, [r0, #40]	; 0x28
 8009312:	4298      	cmp	r0, r3
 8009314:	bf04      	itt	eq
 8009316:	2301      	moveq	r3, #1
 8009318:	6183      	streq	r3, [r0, #24]
 800931a:	f000 f81f 	bl	800935c <__sfp>
 800931e:	6060      	str	r0, [r4, #4]
 8009320:	4620      	mov	r0, r4
 8009322:	f000 f81b 	bl	800935c <__sfp>
 8009326:	60a0      	str	r0, [r4, #8]
 8009328:	4620      	mov	r0, r4
 800932a:	f000 f817 	bl	800935c <__sfp>
 800932e:	2200      	movs	r2, #0
 8009330:	60e0      	str	r0, [r4, #12]
 8009332:	2104      	movs	r1, #4
 8009334:	6860      	ldr	r0, [r4, #4]
 8009336:	f7ff ffa1 	bl	800927c <std>
 800933a:	2201      	movs	r2, #1
 800933c:	2109      	movs	r1, #9
 800933e:	68a0      	ldr	r0, [r4, #8]
 8009340:	f7ff ff9c 	bl	800927c <std>
 8009344:	2202      	movs	r2, #2
 8009346:	2112      	movs	r1, #18
 8009348:	68e0      	ldr	r0, [r4, #12]
 800934a:	f7ff ff97 	bl	800927c <std>
 800934e:	2301      	movs	r3, #1
 8009350:	61a3      	str	r3, [r4, #24]
 8009352:	bd10      	pop	{r4, pc}
 8009354:	0800adb0 	.word	0x0800adb0
 8009358:	080092c5 	.word	0x080092c5

0800935c <__sfp>:
 800935c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935e:	4b1b      	ldr	r3, [pc, #108]	; (80093cc <__sfp+0x70>)
 8009360:	681e      	ldr	r6, [r3, #0]
 8009362:	69b3      	ldr	r3, [r6, #24]
 8009364:	4607      	mov	r7, r0
 8009366:	b913      	cbnz	r3, 800936e <__sfp+0x12>
 8009368:	4630      	mov	r0, r6
 800936a:	f7ff ffc7 	bl	80092fc <__sinit>
 800936e:	3648      	adds	r6, #72	; 0x48
 8009370:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009374:	3b01      	subs	r3, #1
 8009376:	d503      	bpl.n	8009380 <__sfp+0x24>
 8009378:	6833      	ldr	r3, [r6, #0]
 800937a:	b133      	cbz	r3, 800938a <__sfp+0x2e>
 800937c:	6836      	ldr	r6, [r6, #0]
 800937e:	e7f7      	b.n	8009370 <__sfp+0x14>
 8009380:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009384:	b16d      	cbz	r5, 80093a2 <__sfp+0x46>
 8009386:	3468      	adds	r4, #104	; 0x68
 8009388:	e7f4      	b.n	8009374 <__sfp+0x18>
 800938a:	2104      	movs	r1, #4
 800938c:	4638      	mov	r0, r7
 800938e:	f7ff ff9f 	bl	80092d0 <__sfmoreglue>
 8009392:	6030      	str	r0, [r6, #0]
 8009394:	2800      	cmp	r0, #0
 8009396:	d1f1      	bne.n	800937c <__sfp+0x20>
 8009398:	230c      	movs	r3, #12
 800939a:	603b      	str	r3, [r7, #0]
 800939c:	4604      	mov	r4, r0
 800939e:	4620      	mov	r0, r4
 80093a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093a2:	4b0b      	ldr	r3, [pc, #44]	; (80093d0 <__sfp+0x74>)
 80093a4:	6665      	str	r5, [r4, #100]	; 0x64
 80093a6:	e9c4 5500 	strd	r5, r5, [r4]
 80093aa:	60a5      	str	r5, [r4, #8]
 80093ac:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80093b0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80093b4:	2208      	movs	r2, #8
 80093b6:	4629      	mov	r1, r5
 80093b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80093bc:	f7ff fbda 	bl	8008b74 <memset>
 80093c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80093c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80093c8:	e7e9      	b.n	800939e <__sfp+0x42>
 80093ca:	bf00      	nop
 80093cc:	0800adb0 	.word	0x0800adb0
 80093d0:	ffff0001 	.word	0xffff0001

080093d4 <_fwalk>:
 80093d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093d8:	4688      	mov	r8, r1
 80093da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80093de:	2600      	movs	r6, #0
 80093e0:	b914      	cbnz	r4, 80093e8 <_fwalk+0x14>
 80093e2:	4630      	mov	r0, r6
 80093e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e8:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80093ec:	3f01      	subs	r7, #1
 80093ee:	d501      	bpl.n	80093f4 <_fwalk+0x20>
 80093f0:	6824      	ldr	r4, [r4, #0]
 80093f2:	e7f5      	b.n	80093e0 <_fwalk+0xc>
 80093f4:	89ab      	ldrh	r3, [r5, #12]
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d906      	bls.n	8009408 <_fwalk+0x34>
 80093fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80093fe:	3301      	adds	r3, #1
 8009400:	d002      	beq.n	8009408 <_fwalk+0x34>
 8009402:	4628      	mov	r0, r5
 8009404:	47c0      	blx	r8
 8009406:	4306      	orrs	r6, r0
 8009408:	3568      	adds	r5, #104	; 0x68
 800940a:	e7ef      	b.n	80093ec <_fwalk+0x18>

0800940c <_fwalk_reent>:
 800940c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009410:	4680      	mov	r8, r0
 8009412:	4689      	mov	r9, r1
 8009414:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009418:	2600      	movs	r6, #0
 800941a:	b914      	cbnz	r4, 8009422 <_fwalk_reent+0x16>
 800941c:	4630      	mov	r0, r6
 800941e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009422:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009426:	3f01      	subs	r7, #1
 8009428:	d501      	bpl.n	800942e <_fwalk_reent+0x22>
 800942a:	6824      	ldr	r4, [r4, #0]
 800942c:	e7f5      	b.n	800941a <_fwalk_reent+0xe>
 800942e:	89ab      	ldrh	r3, [r5, #12]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d907      	bls.n	8009444 <_fwalk_reent+0x38>
 8009434:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009438:	3301      	adds	r3, #1
 800943a:	d003      	beq.n	8009444 <_fwalk_reent+0x38>
 800943c:	4629      	mov	r1, r5
 800943e:	4640      	mov	r0, r8
 8009440:	47c8      	blx	r9
 8009442:	4306      	orrs	r6, r0
 8009444:	3568      	adds	r5, #104	; 0x68
 8009446:	e7ee      	b.n	8009426 <_fwalk_reent+0x1a>

08009448 <__swhatbuf_r>:
 8009448:	b570      	push	{r4, r5, r6, lr}
 800944a:	460e      	mov	r6, r1
 800944c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009450:	2900      	cmp	r1, #0
 8009452:	b096      	sub	sp, #88	; 0x58
 8009454:	4614      	mov	r4, r2
 8009456:	461d      	mov	r5, r3
 8009458:	da07      	bge.n	800946a <__swhatbuf_r+0x22>
 800945a:	2300      	movs	r3, #0
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	89b3      	ldrh	r3, [r6, #12]
 8009460:	061a      	lsls	r2, r3, #24
 8009462:	d410      	bmi.n	8009486 <__swhatbuf_r+0x3e>
 8009464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009468:	e00e      	b.n	8009488 <__swhatbuf_r+0x40>
 800946a:	466a      	mov	r2, sp
 800946c:	f001 f8dc 	bl	800a628 <_fstat_r>
 8009470:	2800      	cmp	r0, #0
 8009472:	dbf2      	blt.n	800945a <__swhatbuf_r+0x12>
 8009474:	9a01      	ldr	r2, [sp, #4]
 8009476:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800947a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800947e:	425a      	negs	r2, r3
 8009480:	415a      	adcs	r2, r3
 8009482:	602a      	str	r2, [r5, #0]
 8009484:	e7ee      	b.n	8009464 <__swhatbuf_r+0x1c>
 8009486:	2340      	movs	r3, #64	; 0x40
 8009488:	2000      	movs	r0, #0
 800948a:	6023      	str	r3, [r4, #0]
 800948c:	b016      	add	sp, #88	; 0x58
 800948e:	bd70      	pop	{r4, r5, r6, pc}

08009490 <__smakebuf_r>:
 8009490:	898b      	ldrh	r3, [r1, #12]
 8009492:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009494:	079d      	lsls	r5, r3, #30
 8009496:	4606      	mov	r6, r0
 8009498:	460c      	mov	r4, r1
 800949a:	d507      	bpl.n	80094ac <__smakebuf_r+0x1c>
 800949c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094a0:	6023      	str	r3, [r4, #0]
 80094a2:	6123      	str	r3, [r4, #16]
 80094a4:	2301      	movs	r3, #1
 80094a6:	6163      	str	r3, [r4, #20]
 80094a8:	b002      	add	sp, #8
 80094aa:	bd70      	pop	{r4, r5, r6, pc}
 80094ac:	ab01      	add	r3, sp, #4
 80094ae:	466a      	mov	r2, sp
 80094b0:	f7ff ffca 	bl	8009448 <__swhatbuf_r>
 80094b4:	9900      	ldr	r1, [sp, #0]
 80094b6:	4605      	mov	r5, r0
 80094b8:	4630      	mov	r0, r6
 80094ba:	f7ff fbb1 	bl	8008c20 <_malloc_r>
 80094be:	b948      	cbnz	r0, 80094d4 <__smakebuf_r+0x44>
 80094c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094c4:	059a      	lsls	r2, r3, #22
 80094c6:	d4ef      	bmi.n	80094a8 <__smakebuf_r+0x18>
 80094c8:	f023 0303 	bic.w	r3, r3, #3
 80094cc:	f043 0302 	orr.w	r3, r3, #2
 80094d0:	81a3      	strh	r3, [r4, #12]
 80094d2:	e7e3      	b.n	800949c <__smakebuf_r+0xc>
 80094d4:	4b0d      	ldr	r3, [pc, #52]	; (800950c <__smakebuf_r+0x7c>)
 80094d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80094d8:	89a3      	ldrh	r3, [r4, #12]
 80094da:	6020      	str	r0, [r4, #0]
 80094dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094e0:	81a3      	strh	r3, [r4, #12]
 80094e2:	9b00      	ldr	r3, [sp, #0]
 80094e4:	6163      	str	r3, [r4, #20]
 80094e6:	9b01      	ldr	r3, [sp, #4]
 80094e8:	6120      	str	r0, [r4, #16]
 80094ea:	b15b      	cbz	r3, 8009504 <__smakebuf_r+0x74>
 80094ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094f0:	4630      	mov	r0, r6
 80094f2:	f001 f8ab 	bl	800a64c <_isatty_r>
 80094f6:	b128      	cbz	r0, 8009504 <__smakebuf_r+0x74>
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	f023 0303 	bic.w	r3, r3, #3
 80094fe:	f043 0301 	orr.w	r3, r3, #1
 8009502:	81a3      	strh	r3, [r4, #12]
 8009504:	89a3      	ldrh	r3, [r4, #12]
 8009506:	431d      	orrs	r5, r3
 8009508:	81a5      	strh	r5, [r4, #12]
 800950a:	e7cd      	b.n	80094a8 <__smakebuf_r+0x18>
 800950c:	080092c5 	.word	0x080092c5

08009510 <__malloc_lock>:
 8009510:	4770      	bx	lr

08009512 <__malloc_unlock>:
 8009512:	4770      	bx	lr

08009514 <__sfputc_r>:
 8009514:	6893      	ldr	r3, [r2, #8]
 8009516:	3b01      	subs	r3, #1
 8009518:	2b00      	cmp	r3, #0
 800951a:	b410      	push	{r4}
 800951c:	6093      	str	r3, [r2, #8]
 800951e:	da08      	bge.n	8009532 <__sfputc_r+0x1e>
 8009520:	6994      	ldr	r4, [r2, #24]
 8009522:	42a3      	cmp	r3, r4
 8009524:	db01      	blt.n	800952a <__sfputc_r+0x16>
 8009526:	290a      	cmp	r1, #10
 8009528:	d103      	bne.n	8009532 <__sfputc_r+0x1e>
 800952a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800952e:	f7ff bd23 	b.w	8008f78 <__swbuf_r>
 8009532:	6813      	ldr	r3, [r2, #0]
 8009534:	1c58      	adds	r0, r3, #1
 8009536:	6010      	str	r0, [r2, #0]
 8009538:	7019      	strb	r1, [r3, #0]
 800953a:	4608      	mov	r0, r1
 800953c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009540:	4770      	bx	lr

08009542 <__sfputs_r>:
 8009542:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009544:	4606      	mov	r6, r0
 8009546:	460f      	mov	r7, r1
 8009548:	4614      	mov	r4, r2
 800954a:	18d5      	adds	r5, r2, r3
 800954c:	42ac      	cmp	r4, r5
 800954e:	d101      	bne.n	8009554 <__sfputs_r+0x12>
 8009550:	2000      	movs	r0, #0
 8009552:	e007      	b.n	8009564 <__sfputs_r+0x22>
 8009554:	463a      	mov	r2, r7
 8009556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800955a:	4630      	mov	r0, r6
 800955c:	f7ff ffda 	bl	8009514 <__sfputc_r>
 8009560:	1c43      	adds	r3, r0, #1
 8009562:	d1f3      	bne.n	800954c <__sfputs_r+0xa>
 8009564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009568 <_vfiprintf_r>:
 8009568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800956c:	460c      	mov	r4, r1
 800956e:	b09d      	sub	sp, #116	; 0x74
 8009570:	4617      	mov	r7, r2
 8009572:	461d      	mov	r5, r3
 8009574:	4606      	mov	r6, r0
 8009576:	b118      	cbz	r0, 8009580 <_vfiprintf_r+0x18>
 8009578:	6983      	ldr	r3, [r0, #24]
 800957a:	b90b      	cbnz	r3, 8009580 <_vfiprintf_r+0x18>
 800957c:	f7ff febe 	bl	80092fc <__sinit>
 8009580:	4b7c      	ldr	r3, [pc, #496]	; (8009774 <_vfiprintf_r+0x20c>)
 8009582:	429c      	cmp	r4, r3
 8009584:	d158      	bne.n	8009638 <_vfiprintf_r+0xd0>
 8009586:	6874      	ldr	r4, [r6, #4]
 8009588:	89a3      	ldrh	r3, [r4, #12]
 800958a:	0718      	lsls	r0, r3, #28
 800958c:	d55e      	bpl.n	800964c <_vfiprintf_r+0xe4>
 800958e:	6923      	ldr	r3, [r4, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d05b      	beq.n	800964c <_vfiprintf_r+0xe4>
 8009594:	2300      	movs	r3, #0
 8009596:	9309      	str	r3, [sp, #36]	; 0x24
 8009598:	2320      	movs	r3, #32
 800959a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800959e:	2330      	movs	r3, #48	; 0x30
 80095a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095a4:	9503      	str	r5, [sp, #12]
 80095a6:	f04f 0b01 	mov.w	fp, #1
 80095aa:	46b8      	mov	r8, r7
 80095ac:	4645      	mov	r5, r8
 80095ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 80095b2:	b10b      	cbz	r3, 80095b8 <_vfiprintf_r+0x50>
 80095b4:	2b25      	cmp	r3, #37	; 0x25
 80095b6:	d154      	bne.n	8009662 <_vfiprintf_r+0xfa>
 80095b8:	ebb8 0a07 	subs.w	sl, r8, r7
 80095bc:	d00b      	beq.n	80095d6 <_vfiprintf_r+0x6e>
 80095be:	4653      	mov	r3, sl
 80095c0:	463a      	mov	r2, r7
 80095c2:	4621      	mov	r1, r4
 80095c4:	4630      	mov	r0, r6
 80095c6:	f7ff ffbc 	bl	8009542 <__sfputs_r>
 80095ca:	3001      	adds	r0, #1
 80095cc:	f000 80c2 	beq.w	8009754 <_vfiprintf_r+0x1ec>
 80095d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d2:	4453      	add	r3, sl
 80095d4:	9309      	str	r3, [sp, #36]	; 0x24
 80095d6:	f898 3000 	ldrb.w	r3, [r8]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 80ba 	beq.w	8009754 <_vfiprintf_r+0x1ec>
 80095e0:	2300      	movs	r3, #0
 80095e2:	f04f 32ff 	mov.w	r2, #4294967295
 80095e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095ea:	9304      	str	r3, [sp, #16]
 80095ec:	9307      	str	r3, [sp, #28]
 80095ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095f2:	931a      	str	r3, [sp, #104]	; 0x68
 80095f4:	46a8      	mov	r8, r5
 80095f6:	2205      	movs	r2, #5
 80095f8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80095fc:	485e      	ldr	r0, [pc, #376]	; (8009778 <_vfiprintf_r+0x210>)
 80095fe:	f7f6 fdef 	bl	80001e0 <memchr>
 8009602:	9b04      	ldr	r3, [sp, #16]
 8009604:	bb78      	cbnz	r0, 8009666 <_vfiprintf_r+0xfe>
 8009606:	06d9      	lsls	r1, r3, #27
 8009608:	bf44      	itt	mi
 800960a:	2220      	movmi	r2, #32
 800960c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009610:	071a      	lsls	r2, r3, #28
 8009612:	bf44      	itt	mi
 8009614:	222b      	movmi	r2, #43	; 0x2b
 8009616:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800961a:	782a      	ldrb	r2, [r5, #0]
 800961c:	2a2a      	cmp	r2, #42	; 0x2a
 800961e:	d02a      	beq.n	8009676 <_vfiprintf_r+0x10e>
 8009620:	9a07      	ldr	r2, [sp, #28]
 8009622:	46a8      	mov	r8, r5
 8009624:	2000      	movs	r0, #0
 8009626:	250a      	movs	r5, #10
 8009628:	4641      	mov	r1, r8
 800962a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800962e:	3b30      	subs	r3, #48	; 0x30
 8009630:	2b09      	cmp	r3, #9
 8009632:	d969      	bls.n	8009708 <_vfiprintf_r+0x1a0>
 8009634:	b360      	cbz	r0, 8009690 <_vfiprintf_r+0x128>
 8009636:	e024      	b.n	8009682 <_vfiprintf_r+0x11a>
 8009638:	4b50      	ldr	r3, [pc, #320]	; (800977c <_vfiprintf_r+0x214>)
 800963a:	429c      	cmp	r4, r3
 800963c:	d101      	bne.n	8009642 <_vfiprintf_r+0xda>
 800963e:	68b4      	ldr	r4, [r6, #8]
 8009640:	e7a2      	b.n	8009588 <_vfiprintf_r+0x20>
 8009642:	4b4f      	ldr	r3, [pc, #316]	; (8009780 <_vfiprintf_r+0x218>)
 8009644:	429c      	cmp	r4, r3
 8009646:	bf08      	it	eq
 8009648:	68f4      	ldreq	r4, [r6, #12]
 800964a:	e79d      	b.n	8009588 <_vfiprintf_r+0x20>
 800964c:	4621      	mov	r1, r4
 800964e:	4630      	mov	r0, r6
 8009650:	f7ff fce4 	bl	800901c <__swsetup_r>
 8009654:	2800      	cmp	r0, #0
 8009656:	d09d      	beq.n	8009594 <_vfiprintf_r+0x2c>
 8009658:	f04f 30ff 	mov.w	r0, #4294967295
 800965c:	b01d      	add	sp, #116	; 0x74
 800965e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009662:	46a8      	mov	r8, r5
 8009664:	e7a2      	b.n	80095ac <_vfiprintf_r+0x44>
 8009666:	4a44      	ldr	r2, [pc, #272]	; (8009778 <_vfiprintf_r+0x210>)
 8009668:	1a80      	subs	r0, r0, r2
 800966a:	fa0b f000 	lsl.w	r0, fp, r0
 800966e:	4318      	orrs	r0, r3
 8009670:	9004      	str	r0, [sp, #16]
 8009672:	4645      	mov	r5, r8
 8009674:	e7be      	b.n	80095f4 <_vfiprintf_r+0x8c>
 8009676:	9a03      	ldr	r2, [sp, #12]
 8009678:	1d11      	adds	r1, r2, #4
 800967a:	6812      	ldr	r2, [r2, #0]
 800967c:	9103      	str	r1, [sp, #12]
 800967e:	2a00      	cmp	r2, #0
 8009680:	db01      	blt.n	8009686 <_vfiprintf_r+0x11e>
 8009682:	9207      	str	r2, [sp, #28]
 8009684:	e004      	b.n	8009690 <_vfiprintf_r+0x128>
 8009686:	4252      	negs	r2, r2
 8009688:	f043 0302 	orr.w	r3, r3, #2
 800968c:	9207      	str	r2, [sp, #28]
 800968e:	9304      	str	r3, [sp, #16]
 8009690:	f898 3000 	ldrb.w	r3, [r8]
 8009694:	2b2e      	cmp	r3, #46	; 0x2e
 8009696:	d10e      	bne.n	80096b6 <_vfiprintf_r+0x14e>
 8009698:	f898 3001 	ldrb.w	r3, [r8, #1]
 800969c:	2b2a      	cmp	r3, #42	; 0x2a
 800969e:	d138      	bne.n	8009712 <_vfiprintf_r+0x1aa>
 80096a0:	9b03      	ldr	r3, [sp, #12]
 80096a2:	1d1a      	adds	r2, r3, #4
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	9203      	str	r2, [sp, #12]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	bfb8      	it	lt
 80096ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80096b0:	f108 0802 	add.w	r8, r8, #2
 80096b4:	9305      	str	r3, [sp, #20]
 80096b6:	4d33      	ldr	r5, [pc, #204]	; (8009784 <_vfiprintf_r+0x21c>)
 80096b8:	f898 1000 	ldrb.w	r1, [r8]
 80096bc:	2203      	movs	r2, #3
 80096be:	4628      	mov	r0, r5
 80096c0:	f7f6 fd8e 	bl	80001e0 <memchr>
 80096c4:	b140      	cbz	r0, 80096d8 <_vfiprintf_r+0x170>
 80096c6:	2340      	movs	r3, #64	; 0x40
 80096c8:	1b40      	subs	r0, r0, r5
 80096ca:	fa03 f000 	lsl.w	r0, r3, r0
 80096ce:	9b04      	ldr	r3, [sp, #16]
 80096d0:	4303      	orrs	r3, r0
 80096d2:	f108 0801 	add.w	r8, r8, #1
 80096d6:	9304      	str	r3, [sp, #16]
 80096d8:	f898 1000 	ldrb.w	r1, [r8]
 80096dc:	482a      	ldr	r0, [pc, #168]	; (8009788 <_vfiprintf_r+0x220>)
 80096de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096e2:	2206      	movs	r2, #6
 80096e4:	f108 0701 	add.w	r7, r8, #1
 80096e8:	f7f6 fd7a 	bl	80001e0 <memchr>
 80096ec:	2800      	cmp	r0, #0
 80096ee:	d037      	beq.n	8009760 <_vfiprintf_r+0x1f8>
 80096f0:	4b26      	ldr	r3, [pc, #152]	; (800978c <_vfiprintf_r+0x224>)
 80096f2:	bb1b      	cbnz	r3, 800973c <_vfiprintf_r+0x1d4>
 80096f4:	9b03      	ldr	r3, [sp, #12]
 80096f6:	3307      	adds	r3, #7
 80096f8:	f023 0307 	bic.w	r3, r3, #7
 80096fc:	3308      	adds	r3, #8
 80096fe:	9303      	str	r3, [sp, #12]
 8009700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009702:	444b      	add	r3, r9
 8009704:	9309      	str	r3, [sp, #36]	; 0x24
 8009706:	e750      	b.n	80095aa <_vfiprintf_r+0x42>
 8009708:	fb05 3202 	mla	r2, r5, r2, r3
 800970c:	2001      	movs	r0, #1
 800970e:	4688      	mov	r8, r1
 8009710:	e78a      	b.n	8009628 <_vfiprintf_r+0xc0>
 8009712:	2300      	movs	r3, #0
 8009714:	f108 0801 	add.w	r8, r8, #1
 8009718:	9305      	str	r3, [sp, #20]
 800971a:	4619      	mov	r1, r3
 800971c:	250a      	movs	r5, #10
 800971e:	4640      	mov	r0, r8
 8009720:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009724:	3a30      	subs	r2, #48	; 0x30
 8009726:	2a09      	cmp	r2, #9
 8009728:	d903      	bls.n	8009732 <_vfiprintf_r+0x1ca>
 800972a:	2b00      	cmp	r3, #0
 800972c:	d0c3      	beq.n	80096b6 <_vfiprintf_r+0x14e>
 800972e:	9105      	str	r1, [sp, #20]
 8009730:	e7c1      	b.n	80096b6 <_vfiprintf_r+0x14e>
 8009732:	fb05 2101 	mla	r1, r5, r1, r2
 8009736:	2301      	movs	r3, #1
 8009738:	4680      	mov	r8, r0
 800973a:	e7f0      	b.n	800971e <_vfiprintf_r+0x1b6>
 800973c:	ab03      	add	r3, sp, #12
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	4622      	mov	r2, r4
 8009742:	4b13      	ldr	r3, [pc, #76]	; (8009790 <_vfiprintf_r+0x228>)
 8009744:	a904      	add	r1, sp, #16
 8009746:	4630      	mov	r0, r6
 8009748:	f3af 8000 	nop.w
 800974c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009750:	4681      	mov	r9, r0
 8009752:	d1d5      	bne.n	8009700 <_vfiprintf_r+0x198>
 8009754:	89a3      	ldrh	r3, [r4, #12]
 8009756:	065b      	lsls	r3, r3, #25
 8009758:	f53f af7e 	bmi.w	8009658 <_vfiprintf_r+0xf0>
 800975c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800975e:	e77d      	b.n	800965c <_vfiprintf_r+0xf4>
 8009760:	ab03      	add	r3, sp, #12
 8009762:	9300      	str	r3, [sp, #0]
 8009764:	4622      	mov	r2, r4
 8009766:	4b0a      	ldr	r3, [pc, #40]	; (8009790 <_vfiprintf_r+0x228>)
 8009768:	a904      	add	r1, sp, #16
 800976a:	4630      	mov	r0, r6
 800976c:	f000 f888 	bl	8009880 <_printf_i>
 8009770:	e7ec      	b.n	800974c <_vfiprintf_r+0x1e4>
 8009772:	bf00      	nop
 8009774:	0800add4 	.word	0x0800add4
 8009778:	0800ae14 	.word	0x0800ae14
 800977c:	0800adf4 	.word	0x0800adf4
 8009780:	0800adb4 	.word	0x0800adb4
 8009784:	0800ae1a 	.word	0x0800ae1a
 8009788:	0800ae1e 	.word	0x0800ae1e
 800978c:	00000000 	.word	0x00000000
 8009790:	08009543 	.word	0x08009543

08009794 <_printf_common>:
 8009794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009798:	4691      	mov	r9, r2
 800979a:	461f      	mov	r7, r3
 800979c:	688a      	ldr	r2, [r1, #8]
 800979e:	690b      	ldr	r3, [r1, #16]
 80097a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097a4:	4293      	cmp	r3, r2
 80097a6:	bfb8      	it	lt
 80097a8:	4613      	movlt	r3, r2
 80097aa:	f8c9 3000 	str.w	r3, [r9]
 80097ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80097b2:	4606      	mov	r6, r0
 80097b4:	460c      	mov	r4, r1
 80097b6:	b112      	cbz	r2, 80097be <_printf_common+0x2a>
 80097b8:	3301      	adds	r3, #1
 80097ba:	f8c9 3000 	str.w	r3, [r9]
 80097be:	6823      	ldr	r3, [r4, #0]
 80097c0:	0699      	lsls	r1, r3, #26
 80097c2:	bf42      	ittt	mi
 80097c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80097c8:	3302      	addmi	r3, #2
 80097ca:	f8c9 3000 	strmi.w	r3, [r9]
 80097ce:	6825      	ldr	r5, [r4, #0]
 80097d0:	f015 0506 	ands.w	r5, r5, #6
 80097d4:	d107      	bne.n	80097e6 <_printf_common+0x52>
 80097d6:	f104 0a19 	add.w	sl, r4, #25
 80097da:	68e3      	ldr	r3, [r4, #12]
 80097dc:	f8d9 2000 	ldr.w	r2, [r9]
 80097e0:	1a9b      	subs	r3, r3, r2
 80097e2:	42ab      	cmp	r3, r5
 80097e4:	dc28      	bgt.n	8009838 <_printf_common+0xa4>
 80097e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80097ea:	6822      	ldr	r2, [r4, #0]
 80097ec:	3300      	adds	r3, #0
 80097ee:	bf18      	it	ne
 80097f0:	2301      	movne	r3, #1
 80097f2:	0692      	lsls	r2, r2, #26
 80097f4:	d42d      	bmi.n	8009852 <_printf_common+0xbe>
 80097f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80097fa:	4639      	mov	r1, r7
 80097fc:	4630      	mov	r0, r6
 80097fe:	47c0      	blx	r8
 8009800:	3001      	adds	r0, #1
 8009802:	d020      	beq.n	8009846 <_printf_common+0xb2>
 8009804:	6823      	ldr	r3, [r4, #0]
 8009806:	68e5      	ldr	r5, [r4, #12]
 8009808:	f8d9 2000 	ldr.w	r2, [r9]
 800980c:	f003 0306 	and.w	r3, r3, #6
 8009810:	2b04      	cmp	r3, #4
 8009812:	bf08      	it	eq
 8009814:	1aad      	subeq	r5, r5, r2
 8009816:	68a3      	ldr	r3, [r4, #8]
 8009818:	6922      	ldr	r2, [r4, #16]
 800981a:	bf0c      	ite	eq
 800981c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009820:	2500      	movne	r5, #0
 8009822:	4293      	cmp	r3, r2
 8009824:	bfc4      	itt	gt
 8009826:	1a9b      	subgt	r3, r3, r2
 8009828:	18ed      	addgt	r5, r5, r3
 800982a:	f04f 0900 	mov.w	r9, #0
 800982e:	341a      	adds	r4, #26
 8009830:	454d      	cmp	r5, r9
 8009832:	d11a      	bne.n	800986a <_printf_common+0xd6>
 8009834:	2000      	movs	r0, #0
 8009836:	e008      	b.n	800984a <_printf_common+0xb6>
 8009838:	2301      	movs	r3, #1
 800983a:	4652      	mov	r2, sl
 800983c:	4639      	mov	r1, r7
 800983e:	4630      	mov	r0, r6
 8009840:	47c0      	blx	r8
 8009842:	3001      	adds	r0, #1
 8009844:	d103      	bne.n	800984e <_printf_common+0xba>
 8009846:	f04f 30ff 	mov.w	r0, #4294967295
 800984a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800984e:	3501      	adds	r5, #1
 8009850:	e7c3      	b.n	80097da <_printf_common+0x46>
 8009852:	18e1      	adds	r1, r4, r3
 8009854:	1c5a      	adds	r2, r3, #1
 8009856:	2030      	movs	r0, #48	; 0x30
 8009858:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800985c:	4422      	add	r2, r4
 800985e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009862:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009866:	3302      	adds	r3, #2
 8009868:	e7c5      	b.n	80097f6 <_printf_common+0x62>
 800986a:	2301      	movs	r3, #1
 800986c:	4622      	mov	r2, r4
 800986e:	4639      	mov	r1, r7
 8009870:	4630      	mov	r0, r6
 8009872:	47c0      	blx	r8
 8009874:	3001      	adds	r0, #1
 8009876:	d0e6      	beq.n	8009846 <_printf_common+0xb2>
 8009878:	f109 0901 	add.w	r9, r9, #1
 800987c:	e7d8      	b.n	8009830 <_printf_common+0x9c>
	...

08009880 <_printf_i>:
 8009880:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009884:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009888:	460c      	mov	r4, r1
 800988a:	7e09      	ldrb	r1, [r1, #24]
 800988c:	b085      	sub	sp, #20
 800988e:	296e      	cmp	r1, #110	; 0x6e
 8009890:	4617      	mov	r7, r2
 8009892:	4606      	mov	r6, r0
 8009894:	4698      	mov	r8, r3
 8009896:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009898:	f000 80b3 	beq.w	8009a02 <_printf_i+0x182>
 800989c:	d822      	bhi.n	80098e4 <_printf_i+0x64>
 800989e:	2963      	cmp	r1, #99	; 0x63
 80098a0:	d036      	beq.n	8009910 <_printf_i+0x90>
 80098a2:	d80a      	bhi.n	80098ba <_printf_i+0x3a>
 80098a4:	2900      	cmp	r1, #0
 80098a6:	f000 80b9 	beq.w	8009a1c <_printf_i+0x19c>
 80098aa:	2958      	cmp	r1, #88	; 0x58
 80098ac:	f000 8083 	beq.w	80099b6 <_printf_i+0x136>
 80098b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80098b8:	e032      	b.n	8009920 <_printf_i+0xa0>
 80098ba:	2964      	cmp	r1, #100	; 0x64
 80098bc:	d001      	beq.n	80098c2 <_printf_i+0x42>
 80098be:	2969      	cmp	r1, #105	; 0x69
 80098c0:	d1f6      	bne.n	80098b0 <_printf_i+0x30>
 80098c2:	6820      	ldr	r0, [r4, #0]
 80098c4:	6813      	ldr	r3, [r2, #0]
 80098c6:	0605      	lsls	r5, r0, #24
 80098c8:	f103 0104 	add.w	r1, r3, #4
 80098cc:	d52a      	bpl.n	8009924 <_printf_i+0xa4>
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	6011      	str	r1, [r2, #0]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	da03      	bge.n	80098de <_printf_i+0x5e>
 80098d6:	222d      	movs	r2, #45	; 0x2d
 80098d8:	425b      	negs	r3, r3
 80098da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80098de:	486f      	ldr	r0, [pc, #444]	; (8009a9c <_printf_i+0x21c>)
 80098e0:	220a      	movs	r2, #10
 80098e2:	e039      	b.n	8009958 <_printf_i+0xd8>
 80098e4:	2973      	cmp	r1, #115	; 0x73
 80098e6:	f000 809d 	beq.w	8009a24 <_printf_i+0x1a4>
 80098ea:	d808      	bhi.n	80098fe <_printf_i+0x7e>
 80098ec:	296f      	cmp	r1, #111	; 0x6f
 80098ee:	d020      	beq.n	8009932 <_printf_i+0xb2>
 80098f0:	2970      	cmp	r1, #112	; 0x70
 80098f2:	d1dd      	bne.n	80098b0 <_printf_i+0x30>
 80098f4:	6823      	ldr	r3, [r4, #0]
 80098f6:	f043 0320 	orr.w	r3, r3, #32
 80098fa:	6023      	str	r3, [r4, #0]
 80098fc:	e003      	b.n	8009906 <_printf_i+0x86>
 80098fe:	2975      	cmp	r1, #117	; 0x75
 8009900:	d017      	beq.n	8009932 <_printf_i+0xb2>
 8009902:	2978      	cmp	r1, #120	; 0x78
 8009904:	d1d4      	bne.n	80098b0 <_printf_i+0x30>
 8009906:	2378      	movs	r3, #120	; 0x78
 8009908:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800990c:	4864      	ldr	r0, [pc, #400]	; (8009aa0 <_printf_i+0x220>)
 800990e:	e055      	b.n	80099bc <_printf_i+0x13c>
 8009910:	6813      	ldr	r3, [r2, #0]
 8009912:	1d19      	adds	r1, r3, #4
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	6011      	str	r1, [r2, #0]
 8009918:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800991c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009920:	2301      	movs	r3, #1
 8009922:	e08c      	b.n	8009a3e <_printf_i+0x1be>
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	6011      	str	r1, [r2, #0]
 8009928:	f010 0f40 	tst.w	r0, #64	; 0x40
 800992c:	bf18      	it	ne
 800992e:	b21b      	sxthne	r3, r3
 8009930:	e7cf      	b.n	80098d2 <_printf_i+0x52>
 8009932:	6813      	ldr	r3, [r2, #0]
 8009934:	6825      	ldr	r5, [r4, #0]
 8009936:	1d18      	adds	r0, r3, #4
 8009938:	6010      	str	r0, [r2, #0]
 800993a:	0628      	lsls	r0, r5, #24
 800993c:	d501      	bpl.n	8009942 <_printf_i+0xc2>
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	e002      	b.n	8009948 <_printf_i+0xc8>
 8009942:	0668      	lsls	r0, r5, #25
 8009944:	d5fb      	bpl.n	800993e <_printf_i+0xbe>
 8009946:	881b      	ldrh	r3, [r3, #0]
 8009948:	4854      	ldr	r0, [pc, #336]	; (8009a9c <_printf_i+0x21c>)
 800994a:	296f      	cmp	r1, #111	; 0x6f
 800994c:	bf14      	ite	ne
 800994e:	220a      	movne	r2, #10
 8009950:	2208      	moveq	r2, #8
 8009952:	2100      	movs	r1, #0
 8009954:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009958:	6865      	ldr	r5, [r4, #4]
 800995a:	60a5      	str	r5, [r4, #8]
 800995c:	2d00      	cmp	r5, #0
 800995e:	f2c0 8095 	blt.w	8009a8c <_printf_i+0x20c>
 8009962:	6821      	ldr	r1, [r4, #0]
 8009964:	f021 0104 	bic.w	r1, r1, #4
 8009968:	6021      	str	r1, [r4, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d13d      	bne.n	80099ea <_printf_i+0x16a>
 800996e:	2d00      	cmp	r5, #0
 8009970:	f040 808e 	bne.w	8009a90 <_printf_i+0x210>
 8009974:	4665      	mov	r5, ip
 8009976:	2a08      	cmp	r2, #8
 8009978:	d10b      	bne.n	8009992 <_printf_i+0x112>
 800997a:	6823      	ldr	r3, [r4, #0]
 800997c:	07db      	lsls	r3, r3, #31
 800997e:	d508      	bpl.n	8009992 <_printf_i+0x112>
 8009980:	6923      	ldr	r3, [r4, #16]
 8009982:	6862      	ldr	r2, [r4, #4]
 8009984:	429a      	cmp	r2, r3
 8009986:	bfde      	ittt	le
 8009988:	2330      	movle	r3, #48	; 0x30
 800998a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800998e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009992:	ebac 0305 	sub.w	r3, ip, r5
 8009996:	6123      	str	r3, [r4, #16]
 8009998:	f8cd 8000 	str.w	r8, [sp]
 800999c:	463b      	mov	r3, r7
 800999e:	aa03      	add	r2, sp, #12
 80099a0:	4621      	mov	r1, r4
 80099a2:	4630      	mov	r0, r6
 80099a4:	f7ff fef6 	bl	8009794 <_printf_common>
 80099a8:	3001      	adds	r0, #1
 80099aa:	d14d      	bne.n	8009a48 <_printf_i+0x1c8>
 80099ac:	f04f 30ff 	mov.w	r0, #4294967295
 80099b0:	b005      	add	sp, #20
 80099b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099b6:	4839      	ldr	r0, [pc, #228]	; (8009a9c <_printf_i+0x21c>)
 80099b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80099bc:	6813      	ldr	r3, [r2, #0]
 80099be:	6821      	ldr	r1, [r4, #0]
 80099c0:	1d1d      	adds	r5, r3, #4
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	6015      	str	r5, [r2, #0]
 80099c6:	060a      	lsls	r2, r1, #24
 80099c8:	d50b      	bpl.n	80099e2 <_printf_i+0x162>
 80099ca:	07ca      	lsls	r2, r1, #31
 80099cc:	bf44      	itt	mi
 80099ce:	f041 0120 	orrmi.w	r1, r1, #32
 80099d2:	6021      	strmi	r1, [r4, #0]
 80099d4:	b91b      	cbnz	r3, 80099de <_printf_i+0x15e>
 80099d6:	6822      	ldr	r2, [r4, #0]
 80099d8:	f022 0220 	bic.w	r2, r2, #32
 80099dc:	6022      	str	r2, [r4, #0]
 80099de:	2210      	movs	r2, #16
 80099e0:	e7b7      	b.n	8009952 <_printf_i+0xd2>
 80099e2:	064d      	lsls	r5, r1, #25
 80099e4:	bf48      	it	mi
 80099e6:	b29b      	uxthmi	r3, r3
 80099e8:	e7ef      	b.n	80099ca <_printf_i+0x14a>
 80099ea:	4665      	mov	r5, ip
 80099ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80099f0:	fb02 3311 	mls	r3, r2, r1, r3
 80099f4:	5cc3      	ldrb	r3, [r0, r3]
 80099f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80099fa:	460b      	mov	r3, r1
 80099fc:	2900      	cmp	r1, #0
 80099fe:	d1f5      	bne.n	80099ec <_printf_i+0x16c>
 8009a00:	e7b9      	b.n	8009976 <_printf_i+0xf6>
 8009a02:	6813      	ldr	r3, [r2, #0]
 8009a04:	6825      	ldr	r5, [r4, #0]
 8009a06:	6961      	ldr	r1, [r4, #20]
 8009a08:	1d18      	adds	r0, r3, #4
 8009a0a:	6010      	str	r0, [r2, #0]
 8009a0c:	0628      	lsls	r0, r5, #24
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	d501      	bpl.n	8009a16 <_printf_i+0x196>
 8009a12:	6019      	str	r1, [r3, #0]
 8009a14:	e002      	b.n	8009a1c <_printf_i+0x19c>
 8009a16:	066a      	lsls	r2, r5, #25
 8009a18:	d5fb      	bpl.n	8009a12 <_printf_i+0x192>
 8009a1a:	8019      	strh	r1, [r3, #0]
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	6123      	str	r3, [r4, #16]
 8009a20:	4665      	mov	r5, ip
 8009a22:	e7b9      	b.n	8009998 <_printf_i+0x118>
 8009a24:	6813      	ldr	r3, [r2, #0]
 8009a26:	1d19      	adds	r1, r3, #4
 8009a28:	6011      	str	r1, [r2, #0]
 8009a2a:	681d      	ldr	r5, [r3, #0]
 8009a2c:	6862      	ldr	r2, [r4, #4]
 8009a2e:	2100      	movs	r1, #0
 8009a30:	4628      	mov	r0, r5
 8009a32:	f7f6 fbd5 	bl	80001e0 <memchr>
 8009a36:	b108      	cbz	r0, 8009a3c <_printf_i+0x1bc>
 8009a38:	1b40      	subs	r0, r0, r5
 8009a3a:	6060      	str	r0, [r4, #4]
 8009a3c:	6863      	ldr	r3, [r4, #4]
 8009a3e:	6123      	str	r3, [r4, #16]
 8009a40:	2300      	movs	r3, #0
 8009a42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a46:	e7a7      	b.n	8009998 <_printf_i+0x118>
 8009a48:	6923      	ldr	r3, [r4, #16]
 8009a4a:	462a      	mov	r2, r5
 8009a4c:	4639      	mov	r1, r7
 8009a4e:	4630      	mov	r0, r6
 8009a50:	47c0      	blx	r8
 8009a52:	3001      	adds	r0, #1
 8009a54:	d0aa      	beq.n	80099ac <_printf_i+0x12c>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	079b      	lsls	r3, r3, #30
 8009a5a:	d413      	bmi.n	8009a84 <_printf_i+0x204>
 8009a5c:	68e0      	ldr	r0, [r4, #12]
 8009a5e:	9b03      	ldr	r3, [sp, #12]
 8009a60:	4298      	cmp	r0, r3
 8009a62:	bfb8      	it	lt
 8009a64:	4618      	movlt	r0, r3
 8009a66:	e7a3      	b.n	80099b0 <_printf_i+0x130>
 8009a68:	2301      	movs	r3, #1
 8009a6a:	464a      	mov	r2, r9
 8009a6c:	4639      	mov	r1, r7
 8009a6e:	4630      	mov	r0, r6
 8009a70:	47c0      	blx	r8
 8009a72:	3001      	adds	r0, #1
 8009a74:	d09a      	beq.n	80099ac <_printf_i+0x12c>
 8009a76:	3501      	adds	r5, #1
 8009a78:	68e3      	ldr	r3, [r4, #12]
 8009a7a:	9a03      	ldr	r2, [sp, #12]
 8009a7c:	1a9b      	subs	r3, r3, r2
 8009a7e:	42ab      	cmp	r3, r5
 8009a80:	dcf2      	bgt.n	8009a68 <_printf_i+0x1e8>
 8009a82:	e7eb      	b.n	8009a5c <_printf_i+0x1dc>
 8009a84:	2500      	movs	r5, #0
 8009a86:	f104 0919 	add.w	r9, r4, #25
 8009a8a:	e7f5      	b.n	8009a78 <_printf_i+0x1f8>
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d1ac      	bne.n	80099ea <_printf_i+0x16a>
 8009a90:	7803      	ldrb	r3, [r0, #0]
 8009a92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a9a:	e76c      	b.n	8009976 <_printf_i+0xf6>
 8009a9c:	0800ae25 	.word	0x0800ae25
 8009aa0:	0800ae36 	.word	0x0800ae36

08009aa4 <__svfiscanf_r>:
 8009aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8009aac:	460c      	mov	r4, r1
 8009aae:	2100      	movs	r1, #0
 8009ab0:	9144      	str	r1, [sp, #272]	; 0x110
 8009ab2:	9145      	str	r1, [sp, #276]	; 0x114
 8009ab4:	499f      	ldr	r1, [pc, #636]	; (8009d34 <__svfiscanf_r+0x290>)
 8009ab6:	91a0      	str	r1, [sp, #640]	; 0x280
 8009ab8:	f10d 0804 	add.w	r8, sp, #4
 8009abc:	499e      	ldr	r1, [pc, #632]	; (8009d38 <__svfiscanf_r+0x294>)
 8009abe:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8009d3c <__svfiscanf_r+0x298>
 8009ac2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	4692      	mov	sl, r2
 8009aca:	91a1      	str	r1, [sp, #644]	; 0x284
 8009acc:	9300      	str	r3, [sp, #0]
 8009ace:	270a      	movs	r7, #10
 8009ad0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	f000 812a 	beq.w	8009d2e <__svfiscanf_r+0x28a>
 8009ada:	4655      	mov	r5, sl
 8009adc:	f000 fdca 	bl	800a674 <__locale_ctype_ptr>
 8009ae0:	f815 bb01 	ldrb.w	fp, [r5], #1
 8009ae4:	4458      	add	r0, fp
 8009ae6:	7843      	ldrb	r3, [r0, #1]
 8009ae8:	f013 0308 	ands.w	r3, r3, #8
 8009aec:	d01c      	beq.n	8009b28 <__svfiscanf_r+0x84>
 8009aee:	6863      	ldr	r3, [r4, #4]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	dd12      	ble.n	8009b1a <__svfiscanf_r+0x76>
 8009af4:	f000 fdbe 	bl	800a674 <__locale_ctype_ptr>
 8009af8:	6823      	ldr	r3, [r4, #0]
 8009afa:	781a      	ldrb	r2, [r3, #0]
 8009afc:	4410      	add	r0, r2
 8009afe:	7842      	ldrb	r2, [r0, #1]
 8009b00:	0712      	lsls	r2, r2, #28
 8009b02:	d401      	bmi.n	8009b08 <__svfiscanf_r+0x64>
 8009b04:	46aa      	mov	sl, r5
 8009b06:	e7e3      	b.n	8009ad0 <__svfiscanf_r+0x2c>
 8009b08:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009b0a:	3201      	adds	r2, #1
 8009b0c:	9245      	str	r2, [sp, #276]	; 0x114
 8009b0e:	6862      	ldr	r2, [r4, #4]
 8009b10:	3301      	adds	r3, #1
 8009b12:	3a01      	subs	r2, #1
 8009b14:	6062      	str	r2, [r4, #4]
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	e7e9      	b.n	8009aee <__svfiscanf_r+0x4a>
 8009b1a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	4630      	mov	r0, r6
 8009b20:	4798      	blx	r3
 8009b22:	2800      	cmp	r0, #0
 8009b24:	d0e6      	beq.n	8009af4 <__svfiscanf_r+0x50>
 8009b26:	e7ed      	b.n	8009b04 <__svfiscanf_r+0x60>
 8009b28:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8009b2c:	f040 8082 	bne.w	8009c34 <__svfiscanf_r+0x190>
 8009b30:	9343      	str	r3, [sp, #268]	; 0x10c
 8009b32:	9341      	str	r3, [sp, #260]	; 0x104
 8009b34:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8009b38:	2b2a      	cmp	r3, #42	; 0x2a
 8009b3a:	d103      	bne.n	8009b44 <__svfiscanf_r+0xa0>
 8009b3c:	2310      	movs	r3, #16
 8009b3e:	9341      	str	r3, [sp, #260]	; 0x104
 8009b40:	f10a 0502 	add.w	r5, sl, #2
 8009b44:	46aa      	mov	sl, r5
 8009b46:	f815 1b01 	ldrb.w	r1, [r5], #1
 8009b4a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009b4e:	2a09      	cmp	r2, #9
 8009b50:	d922      	bls.n	8009b98 <__svfiscanf_r+0xf4>
 8009b52:	2203      	movs	r2, #3
 8009b54:	4879      	ldr	r0, [pc, #484]	; (8009d3c <__svfiscanf_r+0x298>)
 8009b56:	f7f6 fb43 	bl	80001e0 <memchr>
 8009b5a:	b138      	cbz	r0, 8009b6c <__svfiscanf_r+0xc8>
 8009b5c:	eba0 0309 	sub.w	r3, r0, r9
 8009b60:	2001      	movs	r0, #1
 8009b62:	4098      	lsls	r0, r3
 8009b64:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009b66:	4318      	orrs	r0, r3
 8009b68:	9041      	str	r0, [sp, #260]	; 0x104
 8009b6a:	46aa      	mov	sl, r5
 8009b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b70:	2b67      	cmp	r3, #103	; 0x67
 8009b72:	f10a 0501 	add.w	r5, sl, #1
 8009b76:	d82b      	bhi.n	8009bd0 <__svfiscanf_r+0x12c>
 8009b78:	2b65      	cmp	r3, #101	; 0x65
 8009b7a:	f080 809f 	bcs.w	8009cbc <__svfiscanf_r+0x218>
 8009b7e:	2b47      	cmp	r3, #71	; 0x47
 8009b80:	d810      	bhi.n	8009ba4 <__svfiscanf_r+0x100>
 8009b82:	2b45      	cmp	r3, #69	; 0x45
 8009b84:	f080 809a 	bcs.w	8009cbc <__svfiscanf_r+0x218>
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d06c      	beq.n	8009c66 <__svfiscanf_r+0x1c2>
 8009b8c:	2b25      	cmp	r3, #37	; 0x25
 8009b8e:	d051      	beq.n	8009c34 <__svfiscanf_r+0x190>
 8009b90:	2303      	movs	r3, #3
 8009b92:	9347      	str	r3, [sp, #284]	; 0x11c
 8009b94:	9742      	str	r7, [sp, #264]	; 0x108
 8009b96:	e027      	b.n	8009be8 <__svfiscanf_r+0x144>
 8009b98:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009b9a:	fb07 1303 	mla	r3, r7, r3, r1
 8009b9e:	3b30      	subs	r3, #48	; 0x30
 8009ba0:	9343      	str	r3, [sp, #268]	; 0x10c
 8009ba2:	e7cf      	b.n	8009b44 <__svfiscanf_r+0xa0>
 8009ba4:	2b5b      	cmp	r3, #91	; 0x5b
 8009ba6:	d06a      	beq.n	8009c7e <__svfiscanf_r+0x1da>
 8009ba8:	d80c      	bhi.n	8009bc4 <__svfiscanf_r+0x120>
 8009baa:	2b58      	cmp	r3, #88	; 0x58
 8009bac:	d1f0      	bne.n	8009b90 <__svfiscanf_r+0xec>
 8009bae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009bb4:	9241      	str	r2, [sp, #260]	; 0x104
 8009bb6:	2210      	movs	r2, #16
 8009bb8:	9242      	str	r2, [sp, #264]	; 0x108
 8009bba:	2b6e      	cmp	r3, #110	; 0x6e
 8009bbc:	bf8c      	ite	hi
 8009bbe:	2304      	movhi	r3, #4
 8009bc0:	2303      	movls	r3, #3
 8009bc2:	e010      	b.n	8009be6 <__svfiscanf_r+0x142>
 8009bc4:	2b63      	cmp	r3, #99	; 0x63
 8009bc6:	d065      	beq.n	8009c94 <__svfiscanf_r+0x1f0>
 8009bc8:	2b64      	cmp	r3, #100	; 0x64
 8009bca:	d1e1      	bne.n	8009b90 <__svfiscanf_r+0xec>
 8009bcc:	9742      	str	r7, [sp, #264]	; 0x108
 8009bce:	e7f4      	b.n	8009bba <__svfiscanf_r+0x116>
 8009bd0:	2b70      	cmp	r3, #112	; 0x70
 8009bd2:	d04b      	beq.n	8009c6c <__svfiscanf_r+0x1c8>
 8009bd4:	d826      	bhi.n	8009c24 <__svfiscanf_r+0x180>
 8009bd6:	2b6e      	cmp	r3, #110	; 0x6e
 8009bd8:	d062      	beq.n	8009ca0 <__svfiscanf_r+0x1fc>
 8009bda:	d84c      	bhi.n	8009c76 <__svfiscanf_r+0x1d2>
 8009bdc:	2b69      	cmp	r3, #105	; 0x69
 8009bde:	d1d7      	bne.n	8009b90 <__svfiscanf_r+0xec>
 8009be0:	2300      	movs	r3, #0
 8009be2:	9342      	str	r3, [sp, #264]	; 0x108
 8009be4:	2303      	movs	r3, #3
 8009be6:	9347      	str	r3, [sp, #284]	; 0x11c
 8009be8:	6863      	ldr	r3, [r4, #4]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	dd68      	ble.n	8009cc0 <__svfiscanf_r+0x21c>
 8009bee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009bf0:	0659      	lsls	r1, r3, #25
 8009bf2:	d407      	bmi.n	8009c04 <__svfiscanf_r+0x160>
 8009bf4:	f000 fd3e 	bl	800a674 <__locale_ctype_ptr>
 8009bf8:	6823      	ldr	r3, [r4, #0]
 8009bfa:	781a      	ldrb	r2, [r3, #0]
 8009bfc:	4410      	add	r0, r2
 8009bfe:	7842      	ldrb	r2, [r0, #1]
 8009c00:	0712      	lsls	r2, r2, #28
 8009c02:	d464      	bmi.n	8009cce <__svfiscanf_r+0x22a>
 8009c04:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	dc73      	bgt.n	8009cf2 <__svfiscanf_r+0x24e>
 8009c0a:	466b      	mov	r3, sp
 8009c0c:	4622      	mov	r2, r4
 8009c0e:	a941      	add	r1, sp, #260	; 0x104
 8009c10:	4630      	mov	r0, r6
 8009c12:	f000 f8bf 	bl	8009d94 <_scanf_chars>
 8009c16:	2801      	cmp	r0, #1
 8009c18:	f000 8089 	beq.w	8009d2e <__svfiscanf_r+0x28a>
 8009c1c:	2802      	cmp	r0, #2
 8009c1e:	f47f af71 	bne.w	8009b04 <__svfiscanf_r+0x60>
 8009c22:	e01d      	b.n	8009c60 <__svfiscanf_r+0x1bc>
 8009c24:	2b75      	cmp	r3, #117	; 0x75
 8009c26:	d0d1      	beq.n	8009bcc <__svfiscanf_r+0x128>
 8009c28:	2b78      	cmp	r3, #120	; 0x78
 8009c2a:	d0c0      	beq.n	8009bae <__svfiscanf_r+0x10a>
 8009c2c:	2b73      	cmp	r3, #115	; 0x73
 8009c2e:	d1af      	bne.n	8009b90 <__svfiscanf_r+0xec>
 8009c30:	2302      	movs	r3, #2
 8009c32:	e7d8      	b.n	8009be6 <__svfiscanf_r+0x142>
 8009c34:	6863      	ldr	r3, [r4, #4]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	dd0c      	ble.n	8009c54 <__svfiscanf_r+0x1b0>
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	781a      	ldrb	r2, [r3, #0]
 8009c3e:	455a      	cmp	r2, fp
 8009c40:	d175      	bne.n	8009d2e <__svfiscanf_r+0x28a>
 8009c42:	3301      	adds	r3, #1
 8009c44:	6862      	ldr	r2, [r4, #4]
 8009c46:	6023      	str	r3, [r4, #0]
 8009c48:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009c4a:	3a01      	subs	r2, #1
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	6062      	str	r2, [r4, #4]
 8009c50:	9345      	str	r3, [sp, #276]	; 0x114
 8009c52:	e757      	b.n	8009b04 <__svfiscanf_r+0x60>
 8009c54:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009c56:	4621      	mov	r1, r4
 8009c58:	4630      	mov	r0, r6
 8009c5a:	4798      	blx	r3
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d0ec      	beq.n	8009c3a <__svfiscanf_r+0x196>
 8009c60:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009c62:	2800      	cmp	r0, #0
 8009c64:	d159      	bne.n	8009d1a <__svfiscanf_r+0x276>
 8009c66:	f04f 30ff 	mov.w	r0, #4294967295
 8009c6a:	e05c      	b.n	8009d26 <__svfiscanf_r+0x282>
 8009c6c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009c6e:	f042 0220 	orr.w	r2, r2, #32
 8009c72:	9241      	str	r2, [sp, #260]	; 0x104
 8009c74:	e79b      	b.n	8009bae <__svfiscanf_r+0x10a>
 8009c76:	2308      	movs	r3, #8
 8009c78:	9342      	str	r3, [sp, #264]	; 0x108
 8009c7a:	2304      	movs	r3, #4
 8009c7c:	e7b3      	b.n	8009be6 <__svfiscanf_r+0x142>
 8009c7e:	4629      	mov	r1, r5
 8009c80:	4640      	mov	r0, r8
 8009c82:	f000 fa75 	bl	800a170 <__sccl>
 8009c86:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c8c:	9341      	str	r3, [sp, #260]	; 0x104
 8009c8e:	4605      	mov	r5, r0
 8009c90:	2301      	movs	r3, #1
 8009c92:	e7a8      	b.n	8009be6 <__svfiscanf_r+0x142>
 8009c94:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c9a:	9341      	str	r3, [sp, #260]	; 0x104
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	e7a2      	b.n	8009be6 <__svfiscanf_r+0x142>
 8009ca0:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009ca2:	06c3      	lsls	r3, r0, #27
 8009ca4:	f53f af2e 	bmi.w	8009b04 <__svfiscanf_r+0x60>
 8009ca8:	9b00      	ldr	r3, [sp, #0]
 8009caa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009cac:	1d19      	adds	r1, r3, #4
 8009cae:	9100      	str	r1, [sp, #0]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	07c0      	lsls	r0, r0, #31
 8009cb4:	bf4c      	ite	mi
 8009cb6:	801a      	strhmi	r2, [r3, #0]
 8009cb8:	601a      	strpl	r2, [r3, #0]
 8009cba:	e723      	b.n	8009b04 <__svfiscanf_r+0x60>
 8009cbc:	2305      	movs	r3, #5
 8009cbe:	e792      	b.n	8009be6 <__svfiscanf_r+0x142>
 8009cc0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	4630      	mov	r0, r6
 8009cc6:	4798      	blx	r3
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	d090      	beq.n	8009bee <__svfiscanf_r+0x14a>
 8009ccc:	e7c8      	b.n	8009c60 <__svfiscanf_r+0x1bc>
 8009cce:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009cd0:	3201      	adds	r2, #1
 8009cd2:	9245      	str	r2, [sp, #276]	; 0x114
 8009cd4:	6862      	ldr	r2, [r4, #4]
 8009cd6:	3a01      	subs	r2, #1
 8009cd8:	2a00      	cmp	r2, #0
 8009cda:	6062      	str	r2, [r4, #4]
 8009cdc:	dd02      	ble.n	8009ce4 <__svfiscanf_r+0x240>
 8009cde:	3301      	adds	r3, #1
 8009ce0:	6023      	str	r3, [r4, #0]
 8009ce2:	e787      	b.n	8009bf4 <__svfiscanf_r+0x150>
 8009ce4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ce6:	4621      	mov	r1, r4
 8009ce8:	4630      	mov	r0, r6
 8009cea:	4798      	blx	r3
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d081      	beq.n	8009bf4 <__svfiscanf_r+0x150>
 8009cf0:	e7b6      	b.n	8009c60 <__svfiscanf_r+0x1bc>
 8009cf2:	2b04      	cmp	r3, #4
 8009cf4:	dc06      	bgt.n	8009d04 <__svfiscanf_r+0x260>
 8009cf6:	466b      	mov	r3, sp
 8009cf8:	4622      	mov	r2, r4
 8009cfa:	a941      	add	r1, sp, #260	; 0x104
 8009cfc:	4630      	mov	r0, r6
 8009cfe:	f000 f8ad 	bl	8009e5c <_scanf_i>
 8009d02:	e788      	b.n	8009c16 <__svfiscanf_r+0x172>
 8009d04:	4b0e      	ldr	r3, [pc, #56]	; (8009d40 <__svfiscanf_r+0x29c>)
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f43f aefc 	beq.w	8009b04 <__svfiscanf_r+0x60>
 8009d0c:	466b      	mov	r3, sp
 8009d0e:	4622      	mov	r2, r4
 8009d10:	a941      	add	r1, sp, #260	; 0x104
 8009d12:	4630      	mov	r0, r6
 8009d14:	f3af 8000 	nop.w
 8009d18:	e77d      	b.n	8009c16 <__svfiscanf_r+0x172>
 8009d1a:	89a3      	ldrh	r3, [r4, #12]
 8009d1c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009d20:	bf18      	it	ne
 8009d22:	f04f 30ff 	movne.w	r0, #4294967295
 8009d26:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8009d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d2e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009d30:	e7f9      	b.n	8009d26 <__svfiscanf_r+0x282>
 8009d32:	bf00      	nop
 8009d34:	0800a501 	.word	0x0800a501
 8009d38:	0800a059 	.word	0x0800a059
 8009d3c:	0800ae1a 	.word	0x0800ae1a
 8009d40:	00000000 	.word	0x00000000

08009d44 <_vfiscanf_r>:
 8009d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d48:	460c      	mov	r4, r1
 8009d4a:	4616      	mov	r6, r2
 8009d4c:	461f      	mov	r7, r3
 8009d4e:	4605      	mov	r5, r0
 8009d50:	b118      	cbz	r0, 8009d5a <_vfiscanf_r+0x16>
 8009d52:	6983      	ldr	r3, [r0, #24]
 8009d54:	b90b      	cbnz	r3, 8009d5a <_vfiscanf_r+0x16>
 8009d56:	f7ff fad1 	bl	80092fc <__sinit>
 8009d5a:	4b0b      	ldr	r3, [pc, #44]	; (8009d88 <_vfiscanf_r+0x44>)
 8009d5c:	429c      	cmp	r4, r3
 8009d5e:	d108      	bne.n	8009d72 <_vfiscanf_r+0x2e>
 8009d60:	686c      	ldr	r4, [r5, #4]
 8009d62:	463b      	mov	r3, r7
 8009d64:	4632      	mov	r2, r6
 8009d66:	4621      	mov	r1, r4
 8009d68:	4628      	mov	r0, r5
 8009d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d6e:	f7ff be99 	b.w	8009aa4 <__svfiscanf_r>
 8009d72:	4b06      	ldr	r3, [pc, #24]	; (8009d8c <_vfiscanf_r+0x48>)
 8009d74:	429c      	cmp	r4, r3
 8009d76:	d101      	bne.n	8009d7c <_vfiscanf_r+0x38>
 8009d78:	68ac      	ldr	r4, [r5, #8]
 8009d7a:	e7f2      	b.n	8009d62 <_vfiscanf_r+0x1e>
 8009d7c:	4b04      	ldr	r3, [pc, #16]	; (8009d90 <_vfiscanf_r+0x4c>)
 8009d7e:	429c      	cmp	r4, r3
 8009d80:	bf08      	it	eq
 8009d82:	68ec      	ldreq	r4, [r5, #12]
 8009d84:	e7ed      	b.n	8009d62 <_vfiscanf_r+0x1e>
 8009d86:	bf00      	nop
 8009d88:	0800add4 	.word	0x0800add4
 8009d8c:	0800adf4 	.word	0x0800adf4
 8009d90:	0800adb4 	.word	0x0800adb4

08009d94 <_scanf_chars>:
 8009d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d98:	4615      	mov	r5, r2
 8009d9a:	688a      	ldr	r2, [r1, #8]
 8009d9c:	4680      	mov	r8, r0
 8009d9e:	460c      	mov	r4, r1
 8009da0:	b932      	cbnz	r2, 8009db0 <_scanf_chars+0x1c>
 8009da2:	698a      	ldr	r2, [r1, #24]
 8009da4:	2a00      	cmp	r2, #0
 8009da6:	bf14      	ite	ne
 8009da8:	f04f 32ff 	movne.w	r2, #4294967295
 8009dac:	2201      	moveq	r2, #1
 8009dae:	608a      	str	r2, [r1, #8]
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	06d1      	lsls	r1, r2, #27
 8009db4:	bf5f      	itttt	pl
 8009db6:	681a      	ldrpl	r2, [r3, #0]
 8009db8:	1d11      	addpl	r1, r2, #4
 8009dba:	6019      	strpl	r1, [r3, #0]
 8009dbc:	6817      	ldrpl	r7, [r2, #0]
 8009dbe:	2600      	movs	r6, #0
 8009dc0:	69a3      	ldr	r3, [r4, #24]
 8009dc2:	b1db      	cbz	r3, 8009dfc <_scanf_chars+0x68>
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d107      	bne.n	8009dd8 <_scanf_chars+0x44>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	6962      	ldr	r2, [r4, #20]
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	5cd3      	ldrb	r3, [r2, r3]
 8009dd0:	b9a3      	cbnz	r3, 8009dfc <_scanf_chars+0x68>
 8009dd2:	2e00      	cmp	r6, #0
 8009dd4:	d132      	bne.n	8009e3c <_scanf_chars+0xa8>
 8009dd6:	e006      	b.n	8009de6 <_scanf_chars+0x52>
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d007      	beq.n	8009dec <_scanf_chars+0x58>
 8009ddc:	2e00      	cmp	r6, #0
 8009dde:	d12d      	bne.n	8009e3c <_scanf_chars+0xa8>
 8009de0:	69a3      	ldr	r3, [r4, #24]
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d12a      	bne.n	8009e3c <_scanf_chars+0xa8>
 8009de6:	2001      	movs	r0, #1
 8009de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dec:	f000 fc42 	bl	800a674 <__locale_ctype_ptr>
 8009df0:	682b      	ldr	r3, [r5, #0]
 8009df2:	781b      	ldrb	r3, [r3, #0]
 8009df4:	4418      	add	r0, r3
 8009df6:	7843      	ldrb	r3, [r0, #1]
 8009df8:	071b      	lsls	r3, r3, #28
 8009dfa:	d4ef      	bmi.n	8009ddc <_scanf_chars+0x48>
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	06da      	lsls	r2, r3, #27
 8009e00:	bf5e      	ittt	pl
 8009e02:	682b      	ldrpl	r3, [r5, #0]
 8009e04:	781b      	ldrbpl	r3, [r3, #0]
 8009e06:	703b      	strbpl	r3, [r7, #0]
 8009e08:	682a      	ldr	r2, [r5, #0]
 8009e0a:	686b      	ldr	r3, [r5, #4]
 8009e0c:	f102 0201 	add.w	r2, r2, #1
 8009e10:	602a      	str	r2, [r5, #0]
 8009e12:	68a2      	ldr	r2, [r4, #8]
 8009e14:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e18:	f102 32ff 	add.w	r2, r2, #4294967295
 8009e1c:	606b      	str	r3, [r5, #4]
 8009e1e:	f106 0601 	add.w	r6, r6, #1
 8009e22:	bf58      	it	pl
 8009e24:	3701      	addpl	r7, #1
 8009e26:	60a2      	str	r2, [r4, #8]
 8009e28:	b142      	cbz	r2, 8009e3c <_scanf_chars+0xa8>
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	dcc8      	bgt.n	8009dc0 <_scanf_chars+0x2c>
 8009e2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009e32:	4629      	mov	r1, r5
 8009e34:	4640      	mov	r0, r8
 8009e36:	4798      	blx	r3
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	d0c1      	beq.n	8009dc0 <_scanf_chars+0x2c>
 8009e3c:	6823      	ldr	r3, [r4, #0]
 8009e3e:	f013 0310 	ands.w	r3, r3, #16
 8009e42:	d105      	bne.n	8009e50 <_scanf_chars+0xbc>
 8009e44:	68e2      	ldr	r2, [r4, #12]
 8009e46:	3201      	adds	r2, #1
 8009e48:	60e2      	str	r2, [r4, #12]
 8009e4a:	69a2      	ldr	r2, [r4, #24]
 8009e4c:	b102      	cbz	r2, 8009e50 <_scanf_chars+0xbc>
 8009e4e:	703b      	strb	r3, [r7, #0]
 8009e50:	6923      	ldr	r3, [r4, #16]
 8009e52:	441e      	add	r6, r3
 8009e54:	6126      	str	r6, [r4, #16]
 8009e56:	2000      	movs	r0, #0
 8009e58:	e7c6      	b.n	8009de8 <_scanf_chars+0x54>
	...

08009e5c <_scanf_i>:
 8009e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e60:	469a      	mov	sl, r3
 8009e62:	4b74      	ldr	r3, [pc, #464]	; (800a034 <_scanf_i+0x1d8>)
 8009e64:	460c      	mov	r4, r1
 8009e66:	4683      	mov	fp, r0
 8009e68:	4616      	mov	r6, r2
 8009e6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009e6e:	b087      	sub	sp, #28
 8009e70:	ab03      	add	r3, sp, #12
 8009e72:	68a7      	ldr	r7, [r4, #8]
 8009e74:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009e78:	4b6f      	ldr	r3, [pc, #444]	; (800a038 <_scanf_i+0x1dc>)
 8009e7a:	69a1      	ldr	r1, [r4, #24]
 8009e7c:	4a6f      	ldr	r2, [pc, #444]	; (800a03c <_scanf_i+0x1e0>)
 8009e7e:	2903      	cmp	r1, #3
 8009e80:	bf08      	it	eq
 8009e82:	461a      	moveq	r2, r3
 8009e84:	1e7b      	subs	r3, r7, #1
 8009e86:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009e8a:	bf84      	itt	hi
 8009e8c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009e90:	60a3      	strhi	r3, [r4, #8]
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	9200      	str	r2, [sp, #0]
 8009e96:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009e9a:	bf88      	it	hi
 8009e9c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009ea0:	f104 091c 	add.w	r9, r4, #28
 8009ea4:	6023      	str	r3, [r4, #0]
 8009ea6:	bf8c      	ite	hi
 8009ea8:	197f      	addhi	r7, r7, r5
 8009eaa:	2700      	movls	r7, #0
 8009eac:	464b      	mov	r3, r9
 8009eae:	f04f 0800 	mov.w	r8, #0
 8009eb2:	9301      	str	r3, [sp, #4]
 8009eb4:	6831      	ldr	r1, [r6, #0]
 8009eb6:	ab03      	add	r3, sp, #12
 8009eb8:	2202      	movs	r2, #2
 8009eba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009ebe:	7809      	ldrb	r1, [r1, #0]
 8009ec0:	f7f6 f98e 	bl	80001e0 <memchr>
 8009ec4:	9b01      	ldr	r3, [sp, #4]
 8009ec6:	b330      	cbz	r0, 8009f16 <_scanf_i+0xba>
 8009ec8:	f1b8 0f01 	cmp.w	r8, #1
 8009ecc:	d15a      	bne.n	8009f84 <_scanf_i+0x128>
 8009ece:	6862      	ldr	r2, [r4, #4]
 8009ed0:	b92a      	cbnz	r2, 8009ede <_scanf_i+0x82>
 8009ed2:	6822      	ldr	r2, [r4, #0]
 8009ed4:	2108      	movs	r1, #8
 8009ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009eda:	6061      	str	r1, [r4, #4]
 8009edc:	6022      	str	r2, [r4, #0]
 8009ede:	6822      	ldr	r2, [r4, #0]
 8009ee0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009ee4:	6022      	str	r2, [r4, #0]
 8009ee6:	68a2      	ldr	r2, [r4, #8]
 8009ee8:	1e51      	subs	r1, r2, #1
 8009eea:	60a1      	str	r1, [r4, #8]
 8009eec:	b19a      	cbz	r2, 8009f16 <_scanf_i+0xba>
 8009eee:	6832      	ldr	r2, [r6, #0]
 8009ef0:	1c51      	adds	r1, r2, #1
 8009ef2:	6031      	str	r1, [r6, #0]
 8009ef4:	7812      	ldrb	r2, [r2, #0]
 8009ef6:	701a      	strb	r2, [r3, #0]
 8009ef8:	1c5d      	adds	r5, r3, #1
 8009efa:	6873      	ldr	r3, [r6, #4]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	6073      	str	r3, [r6, #4]
 8009f02:	dc07      	bgt.n	8009f14 <_scanf_i+0xb8>
 8009f04:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009f08:	4631      	mov	r1, r6
 8009f0a:	4658      	mov	r0, fp
 8009f0c:	4798      	blx	r3
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	f040 8086 	bne.w	800a020 <_scanf_i+0x1c4>
 8009f14:	462b      	mov	r3, r5
 8009f16:	f108 0801 	add.w	r8, r8, #1
 8009f1a:	f1b8 0f03 	cmp.w	r8, #3
 8009f1e:	d1c8      	bne.n	8009eb2 <_scanf_i+0x56>
 8009f20:	6862      	ldr	r2, [r4, #4]
 8009f22:	b90a      	cbnz	r2, 8009f28 <_scanf_i+0xcc>
 8009f24:	220a      	movs	r2, #10
 8009f26:	6062      	str	r2, [r4, #4]
 8009f28:	6862      	ldr	r2, [r4, #4]
 8009f2a:	4945      	ldr	r1, [pc, #276]	; (800a040 <_scanf_i+0x1e4>)
 8009f2c:	6960      	ldr	r0, [r4, #20]
 8009f2e:	9301      	str	r3, [sp, #4]
 8009f30:	1a89      	subs	r1, r1, r2
 8009f32:	f000 f91d 	bl	800a170 <__sccl>
 8009f36:	9b01      	ldr	r3, [sp, #4]
 8009f38:	f04f 0800 	mov.w	r8, #0
 8009f3c:	461d      	mov	r5, r3
 8009f3e:	68a3      	ldr	r3, [r4, #8]
 8009f40:	6822      	ldr	r2, [r4, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d03a      	beq.n	8009fbc <_scanf_i+0x160>
 8009f46:	6831      	ldr	r1, [r6, #0]
 8009f48:	6960      	ldr	r0, [r4, #20]
 8009f4a:	f891 c000 	ldrb.w	ip, [r1]
 8009f4e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009f52:	2800      	cmp	r0, #0
 8009f54:	d032      	beq.n	8009fbc <_scanf_i+0x160>
 8009f56:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009f5a:	d121      	bne.n	8009fa0 <_scanf_i+0x144>
 8009f5c:	0510      	lsls	r0, r2, #20
 8009f5e:	d51f      	bpl.n	8009fa0 <_scanf_i+0x144>
 8009f60:	f108 0801 	add.w	r8, r8, #1
 8009f64:	b117      	cbz	r7, 8009f6c <_scanf_i+0x110>
 8009f66:	3301      	adds	r3, #1
 8009f68:	3f01      	subs	r7, #1
 8009f6a:	60a3      	str	r3, [r4, #8]
 8009f6c:	6873      	ldr	r3, [r6, #4]
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	6073      	str	r3, [r6, #4]
 8009f74:	dd1b      	ble.n	8009fae <_scanf_i+0x152>
 8009f76:	6833      	ldr	r3, [r6, #0]
 8009f78:	3301      	adds	r3, #1
 8009f7a:	6033      	str	r3, [r6, #0]
 8009f7c:	68a3      	ldr	r3, [r4, #8]
 8009f7e:	3b01      	subs	r3, #1
 8009f80:	60a3      	str	r3, [r4, #8]
 8009f82:	e7dc      	b.n	8009f3e <_scanf_i+0xe2>
 8009f84:	f1b8 0f02 	cmp.w	r8, #2
 8009f88:	d1ad      	bne.n	8009ee6 <_scanf_i+0x8a>
 8009f8a:	6822      	ldr	r2, [r4, #0]
 8009f8c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009f90:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009f94:	d1bf      	bne.n	8009f16 <_scanf_i+0xba>
 8009f96:	2110      	movs	r1, #16
 8009f98:	6061      	str	r1, [r4, #4]
 8009f9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009f9e:	e7a1      	b.n	8009ee4 <_scanf_i+0x88>
 8009fa0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009fa4:	6022      	str	r2, [r4, #0]
 8009fa6:	780b      	ldrb	r3, [r1, #0]
 8009fa8:	702b      	strb	r3, [r5, #0]
 8009faa:	3501      	adds	r5, #1
 8009fac:	e7de      	b.n	8009f6c <_scanf_i+0x110>
 8009fae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009fb2:	4631      	mov	r1, r6
 8009fb4:	4658      	mov	r0, fp
 8009fb6:	4798      	blx	r3
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d0df      	beq.n	8009f7c <_scanf_i+0x120>
 8009fbc:	6823      	ldr	r3, [r4, #0]
 8009fbe:	05d9      	lsls	r1, r3, #23
 8009fc0:	d50c      	bpl.n	8009fdc <_scanf_i+0x180>
 8009fc2:	454d      	cmp	r5, r9
 8009fc4:	d908      	bls.n	8009fd8 <_scanf_i+0x17c>
 8009fc6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009fca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009fce:	4632      	mov	r2, r6
 8009fd0:	4658      	mov	r0, fp
 8009fd2:	4798      	blx	r3
 8009fd4:	1e6f      	subs	r7, r5, #1
 8009fd6:	463d      	mov	r5, r7
 8009fd8:	454d      	cmp	r5, r9
 8009fda:	d029      	beq.n	800a030 <_scanf_i+0x1d4>
 8009fdc:	6822      	ldr	r2, [r4, #0]
 8009fde:	f012 0210 	ands.w	r2, r2, #16
 8009fe2:	d113      	bne.n	800a00c <_scanf_i+0x1b0>
 8009fe4:	702a      	strb	r2, [r5, #0]
 8009fe6:	6863      	ldr	r3, [r4, #4]
 8009fe8:	9e00      	ldr	r6, [sp, #0]
 8009fea:	4649      	mov	r1, r9
 8009fec:	4658      	mov	r0, fp
 8009fee:	47b0      	blx	r6
 8009ff0:	f8da 3000 	ldr.w	r3, [sl]
 8009ff4:	6821      	ldr	r1, [r4, #0]
 8009ff6:	1d1a      	adds	r2, r3, #4
 8009ff8:	f8ca 2000 	str.w	r2, [sl]
 8009ffc:	f011 0f20 	tst.w	r1, #32
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	d010      	beq.n	800a026 <_scanf_i+0x1ca>
 800a004:	6018      	str	r0, [r3, #0]
 800a006:	68e3      	ldr	r3, [r4, #12]
 800a008:	3301      	adds	r3, #1
 800a00a:	60e3      	str	r3, [r4, #12]
 800a00c:	eba5 0509 	sub.w	r5, r5, r9
 800a010:	44a8      	add	r8, r5
 800a012:	6925      	ldr	r5, [r4, #16]
 800a014:	4445      	add	r5, r8
 800a016:	6125      	str	r5, [r4, #16]
 800a018:	2000      	movs	r0, #0
 800a01a:	b007      	add	sp, #28
 800a01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a020:	f04f 0800 	mov.w	r8, #0
 800a024:	e7ca      	b.n	8009fbc <_scanf_i+0x160>
 800a026:	07ca      	lsls	r2, r1, #31
 800a028:	bf4c      	ite	mi
 800a02a:	8018      	strhmi	r0, [r3, #0]
 800a02c:	6018      	strpl	r0, [r3, #0]
 800a02e:	e7ea      	b.n	800a006 <_scanf_i+0x1aa>
 800a030:	2001      	movs	r0, #1
 800a032:	e7f2      	b.n	800a01a <_scanf_i+0x1be>
 800a034:	0800abe8 	.word	0x0800abe8
 800a038:	0800a351 	.word	0x0800a351
 800a03c:	0800a469 	.word	0x0800a469
 800a040:	0800ae57 	.word	0x0800ae57

0800a044 <lflush>:
 800a044:	8983      	ldrh	r3, [r0, #12]
 800a046:	f003 0309 	and.w	r3, r3, #9
 800a04a:	2b09      	cmp	r3, #9
 800a04c:	d101      	bne.n	800a052 <lflush+0xe>
 800a04e:	f7ff b903 	b.w	8009258 <fflush>
 800a052:	2000      	movs	r0, #0
 800a054:	4770      	bx	lr
	...

0800a058 <__srefill_r>:
 800a058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05a:	460c      	mov	r4, r1
 800a05c:	4605      	mov	r5, r0
 800a05e:	b118      	cbz	r0, 800a068 <__srefill_r+0x10>
 800a060:	6983      	ldr	r3, [r0, #24]
 800a062:	b90b      	cbnz	r3, 800a068 <__srefill_r+0x10>
 800a064:	f7ff f94a 	bl	80092fc <__sinit>
 800a068:	4b3c      	ldr	r3, [pc, #240]	; (800a15c <__srefill_r+0x104>)
 800a06a:	429c      	cmp	r4, r3
 800a06c:	d10a      	bne.n	800a084 <__srefill_r+0x2c>
 800a06e:	686c      	ldr	r4, [r5, #4]
 800a070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a074:	2300      	movs	r3, #0
 800a076:	6063      	str	r3, [r4, #4]
 800a078:	b293      	uxth	r3, r2
 800a07a:	069e      	lsls	r6, r3, #26
 800a07c:	d50c      	bpl.n	800a098 <__srefill_r+0x40>
 800a07e:	f04f 30ff 	mov.w	r0, #4294967295
 800a082:	e067      	b.n	800a154 <__srefill_r+0xfc>
 800a084:	4b36      	ldr	r3, [pc, #216]	; (800a160 <__srefill_r+0x108>)
 800a086:	429c      	cmp	r4, r3
 800a088:	d101      	bne.n	800a08e <__srefill_r+0x36>
 800a08a:	68ac      	ldr	r4, [r5, #8]
 800a08c:	e7f0      	b.n	800a070 <__srefill_r+0x18>
 800a08e:	4b35      	ldr	r3, [pc, #212]	; (800a164 <__srefill_r+0x10c>)
 800a090:	429c      	cmp	r4, r3
 800a092:	bf08      	it	eq
 800a094:	68ec      	ldreq	r4, [r5, #12]
 800a096:	e7eb      	b.n	800a070 <__srefill_r+0x18>
 800a098:	0758      	lsls	r0, r3, #29
 800a09a:	d449      	bmi.n	800a130 <__srefill_r+0xd8>
 800a09c:	06d9      	lsls	r1, r3, #27
 800a09e:	d405      	bmi.n	800a0ac <__srefill_r+0x54>
 800a0a0:	2309      	movs	r3, #9
 800a0a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a0a6:	602b      	str	r3, [r5, #0]
 800a0a8:	81a2      	strh	r2, [r4, #12]
 800a0aa:	e7e8      	b.n	800a07e <__srefill_r+0x26>
 800a0ac:	071a      	lsls	r2, r3, #28
 800a0ae:	d50b      	bpl.n	800a0c8 <__srefill_r+0x70>
 800a0b0:	4621      	mov	r1, r4
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	f7ff f8a6 	bl	8009204 <_fflush_r>
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	d1e0      	bne.n	800a07e <__srefill_r+0x26>
 800a0bc:	89a3      	ldrh	r3, [r4, #12]
 800a0be:	60a0      	str	r0, [r4, #8]
 800a0c0:	f023 0308 	bic.w	r3, r3, #8
 800a0c4:	81a3      	strh	r3, [r4, #12]
 800a0c6:	61a0      	str	r0, [r4, #24]
 800a0c8:	89a3      	ldrh	r3, [r4, #12]
 800a0ca:	f043 0304 	orr.w	r3, r3, #4
 800a0ce:	81a3      	strh	r3, [r4, #12]
 800a0d0:	6923      	ldr	r3, [r4, #16]
 800a0d2:	b91b      	cbnz	r3, 800a0dc <__srefill_r+0x84>
 800a0d4:	4621      	mov	r1, r4
 800a0d6:	4628      	mov	r0, r5
 800a0d8:	f7ff f9da 	bl	8009490 <__smakebuf_r>
 800a0dc:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800a0e0:	b2be      	uxth	r6, r7
 800a0e2:	07b3      	lsls	r3, r6, #30
 800a0e4:	d00f      	beq.n	800a106 <__srefill_r+0xae>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	81a3      	strh	r3, [r4, #12]
 800a0ea:	4b1f      	ldr	r3, [pc, #124]	; (800a168 <__srefill_r+0x110>)
 800a0ec:	491f      	ldr	r1, [pc, #124]	; (800a16c <__srefill_r+0x114>)
 800a0ee:	6818      	ldr	r0, [r3, #0]
 800a0f0:	f006 0609 	and.w	r6, r6, #9
 800a0f4:	f7ff f96e 	bl	80093d4 <_fwalk>
 800a0f8:	2e09      	cmp	r6, #9
 800a0fa:	81a7      	strh	r7, [r4, #12]
 800a0fc:	d103      	bne.n	800a106 <__srefill_r+0xae>
 800a0fe:	4621      	mov	r1, r4
 800a100:	4628      	mov	r0, r5
 800a102:	f7fe fff9 	bl	80090f8 <__sflush_r>
 800a106:	6922      	ldr	r2, [r4, #16]
 800a108:	6022      	str	r2, [r4, #0]
 800a10a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a10c:	6963      	ldr	r3, [r4, #20]
 800a10e:	6a21      	ldr	r1, [r4, #32]
 800a110:	4628      	mov	r0, r5
 800a112:	47b0      	blx	r6
 800a114:	2800      	cmp	r0, #0
 800a116:	6060      	str	r0, [r4, #4]
 800a118:	dc1d      	bgt.n	800a156 <__srefill_r+0xfe>
 800a11a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a11e:	bf17      	itett	ne
 800a120:	2200      	movne	r2, #0
 800a122:	f043 0320 	orreq.w	r3, r3, #32
 800a126:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800a12a:	6062      	strne	r2, [r4, #4]
 800a12c:	81a3      	strh	r3, [r4, #12]
 800a12e:	e7a6      	b.n	800a07e <__srefill_r+0x26>
 800a130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a132:	2900      	cmp	r1, #0
 800a134:	d0cc      	beq.n	800a0d0 <__srefill_r+0x78>
 800a136:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a13a:	4299      	cmp	r1, r3
 800a13c:	d002      	beq.n	800a144 <__srefill_r+0xec>
 800a13e:	4628      	mov	r0, r5
 800a140:	f7fe fd20 	bl	8008b84 <_free_r>
 800a144:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a146:	6063      	str	r3, [r4, #4]
 800a148:	2000      	movs	r0, #0
 800a14a:	6360      	str	r0, [r4, #52]	; 0x34
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d0bf      	beq.n	800a0d0 <__srefill_r+0x78>
 800a150:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a152:	6023      	str	r3, [r4, #0]
 800a154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a156:	2000      	movs	r0, #0
 800a158:	e7fc      	b.n	800a154 <__srefill_r+0xfc>
 800a15a:	bf00      	nop
 800a15c:	0800add4 	.word	0x0800add4
 800a160:	0800adf4 	.word	0x0800adf4
 800a164:	0800adb4 	.word	0x0800adb4
 800a168:	0800adb0 	.word	0x0800adb0
 800a16c:	0800a045 	.word	0x0800a045

0800a170 <__sccl>:
 800a170:	b570      	push	{r4, r5, r6, lr}
 800a172:	780b      	ldrb	r3, [r1, #0]
 800a174:	2b5e      	cmp	r3, #94	; 0x5e
 800a176:	bf13      	iteet	ne
 800a178:	1c4a      	addne	r2, r1, #1
 800a17a:	1c8a      	addeq	r2, r1, #2
 800a17c:	784b      	ldrbeq	r3, [r1, #1]
 800a17e:	2100      	movne	r1, #0
 800a180:	bf08      	it	eq
 800a182:	2101      	moveq	r1, #1
 800a184:	1e44      	subs	r4, r0, #1
 800a186:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800a18a:	f804 1f01 	strb.w	r1, [r4, #1]!
 800a18e:	42ac      	cmp	r4, r5
 800a190:	d1fb      	bne.n	800a18a <__sccl+0x1a>
 800a192:	b913      	cbnz	r3, 800a19a <__sccl+0x2a>
 800a194:	3a01      	subs	r2, #1
 800a196:	4610      	mov	r0, r2
 800a198:	bd70      	pop	{r4, r5, r6, pc}
 800a19a:	f081 0401 	eor.w	r4, r1, #1
 800a19e:	54c4      	strb	r4, [r0, r3]
 800a1a0:	1c51      	adds	r1, r2, #1
 800a1a2:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800a1a6:	2d2d      	cmp	r5, #45	; 0x2d
 800a1a8:	f101 36ff 	add.w	r6, r1, #4294967295
 800a1ac:	460a      	mov	r2, r1
 800a1ae:	d006      	beq.n	800a1be <__sccl+0x4e>
 800a1b0:	2d5d      	cmp	r5, #93	; 0x5d
 800a1b2:	d0f0      	beq.n	800a196 <__sccl+0x26>
 800a1b4:	b90d      	cbnz	r5, 800a1ba <__sccl+0x4a>
 800a1b6:	4632      	mov	r2, r6
 800a1b8:	e7ed      	b.n	800a196 <__sccl+0x26>
 800a1ba:	462b      	mov	r3, r5
 800a1bc:	e7ef      	b.n	800a19e <__sccl+0x2e>
 800a1be:	780e      	ldrb	r6, [r1, #0]
 800a1c0:	2e5d      	cmp	r6, #93	; 0x5d
 800a1c2:	d0fa      	beq.n	800a1ba <__sccl+0x4a>
 800a1c4:	42b3      	cmp	r3, r6
 800a1c6:	dcf8      	bgt.n	800a1ba <__sccl+0x4a>
 800a1c8:	3301      	adds	r3, #1
 800a1ca:	429e      	cmp	r6, r3
 800a1cc:	54c4      	strb	r4, [r0, r3]
 800a1ce:	dcfb      	bgt.n	800a1c8 <__sccl+0x58>
 800a1d0:	3102      	adds	r1, #2
 800a1d2:	e7e6      	b.n	800a1a2 <__sccl+0x32>

0800a1d4 <__sread>:
 800a1d4:	b510      	push	{r4, lr}
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1dc:	f000 faae 	bl	800a73c <_read_r>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	bfab      	itete	ge
 800a1e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a1e6:	89a3      	ldrhlt	r3, [r4, #12]
 800a1e8:	181b      	addge	r3, r3, r0
 800a1ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1ee:	bfac      	ite	ge
 800a1f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a1f2:	81a3      	strhlt	r3, [r4, #12]
 800a1f4:	bd10      	pop	{r4, pc}

0800a1f6 <__swrite>:
 800a1f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1fa:	461f      	mov	r7, r3
 800a1fc:	898b      	ldrh	r3, [r1, #12]
 800a1fe:	05db      	lsls	r3, r3, #23
 800a200:	4605      	mov	r5, r0
 800a202:	460c      	mov	r4, r1
 800a204:	4616      	mov	r6, r2
 800a206:	d505      	bpl.n	800a214 <__swrite+0x1e>
 800a208:	2302      	movs	r3, #2
 800a20a:	2200      	movs	r2, #0
 800a20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a210:	f000 fa3e 	bl	800a690 <_lseek_r>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a21a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	4632      	mov	r2, r6
 800a222:	463b      	mov	r3, r7
 800a224:	4628      	mov	r0, r5
 800a226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a22a:	f000 b9db 	b.w	800a5e4 <_write_r>

0800a22e <__sseek>:
 800a22e:	b510      	push	{r4, lr}
 800a230:	460c      	mov	r4, r1
 800a232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a236:	f000 fa2b 	bl	800a690 <_lseek_r>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	bf15      	itete	ne
 800a240:	6560      	strne	r0, [r4, #84]	; 0x54
 800a242:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a246:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a24a:	81a3      	strheq	r3, [r4, #12]
 800a24c:	bf18      	it	ne
 800a24e:	81a3      	strhne	r3, [r4, #12]
 800a250:	bd10      	pop	{r4, pc}

0800a252 <__sclose>:
 800a252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a256:	f000 b9d7 	b.w	800a608 <_close_r>

0800a25a <_strtol_l.isra.0>:
 800a25a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a25e:	4680      	mov	r8, r0
 800a260:	4689      	mov	r9, r1
 800a262:	4692      	mov	sl, r2
 800a264:	461e      	mov	r6, r3
 800a266:	460f      	mov	r7, r1
 800a268:	463d      	mov	r5, r7
 800a26a:	9808      	ldr	r0, [sp, #32]
 800a26c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a270:	f000 f9fc 	bl	800a66c <__locale_ctype_ptr_l>
 800a274:	4420      	add	r0, r4
 800a276:	7843      	ldrb	r3, [r0, #1]
 800a278:	f013 0308 	ands.w	r3, r3, #8
 800a27c:	d132      	bne.n	800a2e4 <_strtol_l.isra.0+0x8a>
 800a27e:	2c2d      	cmp	r4, #45	; 0x2d
 800a280:	d132      	bne.n	800a2e8 <_strtol_l.isra.0+0x8e>
 800a282:	787c      	ldrb	r4, [r7, #1]
 800a284:	1cbd      	adds	r5, r7, #2
 800a286:	2201      	movs	r2, #1
 800a288:	2e00      	cmp	r6, #0
 800a28a:	d05d      	beq.n	800a348 <_strtol_l.isra.0+0xee>
 800a28c:	2e10      	cmp	r6, #16
 800a28e:	d109      	bne.n	800a2a4 <_strtol_l.isra.0+0x4a>
 800a290:	2c30      	cmp	r4, #48	; 0x30
 800a292:	d107      	bne.n	800a2a4 <_strtol_l.isra.0+0x4a>
 800a294:	782b      	ldrb	r3, [r5, #0]
 800a296:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a29a:	2b58      	cmp	r3, #88	; 0x58
 800a29c:	d14f      	bne.n	800a33e <_strtol_l.isra.0+0xe4>
 800a29e:	786c      	ldrb	r4, [r5, #1]
 800a2a0:	2610      	movs	r6, #16
 800a2a2:	3502      	adds	r5, #2
 800a2a4:	2a00      	cmp	r2, #0
 800a2a6:	bf14      	ite	ne
 800a2a8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a2ac:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a2b0:	2700      	movs	r7, #0
 800a2b2:	fbb1 fcf6 	udiv	ip, r1, r6
 800a2b6:	4638      	mov	r0, r7
 800a2b8:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a2bc:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a2c0:	2b09      	cmp	r3, #9
 800a2c2:	d817      	bhi.n	800a2f4 <_strtol_l.isra.0+0x9a>
 800a2c4:	461c      	mov	r4, r3
 800a2c6:	42a6      	cmp	r6, r4
 800a2c8:	dd23      	ble.n	800a312 <_strtol_l.isra.0+0xb8>
 800a2ca:	1c7b      	adds	r3, r7, #1
 800a2cc:	d007      	beq.n	800a2de <_strtol_l.isra.0+0x84>
 800a2ce:	4584      	cmp	ip, r0
 800a2d0:	d31c      	bcc.n	800a30c <_strtol_l.isra.0+0xb2>
 800a2d2:	d101      	bne.n	800a2d8 <_strtol_l.isra.0+0x7e>
 800a2d4:	45a6      	cmp	lr, r4
 800a2d6:	db19      	blt.n	800a30c <_strtol_l.isra.0+0xb2>
 800a2d8:	fb00 4006 	mla	r0, r0, r6, r4
 800a2dc:	2701      	movs	r7, #1
 800a2de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2e2:	e7eb      	b.n	800a2bc <_strtol_l.isra.0+0x62>
 800a2e4:	462f      	mov	r7, r5
 800a2e6:	e7bf      	b.n	800a268 <_strtol_l.isra.0+0xe>
 800a2e8:	2c2b      	cmp	r4, #43	; 0x2b
 800a2ea:	bf04      	itt	eq
 800a2ec:	1cbd      	addeq	r5, r7, #2
 800a2ee:	787c      	ldrbeq	r4, [r7, #1]
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	e7c9      	b.n	800a288 <_strtol_l.isra.0+0x2e>
 800a2f4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a2f8:	2b19      	cmp	r3, #25
 800a2fa:	d801      	bhi.n	800a300 <_strtol_l.isra.0+0xa6>
 800a2fc:	3c37      	subs	r4, #55	; 0x37
 800a2fe:	e7e2      	b.n	800a2c6 <_strtol_l.isra.0+0x6c>
 800a300:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a304:	2b19      	cmp	r3, #25
 800a306:	d804      	bhi.n	800a312 <_strtol_l.isra.0+0xb8>
 800a308:	3c57      	subs	r4, #87	; 0x57
 800a30a:	e7dc      	b.n	800a2c6 <_strtol_l.isra.0+0x6c>
 800a30c:	f04f 37ff 	mov.w	r7, #4294967295
 800a310:	e7e5      	b.n	800a2de <_strtol_l.isra.0+0x84>
 800a312:	1c7b      	adds	r3, r7, #1
 800a314:	d108      	bne.n	800a328 <_strtol_l.isra.0+0xce>
 800a316:	2322      	movs	r3, #34	; 0x22
 800a318:	f8c8 3000 	str.w	r3, [r8]
 800a31c:	4608      	mov	r0, r1
 800a31e:	f1ba 0f00 	cmp.w	sl, #0
 800a322:	d107      	bne.n	800a334 <_strtol_l.isra.0+0xda>
 800a324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a328:	b102      	cbz	r2, 800a32c <_strtol_l.isra.0+0xd2>
 800a32a:	4240      	negs	r0, r0
 800a32c:	f1ba 0f00 	cmp.w	sl, #0
 800a330:	d0f8      	beq.n	800a324 <_strtol_l.isra.0+0xca>
 800a332:	b10f      	cbz	r7, 800a338 <_strtol_l.isra.0+0xde>
 800a334:	f105 39ff 	add.w	r9, r5, #4294967295
 800a338:	f8ca 9000 	str.w	r9, [sl]
 800a33c:	e7f2      	b.n	800a324 <_strtol_l.isra.0+0xca>
 800a33e:	2430      	movs	r4, #48	; 0x30
 800a340:	2e00      	cmp	r6, #0
 800a342:	d1af      	bne.n	800a2a4 <_strtol_l.isra.0+0x4a>
 800a344:	2608      	movs	r6, #8
 800a346:	e7ad      	b.n	800a2a4 <_strtol_l.isra.0+0x4a>
 800a348:	2c30      	cmp	r4, #48	; 0x30
 800a34a:	d0a3      	beq.n	800a294 <_strtol_l.isra.0+0x3a>
 800a34c:	260a      	movs	r6, #10
 800a34e:	e7a9      	b.n	800a2a4 <_strtol_l.isra.0+0x4a>

0800a350 <_strtol_r>:
 800a350:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a352:	4c06      	ldr	r4, [pc, #24]	; (800a36c <_strtol_r+0x1c>)
 800a354:	4d06      	ldr	r5, [pc, #24]	; (800a370 <_strtol_r+0x20>)
 800a356:	6824      	ldr	r4, [r4, #0]
 800a358:	6a24      	ldr	r4, [r4, #32]
 800a35a:	2c00      	cmp	r4, #0
 800a35c:	bf08      	it	eq
 800a35e:	462c      	moveq	r4, r5
 800a360:	9400      	str	r4, [sp, #0]
 800a362:	f7ff ff7a 	bl	800a25a <_strtol_l.isra.0>
 800a366:	b003      	add	sp, #12
 800a368:	bd30      	pop	{r4, r5, pc}
 800a36a:	bf00      	nop
 800a36c:	20000168 	.word	0x20000168
 800a370:	200001cc 	.word	0x200001cc

0800a374 <_strtoul_l.isra.0>:
 800a374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a378:	4680      	mov	r8, r0
 800a37a:	4689      	mov	r9, r1
 800a37c:	4692      	mov	sl, r2
 800a37e:	461e      	mov	r6, r3
 800a380:	460f      	mov	r7, r1
 800a382:	463d      	mov	r5, r7
 800a384:	9808      	ldr	r0, [sp, #32]
 800a386:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a38a:	f000 f96f 	bl	800a66c <__locale_ctype_ptr_l>
 800a38e:	4420      	add	r0, r4
 800a390:	7843      	ldrb	r3, [r0, #1]
 800a392:	f013 0308 	ands.w	r3, r3, #8
 800a396:	d130      	bne.n	800a3fa <_strtoul_l.isra.0+0x86>
 800a398:	2c2d      	cmp	r4, #45	; 0x2d
 800a39a:	d130      	bne.n	800a3fe <_strtoul_l.isra.0+0x8a>
 800a39c:	787c      	ldrb	r4, [r7, #1]
 800a39e:	1cbd      	adds	r5, r7, #2
 800a3a0:	2101      	movs	r1, #1
 800a3a2:	2e00      	cmp	r6, #0
 800a3a4:	d05c      	beq.n	800a460 <_strtoul_l.isra.0+0xec>
 800a3a6:	2e10      	cmp	r6, #16
 800a3a8:	d109      	bne.n	800a3be <_strtoul_l.isra.0+0x4a>
 800a3aa:	2c30      	cmp	r4, #48	; 0x30
 800a3ac:	d107      	bne.n	800a3be <_strtoul_l.isra.0+0x4a>
 800a3ae:	782b      	ldrb	r3, [r5, #0]
 800a3b0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a3b4:	2b58      	cmp	r3, #88	; 0x58
 800a3b6:	d14e      	bne.n	800a456 <_strtoul_l.isra.0+0xe2>
 800a3b8:	786c      	ldrb	r4, [r5, #1]
 800a3ba:	2610      	movs	r6, #16
 800a3bc:	3502      	adds	r5, #2
 800a3be:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	fbb2 f2f6 	udiv	r2, r2, r6
 800a3c8:	fb06 fc02 	mul.w	ip, r6, r2
 800a3cc:	ea6f 0c0c 	mvn.w	ip, ip
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a3d6:	2f09      	cmp	r7, #9
 800a3d8:	d817      	bhi.n	800a40a <_strtoul_l.isra.0+0x96>
 800a3da:	463c      	mov	r4, r7
 800a3dc:	42a6      	cmp	r6, r4
 800a3de:	dd23      	ble.n	800a428 <_strtoul_l.isra.0+0xb4>
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	db1e      	blt.n	800a422 <_strtoul_l.isra.0+0xae>
 800a3e4:	4282      	cmp	r2, r0
 800a3e6:	d31c      	bcc.n	800a422 <_strtoul_l.isra.0+0xae>
 800a3e8:	d101      	bne.n	800a3ee <_strtoul_l.isra.0+0x7a>
 800a3ea:	45a4      	cmp	ip, r4
 800a3ec:	db19      	blt.n	800a422 <_strtoul_l.isra.0+0xae>
 800a3ee:	fb00 4006 	mla	r0, r0, r6, r4
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3f8:	e7eb      	b.n	800a3d2 <_strtoul_l.isra.0+0x5e>
 800a3fa:	462f      	mov	r7, r5
 800a3fc:	e7c1      	b.n	800a382 <_strtoul_l.isra.0+0xe>
 800a3fe:	2c2b      	cmp	r4, #43	; 0x2b
 800a400:	bf04      	itt	eq
 800a402:	1cbd      	addeq	r5, r7, #2
 800a404:	787c      	ldrbeq	r4, [r7, #1]
 800a406:	4619      	mov	r1, r3
 800a408:	e7cb      	b.n	800a3a2 <_strtoul_l.isra.0+0x2e>
 800a40a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a40e:	2f19      	cmp	r7, #25
 800a410:	d801      	bhi.n	800a416 <_strtoul_l.isra.0+0xa2>
 800a412:	3c37      	subs	r4, #55	; 0x37
 800a414:	e7e2      	b.n	800a3dc <_strtoul_l.isra.0+0x68>
 800a416:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a41a:	2f19      	cmp	r7, #25
 800a41c:	d804      	bhi.n	800a428 <_strtoul_l.isra.0+0xb4>
 800a41e:	3c57      	subs	r4, #87	; 0x57
 800a420:	e7dc      	b.n	800a3dc <_strtoul_l.isra.0+0x68>
 800a422:	f04f 33ff 	mov.w	r3, #4294967295
 800a426:	e7e5      	b.n	800a3f4 <_strtoul_l.isra.0+0x80>
 800a428:	2b00      	cmp	r3, #0
 800a42a:	da09      	bge.n	800a440 <_strtoul_l.isra.0+0xcc>
 800a42c:	2322      	movs	r3, #34	; 0x22
 800a42e:	f8c8 3000 	str.w	r3, [r8]
 800a432:	f04f 30ff 	mov.w	r0, #4294967295
 800a436:	f1ba 0f00 	cmp.w	sl, #0
 800a43a:	d107      	bne.n	800a44c <_strtoul_l.isra.0+0xd8>
 800a43c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a440:	b101      	cbz	r1, 800a444 <_strtoul_l.isra.0+0xd0>
 800a442:	4240      	negs	r0, r0
 800a444:	f1ba 0f00 	cmp.w	sl, #0
 800a448:	d0f8      	beq.n	800a43c <_strtoul_l.isra.0+0xc8>
 800a44a:	b10b      	cbz	r3, 800a450 <_strtoul_l.isra.0+0xdc>
 800a44c:	f105 39ff 	add.w	r9, r5, #4294967295
 800a450:	f8ca 9000 	str.w	r9, [sl]
 800a454:	e7f2      	b.n	800a43c <_strtoul_l.isra.0+0xc8>
 800a456:	2430      	movs	r4, #48	; 0x30
 800a458:	2e00      	cmp	r6, #0
 800a45a:	d1b0      	bne.n	800a3be <_strtoul_l.isra.0+0x4a>
 800a45c:	2608      	movs	r6, #8
 800a45e:	e7ae      	b.n	800a3be <_strtoul_l.isra.0+0x4a>
 800a460:	2c30      	cmp	r4, #48	; 0x30
 800a462:	d0a4      	beq.n	800a3ae <_strtoul_l.isra.0+0x3a>
 800a464:	260a      	movs	r6, #10
 800a466:	e7aa      	b.n	800a3be <_strtoul_l.isra.0+0x4a>

0800a468 <_strtoul_r>:
 800a468:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a46a:	4c06      	ldr	r4, [pc, #24]	; (800a484 <_strtoul_r+0x1c>)
 800a46c:	4d06      	ldr	r5, [pc, #24]	; (800a488 <_strtoul_r+0x20>)
 800a46e:	6824      	ldr	r4, [r4, #0]
 800a470:	6a24      	ldr	r4, [r4, #32]
 800a472:	2c00      	cmp	r4, #0
 800a474:	bf08      	it	eq
 800a476:	462c      	moveq	r4, r5
 800a478:	9400      	str	r4, [sp, #0]
 800a47a:	f7ff ff7b 	bl	800a374 <_strtoul_l.isra.0>
 800a47e:	b003      	add	sp, #12
 800a480:	bd30      	pop	{r4, r5, pc}
 800a482:	bf00      	nop
 800a484:	20000168 	.word	0x20000168
 800a488:	200001cc 	.word	0x200001cc

0800a48c <__submore>:
 800a48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a490:	460c      	mov	r4, r1
 800a492:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a494:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a498:	4299      	cmp	r1, r3
 800a49a:	d11d      	bne.n	800a4d8 <__submore+0x4c>
 800a49c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a4a0:	f7fe fbbe 	bl	8008c20 <_malloc_r>
 800a4a4:	b918      	cbnz	r0, 800a4ae <__submore+0x22>
 800a4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4b2:	63a3      	str	r3, [r4, #56]	; 0x38
 800a4b4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a4b8:	6360      	str	r0, [r4, #52]	; 0x34
 800a4ba:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a4be:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a4c2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a4c6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a4ca:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a4ce:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a4d2:	6020      	str	r0, [r4, #0]
 800a4d4:	2000      	movs	r0, #0
 800a4d6:	e7e8      	b.n	800a4aa <__submore+0x1e>
 800a4d8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a4da:	0077      	lsls	r7, r6, #1
 800a4dc:	463a      	mov	r2, r7
 800a4de:	f000 f906 	bl	800a6ee <_realloc_r>
 800a4e2:	4605      	mov	r5, r0
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d0de      	beq.n	800a4a6 <__submore+0x1a>
 800a4e8:	eb00 0806 	add.w	r8, r0, r6
 800a4ec:	4601      	mov	r1, r0
 800a4ee:	4632      	mov	r2, r6
 800a4f0:	4640      	mov	r0, r8
 800a4f2:	f000 f8f1 	bl	800a6d8 <memcpy>
 800a4f6:	f8c4 8000 	str.w	r8, [r4]
 800a4fa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a4fe:	e7e9      	b.n	800a4d4 <__submore+0x48>

0800a500 <_ungetc_r>:
 800a500:	1c4b      	adds	r3, r1, #1
 800a502:	b570      	push	{r4, r5, r6, lr}
 800a504:	4606      	mov	r6, r0
 800a506:	460d      	mov	r5, r1
 800a508:	4614      	mov	r4, r2
 800a50a:	d103      	bne.n	800a514 <_ungetc_r+0x14>
 800a50c:	f04f 35ff 	mov.w	r5, #4294967295
 800a510:	4628      	mov	r0, r5
 800a512:	bd70      	pop	{r4, r5, r6, pc}
 800a514:	b118      	cbz	r0, 800a51e <_ungetc_r+0x1e>
 800a516:	6983      	ldr	r3, [r0, #24]
 800a518:	b90b      	cbnz	r3, 800a51e <_ungetc_r+0x1e>
 800a51a:	f7fe feef 	bl	80092fc <__sinit>
 800a51e:	4b2e      	ldr	r3, [pc, #184]	; (800a5d8 <_ungetc_r+0xd8>)
 800a520:	429c      	cmp	r4, r3
 800a522:	d12c      	bne.n	800a57e <_ungetc_r+0x7e>
 800a524:	6874      	ldr	r4, [r6, #4]
 800a526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a52a:	f023 0320 	bic.w	r3, r3, #32
 800a52e:	81a3      	strh	r3, [r4, #12]
 800a530:	b29b      	uxth	r3, r3
 800a532:	0759      	lsls	r1, r3, #29
 800a534:	d413      	bmi.n	800a55e <_ungetc_r+0x5e>
 800a536:	06da      	lsls	r2, r3, #27
 800a538:	d5e8      	bpl.n	800a50c <_ungetc_r+0xc>
 800a53a:	071b      	lsls	r3, r3, #28
 800a53c:	d50b      	bpl.n	800a556 <_ungetc_r+0x56>
 800a53e:	4621      	mov	r1, r4
 800a540:	4630      	mov	r0, r6
 800a542:	f7fe fe5f 	bl	8009204 <_fflush_r>
 800a546:	2800      	cmp	r0, #0
 800a548:	d1e0      	bne.n	800a50c <_ungetc_r+0xc>
 800a54a:	89a3      	ldrh	r3, [r4, #12]
 800a54c:	60a0      	str	r0, [r4, #8]
 800a54e:	f023 0308 	bic.w	r3, r3, #8
 800a552:	81a3      	strh	r3, [r4, #12]
 800a554:	61a0      	str	r0, [r4, #24]
 800a556:	89a3      	ldrh	r3, [r4, #12]
 800a558:	f043 0304 	orr.w	r3, r3, #4
 800a55c:	81a3      	strh	r3, [r4, #12]
 800a55e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a560:	6862      	ldr	r2, [r4, #4]
 800a562:	b2ed      	uxtb	r5, r5
 800a564:	b1e3      	cbz	r3, 800a5a0 <_ungetc_r+0xa0>
 800a566:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a568:	4293      	cmp	r3, r2
 800a56a:	dd12      	ble.n	800a592 <_ungetc_r+0x92>
 800a56c:	6823      	ldr	r3, [r4, #0]
 800a56e:	1e5a      	subs	r2, r3, #1
 800a570:	6022      	str	r2, [r4, #0]
 800a572:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a576:	6863      	ldr	r3, [r4, #4]
 800a578:	3301      	adds	r3, #1
 800a57a:	6063      	str	r3, [r4, #4]
 800a57c:	e7c8      	b.n	800a510 <_ungetc_r+0x10>
 800a57e:	4b17      	ldr	r3, [pc, #92]	; (800a5dc <_ungetc_r+0xdc>)
 800a580:	429c      	cmp	r4, r3
 800a582:	d101      	bne.n	800a588 <_ungetc_r+0x88>
 800a584:	68b4      	ldr	r4, [r6, #8]
 800a586:	e7ce      	b.n	800a526 <_ungetc_r+0x26>
 800a588:	4b15      	ldr	r3, [pc, #84]	; (800a5e0 <_ungetc_r+0xe0>)
 800a58a:	429c      	cmp	r4, r3
 800a58c:	bf08      	it	eq
 800a58e:	68f4      	ldreq	r4, [r6, #12]
 800a590:	e7c9      	b.n	800a526 <_ungetc_r+0x26>
 800a592:	4621      	mov	r1, r4
 800a594:	4630      	mov	r0, r6
 800a596:	f7ff ff79 	bl	800a48c <__submore>
 800a59a:	2800      	cmp	r0, #0
 800a59c:	d0e6      	beq.n	800a56c <_ungetc_r+0x6c>
 800a59e:	e7b5      	b.n	800a50c <_ungetc_r+0xc>
 800a5a0:	6921      	ldr	r1, [r4, #16]
 800a5a2:	6823      	ldr	r3, [r4, #0]
 800a5a4:	b151      	cbz	r1, 800a5bc <_ungetc_r+0xbc>
 800a5a6:	4299      	cmp	r1, r3
 800a5a8:	d208      	bcs.n	800a5bc <_ungetc_r+0xbc>
 800a5aa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a5ae:	42a9      	cmp	r1, r5
 800a5b0:	d104      	bne.n	800a5bc <_ungetc_r+0xbc>
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	3201      	adds	r2, #1
 800a5b6:	6023      	str	r3, [r4, #0]
 800a5b8:	6062      	str	r2, [r4, #4]
 800a5ba:	e7a9      	b.n	800a510 <_ungetc_r+0x10>
 800a5bc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a5c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5c4:	6363      	str	r3, [r4, #52]	; 0x34
 800a5c6:	2303      	movs	r3, #3
 800a5c8:	63a3      	str	r3, [r4, #56]	; 0x38
 800a5ca:	4623      	mov	r3, r4
 800a5cc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	e7d1      	b.n	800a57a <_ungetc_r+0x7a>
 800a5d6:	bf00      	nop
 800a5d8:	0800add4 	.word	0x0800add4
 800a5dc:	0800adf4 	.word	0x0800adf4
 800a5e0:	0800adb4 	.word	0x0800adb4

0800a5e4 <_write_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	4c07      	ldr	r4, [pc, #28]	; (800a604 <_write_r+0x20>)
 800a5e8:	4605      	mov	r5, r0
 800a5ea:	4608      	mov	r0, r1
 800a5ec:	4611      	mov	r1, r2
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	6022      	str	r2, [r4, #0]
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	f7f7 fbb4 	bl	8001d60 <_write>
 800a5f8:	1c43      	adds	r3, r0, #1
 800a5fa:	d102      	bne.n	800a602 <_write_r+0x1e>
 800a5fc:	6823      	ldr	r3, [r4, #0]
 800a5fe:	b103      	cbz	r3, 800a602 <_write_r+0x1e>
 800a600:	602b      	str	r3, [r5, #0]
 800a602:	bd38      	pop	{r3, r4, r5, pc}
 800a604:	20000638 	.word	0x20000638

0800a608 <_close_r>:
 800a608:	b538      	push	{r3, r4, r5, lr}
 800a60a:	4c06      	ldr	r4, [pc, #24]	; (800a624 <_close_r+0x1c>)
 800a60c:	2300      	movs	r3, #0
 800a60e:	4605      	mov	r5, r0
 800a610:	4608      	mov	r0, r1
 800a612:	6023      	str	r3, [r4, #0]
 800a614:	f7f7 fbd0 	bl	8001db8 <_close>
 800a618:	1c43      	adds	r3, r0, #1
 800a61a:	d102      	bne.n	800a622 <_close_r+0x1a>
 800a61c:	6823      	ldr	r3, [r4, #0]
 800a61e:	b103      	cbz	r3, 800a622 <_close_r+0x1a>
 800a620:	602b      	str	r3, [r5, #0]
 800a622:	bd38      	pop	{r3, r4, r5, pc}
 800a624:	20000638 	.word	0x20000638

0800a628 <_fstat_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4c07      	ldr	r4, [pc, #28]	; (800a648 <_fstat_r+0x20>)
 800a62c:	2300      	movs	r3, #0
 800a62e:	4605      	mov	r5, r0
 800a630:	4608      	mov	r0, r1
 800a632:	4611      	mov	r1, r2
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	f7f7 fc0f 	bl	8001e58 <_fstat>
 800a63a:	1c43      	adds	r3, r0, #1
 800a63c:	d102      	bne.n	800a644 <_fstat_r+0x1c>
 800a63e:	6823      	ldr	r3, [r4, #0]
 800a640:	b103      	cbz	r3, 800a644 <_fstat_r+0x1c>
 800a642:	602b      	str	r3, [r5, #0]
 800a644:	bd38      	pop	{r3, r4, r5, pc}
 800a646:	bf00      	nop
 800a648:	20000638 	.word	0x20000638

0800a64c <_isatty_r>:
 800a64c:	b538      	push	{r3, r4, r5, lr}
 800a64e:	4c06      	ldr	r4, [pc, #24]	; (800a668 <_isatty_r+0x1c>)
 800a650:	2300      	movs	r3, #0
 800a652:	4605      	mov	r5, r0
 800a654:	4608      	mov	r0, r1
 800a656:	6023      	str	r3, [r4, #0]
 800a658:	f7f7 fb6c 	bl	8001d34 <_isatty>
 800a65c:	1c43      	adds	r3, r0, #1
 800a65e:	d102      	bne.n	800a666 <_isatty_r+0x1a>
 800a660:	6823      	ldr	r3, [r4, #0]
 800a662:	b103      	cbz	r3, 800a666 <_isatty_r+0x1a>
 800a664:	602b      	str	r3, [r5, #0]
 800a666:	bd38      	pop	{r3, r4, r5, pc}
 800a668:	20000638 	.word	0x20000638

0800a66c <__locale_ctype_ptr_l>:
 800a66c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a670:	4770      	bx	lr
	...

0800a674 <__locale_ctype_ptr>:
 800a674:	4b04      	ldr	r3, [pc, #16]	; (800a688 <__locale_ctype_ptr+0x14>)
 800a676:	4a05      	ldr	r2, [pc, #20]	; (800a68c <__locale_ctype_ptr+0x18>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	6a1b      	ldr	r3, [r3, #32]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	bf08      	it	eq
 800a680:	4613      	moveq	r3, r2
 800a682:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800a686:	4770      	bx	lr
 800a688:	20000168 	.word	0x20000168
 800a68c:	200001cc 	.word	0x200001cc

0800a690 <_lseek_r>:
 800a690:	b538      	push	{r3, r4, r5, lr}
 800a692:	4c07      	ldr	r4, [pc, #28]	; (800a6b0 <_lseek_r+0x20>)
 800a694:	4605      	mov	r5, r0
 800a696:	4608      	mov	r0, r1
 800a698:	4611      	mov	r1, r2
 800a69a:	2200      	movs	r2, #0
 800a69c:	6022      	str	r2, [r4, #0]
 800a69e:	461a      	mov	r2, r3
 800a6a0:	f7f7 fba1 	bl	8001de6 <_lseek>
 800a6a4:	1c43      	adds	r3, r0, #1
 800a6a6:	d102      	bne.n	800a6ae <_lseek_r+0x1e>
 800a6a8:	6823      	ldr	r3, [r4, #0]
 800a6aa:	b103      	cbz	r3, 800a6ae <_lseek_r+0x1e>
 800a6ac:	602b      	str	r3, [r5, #0]
 800a6ae:	bd38      	pop	{r3, r4, r5, pc}
 800a6b0:	20000638 	.word	0x20000638

0800a6b4 <__ascii_mbtowc>:
 800a6b4:	b082      	sub	sp, #8
 800a6b6:	b901      	cbnz	r1, 800a6ba <__ascii_mbtowc+0x6>
 800a6b8:	a901      	add	r1, sp, #4
 800a6ba:	b142      	cbz	r2, 800a6ce <__ascii_mbtowc+0x1a>
 800a6bc:	b14b      	cbz	r3, 800a6d2 <__ascii_mbtowc+0x1e>
 800a6be:	7813      	ldrb	r3, [r2, #0]
 800a6c0:	600b      	str	r3, [r1, #0]
 800a6c2:	7812      	ldrb	r2, [r2, #0]
 800a6c4:	1c10      	adds	r0, r2, #0
 800a6c6:	bf18      	it	ne
 800a6c8:	2001      	movne	r0, #1
 800a6ca:	b002      	add	sp, #8
 800a6cc:	4770      	bx	lr
 800a6ce:	4610      	mov	r0, r2
 800a6d0:	e7fb      	b.n	800a6ca <__ascii_mbtowc+0x16>
 800a6d2:	f06f 0001 	mvn.w	r0, #1
 800a6d6:	e7f8      	b.n	800a6ca <__ascii_mbtowc+0x16>

0800a6d8 <memcpy>:
 800a6d8:	b510      	push	{r4, lr}
 800a6da:	1e43      	subs	r3, r0, #1
 800a6dc:	440a      	add	r2, r1
 800a6de:	4291      	cmp	r1, r2
 800a6e0:	d100      	bne.n	800a6e4 <memcpy+0xc>
 800a6e2:	bd10      	pop	{r4, pc}
 800a6e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6ec:	e7f7      	b.n	800a6de <memcpy+0x6>

0800a6ee <_realloc_r>:
 800a6ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6f0:	4607      	mov	r7, r0
 800a6f2:	4614      	mov	r4, r2
 800a6f4:	460e      	mov	r6, r1
 800a6f6:	b921      	cbnz	r1, 800a702 <_realloc_r+0x14>
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a6fe:	f7fe ba8f 	b.w	8008c20 <_malloc_r>
 800a702:	b922      	cbnz	r2, 800a70e <_realloc_r+0x20>
 800a704:	f7fe fa3e 	bl	8008b84 <_free_r>
 800a708:	4625      	mov	r5, r4
 800a70a:	4628      	mov	r0, r5
 800a70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a70e:	f000 f834 	bl	800a77a <_malloc_usable_size_r>
 800a712:	42a0      	cmp	r0, r4
 800a714:	d20f      	bcs.n	800a736 <_realloc_r+0x48>
 800a716:	4621      	mov	r1, r4
 800a718:	4638      	mov	r0, r7
 800a71a:	f7fe fa81 	bl	8008c20 <_malloc_r>
 800a71e:	4605      	mov	r5, r0
 800a720:	2800      	cmp	r0, #0
 800a722:	d0f2      	beq.n	800a70a <_realloc_r+0x1c>
 800a724:	4631      	mov	r1, r6
 800a726:	4622      	mov	r2, r4
 800a728:	f7ff ffd6 	bl	800a6d8 <memcpy>
 800a72c:	4631      	mov	r1, r6
 800a72e:	4638      	mov	r0, r7
 800a730:	f7fe fa28 	bl	8008b84 <_free_r>
 800a734:	e7e9      	b.n	800a70a <_realloc_r+0x1c>
 800a736:	4635      	mov	r5, r6
 800a738:	e7e7      	b.n	800a70a <_realloc_r+0x1c>
	...

0800a73c <_read_r>:
 800a73c:	b538      	push	{r3, r4, r5, lr}
 800a73e:	4c07      	ldr	r4, [pc, #28]	; (800a75c <_read_r+0x20>)
 800a740:	4605      	mov	r5, r0
 800a742:	4608      	mov	r0, r1
 800a744:	4611      	mov	r1, r2
 800a746:	2200      	movs	r2, #0
 800a748:	6022      	str	r2, [r4, #0]
 800a74a:	461a      	mov	r2, r3
 800a74c:	f7f7 fb5c 	bl	8001e08 <_read>
 800a750:	1c43      	adds	r3, r0, #1
 800a752:	d102      	bne.n	800a75a <_read_r+0x1e>
 800a754:	6823      	ldr	r3, [r4, #0]
 800a756:	b103      	cbz	r3, 800a75a <_read_r+0x1e>
 800a758:	602b      	str	r3, [r5, #0]
 800a75a:	bd38      	pop	{r3, r4, r5, pc}
 800a75c:	20000638 	.word	0x20000638

0800a760 <__ascii_wctomb>:
 800a760:	b149      	cbz	r1, 800a776 <__ascii_wctomb+0x16>
 800a762:	2aff      	cmp	r2, #255	; 0xff
 800a764:	bf85      	ittet	hi
 800a766:	238a      	movhi	r3, #138	; 0x8a
 800a768:	6003      	strhi	r3, [r0, #0]
 800a76a:	700a      	strbls	r2, [r1, #0]
 800a76c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a770:	bf98      	it	ls
 800a772:	2001      	movls	r0, #1
 800a774:	4770      	bx	lr
 800a776:	4608      	mov	r0, r1
 800a778:	4770      	bx	lr

0800a77a <_malloc_usable_size_r>:
 800a77a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a77e:	1f18      	subs	r0, r3, #4
 800a780:	2b00      	cmp	r3, #0
 800a782:	bfbc      	itt	lt
 800a784:	580b      	ldrlt	r3, [r1, r0]
 800a786:	18c0      	addlt	r0, r0, r3
 800a788:	4770      	bx	lr
	...

0800a78c <round>:
 800a78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78e:	ec57 6b10 	vmov	r6, r7, d0
 800a792:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800a796:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 800a79a:	2c13      	cmp	r4, #19
 800a79c:	463b      	mov	r3, r7
 800a79e:	463d      	mov	r5, r7
 800a7a0:	dc17      	bgt.n	800a7d2 <round+0x46>
 800a7a2:	2c00      	cmp	r4, #0
 800a7a4:	da09      	bge.n	800a7ba <round+0x2e>
 800a7a6:	3401      	adds	r4, #1
 800a7a8:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 800a7ac:	d103      	bne.n	800a7b6 <round+0x2a>
 800a7ae:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a7b2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	e02c      	b.n	800a814 <round+0x88>
 800a7ba:	4a18      	ldr	r2, [pc, #96]	; (800a81c <round+0x90>)
 800a7bc:	4122      	asrs	r2, r4
 800a7be:	4217      	tst	r7, r2
 800a7c0:	d100      	bne.n	800a7c4 <round+0x38>
 800a7c2:	b19e      	cbz	r6, 800a7ec <round+0x60>
 800a7c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a7c8:	4123      	asrs	r3, r4
 800a7ca:	442b      	add	r3, r5
 800a7cc:	ea23 0302 	bic.w	r3, r3, r2
 800a7d0:	e7f1      	b.n	800a7b6 <round+0x2a>
 800a7d2:	2c33      	cmp	r4, #51	; 0x33
 800a7d4:	dd0d      	ble.n	800a7f2 <round+0x66>
 800a7d6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800a7da:	d107      	bne.n	800a7ec <round+0x60>
 800a7dc:	4630      	mov	r0, r6
 800a7de:	4639      	mov	r1, r7
 800a7e0:	ee10 2a10 	vmov	r2, s0
 800a7e4:	f7f5 fd52 	bl	800028c <__adddf3>
 800a7e8:	4606      	mov	r6, r0
 800a7ea:	460f      	mov	r7, r1
 800a7ec:	ec47 6b10 	vmov	d0, r6, r7
 800a7f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7f2:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 800a7f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a7fa:	40d0      	lsrs	r0, r2
 800a7fc:	4206      	tst	r6, r0
 800a7fe:	d0f5      	beq.n	800a7ec <round+0x60>
 800a800:	2201      	movs	r2, #1
 800a802:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800a806:	fa02 f404 	lsl.w	r4, r2, r4
 800a80a:	1931      	adds	r1, r6, r4
 800a80c:	bf28      	it	cs
 800a80e:	189b      	addcs	r3, r3, r2
 800a810:	ea21 0100 	bic.w	r1, r1, r0
 800a814:	461f      	mov	r7, r3
 800a816:	460e      	mov	r6, r1
 800a818:	e7e8      	b.n	800a7ec <round+0x60>
 800a81a:	bf00      	nop
 800a81c:	000fffff 	.word	0x000fffff

0800a820 <_init>:
 800a820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a822:	bf00      	nop
 800a824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a826:	bc08      	pop	{r3}
 800a828:	469e      	mov	lr, r3
 800a82a:	4770      	bx	lr

0800a82c <_fini>:
 800a82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82e:	bf00      	nop
 800a830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a832:	bc08      	pop	{r3}
 800a834:	469e      	mov	lr, r3
 800a836:	4770      	bx	lr
