Alfred V. Aho , Peter J. Denning , Jeffrey D. Ullman, Principles of Optimal Page Replacement, Journal of the ACM (JACM), v.18 n.1, p.80-93, Jan. 1971[doi>10.1145/321623.321632]
L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, v.5 n.2, p.78-101, June 1966[doi>10.1147/sj.52.0078]
Subhasis Das , Tor M. Aamodt , William J. Dally, SLIP: reducing wire energy in the memory hierarchy, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon[doi>10.1145/2749469.2750398]
Peter J. Denning, Y. C. Chen, and G. S. Shedler. 1968. A Model for Program Behavior Under Demand Paging. Technical Report RC-2301. IBM Research.
Nam Duong , Dali Zhao , Taesu Kim , Rosario Cammarota , Mateo Valero , Alexander V. Veidenbaum, Improving Cache Management Policies Using Dynamic Reuse Distances, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.389-400, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.43]
Stijn Eyerman , Lieven Eeckhout, System-Level Performance Metrics for Multiprogram Workloads, IEEE Micro, v.28 n.3, p.42-53, May 2008[doi>10.1109/MM.2008.44]
Aamer Jaleel, Robert S. Cohn, Chi-Keung Luk, and Bruce Jacob. 2008. CMP &dollar; im: A pin-based on-the-fly multi-core cache simulator. In Proceedings of the 4th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), co-located with ISCA. 28--36.
Aamer Jaleel , Kevin B. Theobald , Simon C. Steely, Jr. , Joel Emer, High performance cache replacement using re-reference interval prediction (RRIP), ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815971]
Daniel A. Jiménez, Insertion and promotion for tree-based PseudoLRU last-level caches, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540733]
G. Keramidas, P. Petoumenos, and S. Kaxiras. 2007. Cache replacement based on reuse-distance prediction. In Proceedings of the 25th International Conference on Computer Design (ICCD’07). 245--250. DOI:http://dx.doi.org/10.1109/ICCD.2007.4601909
Samira Manabi Khan , Yingying Tian , Daniel A. Jimenez, Sampling Dead Block Prediction for Last-Level Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.175-186, December 04-08, 2010[doi>10.1109/MICRO.2010.24]
An-Chow Lai , Cem Fide , Babak Falsafi, Dead-block prediction & dead-block correlating prefetchers, Proceedings of the 28th annual international symposium on Computer architecture, p.144-154, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379259]
Wei-Fen Lin and Steven K. Reinhardt. 2002. Predicting last-touch references under optimal replacement. Technical Report CSE-TR-447-02. University of Michigan, Ann Arbor, MI. http://www.eecs.umich.edu/techreports/cse/2002/CSE-TR-447-02.pdf.
Haiming Liu , Michael Ferdman , Jaehyuk Huh , Doug Burger, Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.222-233, November 08-12, 2008[doi>10.1109/MICRO.2008.4771793]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Scott McFarling, Cache replacement with dynamic exclusion, Proceedings of the 19th annual international symposium on Computer architecture, p.191-200, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139727]
Nimrod Megiddo , Dharmendra S. Modha, ARC: A Self-Tuning, Low Overhead Replacement Cache, Proceedings of the 2nd USENIX Conference on File and Storage Technologies, March 31-31, 2003, San Francisco, CA
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Elizabeth J. O'Neil , Patrick E. O'Neil , Gerhard Weikum, The LRU-K page replacement algorithm for database disk buffering, Proceedings of the 1993 ACM SIGMOD international conference on Management of data, p.297-306, May 25-28, 1993, Washington, D.C., USA[doi>10.1145/170035.170081]
Avadh Patel , Furat Afram , Shunfei Chen , Kanad Ghose, MARSS: a full system simulator for multicore x86 CPUs, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024954]
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Kaushik Rajan , Govindarajan Ramaswamy, Emulating Optimal Replacement with a Shepherd Cache, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.445-454, December 01-05, 2007[doi>10.1109/MICRO.2007.14]
Xipeng Shen , Jonathan Shaw , Brian Meeker , Chen Ding, Locality approximation using time, Proceedings of the 34th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 17-19, 2007, Nice, France[doi>10.1145/1190216.1190227]
Yannis Smaragdakis , Scott Kaplan , Paul Wilson, EELRU: simple and effective adaptive page replacement, Proceedings of the 1999 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.122-133, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301453.301486]
SPEC. 2014. SPEC CPU 2006. Retrieved from http://www.spec.org/cpu2006/.
Harold S. Stone. 1993. High-Performance Computer Architecture (3ed.). Addison-Wesley, 74--75.
Masamichi Takagi , Kei Hiraki, Inter-reference gap distribution replacement: an improved replacement algorithm for set-associative caches, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006213]
Carole-Jean Wu , Aamer Jaleel , Will Hasenplaugh , Margaret Martonosi , Simon C. Steely, Jr. , Joel Emer, SHiP: signature-based hit predictor for high performance caching, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155671]
