//___________________________________________________________________
//
//               Copyright (c) 2012 Mentor Graphics Corporation
//                           All rights reserved
//
//   THIS WORK CONTAINS TRADE SECRETS AND PROPRIETARY INFORMATION WHICH IS
//    THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS
//                        SUBJECT TO LICENSE TERMS.
//
//___________________________________________________________________
//
// Mentor Embedded Sourcery Probe register definition file for the
// AM335X-EVM Reference Platform. 
//
REG = CORE_DBG_BASE_ADR                                   0x00001010 MEP_DA 4 
                                                          
REG = PRCM_BASE_ADDR                                      0x44E00000 PHYSICAL 4
REG = CM_PER_EMIF_CLKCTRL                                 0x44E00028 PHYSICAL 4
REG = CM_PER_EMIF_FW_CLKCTRL                              0x44E000D0 PHYSICAL 4
REG = CM_AUTOIDLE_DPLL_MPU                                0x44E0041C PHYSICAL 4
REG = CM_IDLEST_DPLL_MPU                                  0x44E00420 PHYSICAL 4
REG = CM_CLKSEL_DPLL_MPU                                  0x44E0042C PHYSICAL 4
REG = CM_AUTOIDLE_DPLL_DDR                                0x44E00430 PHYSICAL 4
REG = CM_IDLEST_DPLL_DDR                                  0x44E00434 PHYSICAL 4
REG = CM_CLKSEL_DPLL_DDR                                  0x44E00440 PHYSICAL 4
REG = CM_AUTOIDLE_DPLL_DISP                               0x44E00444 PHYSICAL 4
REG = CM_IDLEST_DPLL_DISP                                 0x44E00448 PHYSICAL 4
REG = CM_CLKSEL_DPLL_DISP                                 0x44E00454 PHYSICAL 4
REG = CM_AUTOIDLE_DPLL_CORE                               0x44E00458 PHYSICAL 4
REG = CM_IDLEST_DPLL_CORE                                 0x44E0045C PHYSICAL 4
REG = CM_CLKSEL_DPLL_CORE                                 0x44E00468 PHYSICAL 4
REG = CM_AUTOIDLE_DPLL_PER                                0x44E0046C PHYSICAL 4
REG = CM_IDLEST_DPLL_PER                                  0x44E00470 PHYSICAL 4
REG = CM_CLKSEL_DPLL_PER                                  0x44E0049C PHYSICAL 4                          
REG = CM_DIV_M4_DPLL_CORE                                 0x44E00480 PHYSICAL 4
REG = CM_DIV_M5_DPLL_CORE                                 0x44E00484 PHYSICAL 4
REG = CM_CLKMODE_DPLL_MPU                                 0x44E00488 PHYSICAL 4
REG = CM_CLKMODE_DPLL_PER                                 0x44E0048C PHYSICAL 4
REG = CM_CLKMODE_DPLL_CORE                                0x44E00490 PHYSICAL 4
REG = CM_CLKMODE_DPLL_DDR                                 0x44E00494 PHYSICAL 4
REG = CM_CLKMODE_DPLL_DISP                                0x44E00498 PHYSICAL 4                          
REG = CM_DIV_M2_DPLL_DDR                                  0x44E004A0 PHYSICAL 4
REG = CM_DIV_M2_DPLL_DISP                                 0x44E004A4 PHYSICAL 4
REG = CM_DIV_M2_DPLL_MPU                                  0x44E004A8 PHYSICAL 4
REG = CM_DIV_M2_DPLL_PER                                  0x44E004AC PHYSICAL 4
REG = CM_DIV_M6_DPLL_CORE                                 0x44E004D8 PHYSICAL 4                             
REG = CM_CLKOUT_CTRL                                      0x44E00700 PHYSICAL 4                               
REG = CONTROL_BASE_ADDR                                   0x44E10000 PHYSICAL 4                                
REG = CONTROL_STATUS                                      0x44E10040 PHYSICAL 4
REG = CONF_XDMA_EVENT_INTR1                               0x44E109b4 PHYSICAL 4                                 
REG = CLOCK_CONTROL_REGISTERS_CM                          0x48004D00 PHYSICAL 4
REG = CM_CLKEN_PLL                                        0x48004D00 PHYSICAL 4
REG = CM_CLKEN_PLL_MPU                                    0x48004904 PHYSICAL 4
                                                          
REG = EMIF_BASE_ADDR                                      0x4C000000 PHYSICAL 4
REG = EMIF_STATUS_REG                                     0x4C000004 PHYSICAL 4
REG = EMIF_SDRAM_CONFIG_REG                               0x4C000008 PHYSICAL 4
REG = EMIF_SDRAM_CONFIG_2_REG                             0x4C00000C PHYSICAL 4
REG = EMIF_SDRAM_REF_CTRL_REG                             0x4C000010 PHYSICAL 4
REG = EMIF_SDRAM_REF_CTRL_SHDW_REG                        0x4C000014 PHYSICAL 4
REG = EMIF_SDRAM_TIM_1_REG                                0x4C000018 PHYSICAL 4
REG = EMIF_SDRAM_TIM_1_SHDW_REG                           0x4C00001C PHYSICAL 4
REG = EMIF_SDRAM_TIM_2_REG                                0x4C000020 PHYSICAL 4
REG = EMIF_SDRAM_TIM_2_SHDW_REG                           0x4C000024 PHYSICAL 4
REG = EMIF_SDRAM_TIM_3_REG                                0x4C000028 PHYSICAL 4
REG = EMIF_SDRAM_TIM_3_SHDW_REG                           0x4C00002C PHYSICAL 4
REG = EMIF_LPDDR2_NVM_TIM_REG                             0x4C000030 PHYSICAL 4
REG = EMIF_LPDDR2_NVM_TIM_SHDW_REG                        0x4C000034 PHYSICAL 4
REG = EMIF_PWR_MGMT_CTRL_REG                              0x4C000038 PHYSICAL 4
REG = EMIF_PWR_MGMT_CTRL_SHDW_REG                         0x4C00003C PHYSICAL 4
REG = EMIF_LPDDR2_MODE_REG_DATA_REG                       0x4C000040 PHYSICAL 4
REG = EMIF_LPDDR2_MODE_REG_CFG_REG                        0x4C000050 PHYSICAL 4 
REG = EMIF_OCP_CONFIG_REG                                 0x4C000054 PHYSICAL 4
REG = EMIF_OCP_CFG_VAL_1_REG                              0x4C000058 PHYSICAL 4
REG = EMIF_OCP_CFG_VAL_2_REG                              0x4C00005C PHYSICAL 4
REG = EMIF_IODFT_TLGC_REG                                 0x4C000060 PHYSICAL 4
REG = EMIF_IODFT_CTRL_MISR_RSLT_REG                       0x4C000064 PHYSICAL 4
REG = EMIF_IODFT_ADDR_MISR_RSLT_REG                       0x4C000068 PHYSICAL 4
REG = EMIF_IODFT_DATA_MISR_RSLT_1_REG                     0x4C00006C PHYSICAL 4 
REG = EMIF_IODFT_DATA_MISR_RSLT_2_REG                     0x4C000070 PHYSICAL 4
REG = EMIF_IODFT_DATA_MISR_RSLT_3_REG                     0x4C000074 PHYSICAL 4
REG = EMIF_PERF_CNT_1_REG                                 0x4C000080 PHYSICAL 4
REG = EMIF_PERF_CNT_2_REG                                 0x4C000084 PHYSICAL 4
REG = EMIF_PERF_CNT_CFG_REG                               0x4C000088 PHYSICAL 4 
REG = EMIF_PERF_CNT_SEL_REG                               0x4C00008C PHYSICAL 4 
REG = EMIF_PERF_CNT_TIM_REG                               0x4C000090 PHYSICAL 4 
REG = EMIF_READ_IDLE_CTRL_REG                             0x4C000098 PHYSICAL 4
REG = EMIF_READ_IDLE_CTRL_SHDW_REG                        0x4C00009C PHYSICAL 4 
REG = EMIF_IRQ_EOI_REG                                    0x4C0000A0 PHYSICAL 4
REG = EMIF_IRQSTATUS_RAW_SYS_REG                          0x4C0000A4 PHYSICAL 4
REG = EMIF_IRQSTATUS_SYS_REG                              0x4C0000AC PHYSICAL 4
REG = EMIF_IRQENABLE_SET_SYS_REG                          0x4C0000B4 PHYSICAL 4
REG = EMIF_IRQENABLE_CLR_SYS_REG                          0x4C0000BC PHYSICAL 4
REG = EMIF_ZQ_CONFIG_REG                                  0x4C0000C8 PHYSICAL 4
REG = EMIF_TEMP_ALERT_CONFIG_REG                          0x4C0000CC PHYSICAL 4 
REG = EMIF_OCP_ERR_LOG_REG                                0x4C0000D0 PHYSICAL 4
REG = EMIF_RDWR_LVL_RMP_WIN_REG                           0x4C0000D4 PHYSICAL 4
REG = EMIF_RDWR_LVL_RMP_CTRL_REG                          0x4C0000D8 PHYSICAL 4
REG = EMIF_RDWR_LVL_CTRL_REG                              0x4C0000DC PHYSICAL 4
REG = EMIF_DDR_PHY_CTRL_1_REG                             0x4C0000E4 PHYSICAL 4 
REG = EMIF_DDR_PHY_CTRL_1_SHDW_REG                        0x4C0000E8 PHYSICAL 4 
REG = EMIF_DDR_PHY_CTRL_2_REG                             0x4C0000EC PHYSICAL 4 
REG = EMIF_PRI_COS_MAP_REG                                0x4C000100 PHYSICAL 4
REG = EMIF_CONNID_COS_1_MAP_REG                           0x4C000104 PHYSICAL 4 
REG = EMIF_CONNID_COS_2_MAP_REG                           0x4C000108 PHYSICAL 4
REG = EMIF_RD_WR_EXEC_THRSH_REG                           0x4C000120 PHYSICAL 4

REG = DDR_PHY_BASE_ADDR                                   0x44E12000 PHYSICAL 4
REG = CMD0_PHY_CTRL_SLAVE_RATIO0                          0x44E1201C PHYSICAL 4
REG = CMD0_PHY_CTRL_SLAVE_FORCE0                          0x44E12020 PHYSICAL 4
REG = CMD0_PHY_CTRL_SLAVE_DELAY0                          0x44E12024 PHYSICAL 4
REG = CMD0_PHY_DLL_LOCK_DIFF0                             0x44E12028 PHYSICAL 4
REG = CMD0_PHY_INVERT_CLKOUT0                             0x44E1202C PHYSICAL 4
REG = CMD0_PHY_REG_STATUS_PHY_CTRL_DLL_LOCK_0             0x44E12030 PHYSICAL 4
REG = CMD0_PHY_REG_STATUS_PHY_CTRL_OF_IN_LOCK_STATE_0     0x44E12034 PHYSICAL 4
REG = CMD0_PHY_REG_STATUS_PHY_CTRL_OF_IN_DELAY_VALUE_0    0x44E12038 PHYSICAL 4
REG = CMD0_PHY_REG_STATUS_PHY_CTRL_OF_OUT_DELAY_VALUE_0   0x44E1203C PHYSICAL 4

REG = CMD1_PHY_CTRL_SLAVE_RATIO0                          0x44E12050 PHYSICAL 4
REG = CMD1_PHY_CTRL_SLAVE_FORCE0                          0x44E12054 PHYSICAL 4
REG = CMD1_PHY_CTRL_SLAVE_DELAY0                          0x44E12058 PHYSICAL 4
REG = CMD1_PHY_DLL_LOCK_DIFF0                             0x44E1205C PHYSICAL 4
REG = CMD1_PHY_INVERT_CLKOUT0                             0x44E12060 PHYSICAL 4
REG = CMD1_PHY_STATUS_PHY_CTRL_DLL_LOCK0                  0x44E12064 PHYSICAL 4
REG = CMD1_PHY_STATUS_PHY_CTRL_OF_IN_LOCK_STATE0          0x44E12068 PHYSICAL 4
REG = CMD1_PHY_STATUS_PHY_CTRL_OF_IN_DELAY_VALUE0         0x44E1206C PHYSICAL 4 
REG = CMD1_PHY_STATUS_PHY_CTRL_OF_OUT_DELAY_VALUE0        0x44E12070 PHYSICAL 4

REG = CMD2_PHY_CTRL_SLAVE_RATIO0                          0x44E12084 PHYSICAL 4
REG = CMD2_PHY_CTRL_SLAVE_FORCE0                          0x44E12088 PHYSICAL 4
REG = CMD2_PHY_CTRL_SLAVE_DELAY0                          0x44E1208C PHYSICAL 4
REG = CMD2_PHY_DLL_LOCK_DIFF0                             0x44E12090 PHYSICAL 4
REG = CMD2_PHY_INVERT_CLKOUT0                             0x44E12094 PHYSICAL 4
REG = CMD2_PHY_STATUS_PHY_CTRL_DLL_LOCK0                  0x44E12098 PHYSICAL 4 
REG = CMD2_PHY_STATUS_PHY_CTRL_OF_IN_LOCK_STATE0          0x44E1209C PHYSICAL 4
REG = CMD2_PHY_STATUS_PHY_CTRL_OF_IN_DELAY_VALUE0         0x44E120A0 PHYSICAL 4
REG = CMD2_PHY_STATUS_PHY_CTRL_OF_OUT_DELAY_VALUE0        0x44E120A4 PHYSICAL 4
REG = DATA0_PHY_DATA_SLICE_IN_USE0                        0x44E120B8 PHYSICAL 4
REG = DATA0_PHY_DIS_CALIB_RST0                            0x44E120BC PHYSICAL 4 
REG = DATA0_PHY_RDC_FIFO_RST_ERR_CNT_CLR0                 0x44E120C0 PHYSICAL 4 
REG = DATA0_PHY_RDC_FIFO_RST_ERR_CNT0                     0x44E120C4 PHYSICAL 4 

REG = DATA0_PHY_RD_DQS_SLAVE_RATIO0                       0x44E120C8 PHYSICAL 4
REG = DATA0_PHY_RD_DQS_SLAVE_RATIO1                       0x44E120CC PHYSICAL 4 
REG = DATA0_PHY_RD_DQS_SLAVE_FORCE0                       0x44E120D0 PHYSICAL 4
REG = DATA0_PHY_RD_DQS_SLAVE_DELAY0                       0x44E120D4 PHYSICAL 4
REG = DATA0_PHY_RD_DQS_SLAVE_DELAY1                       0x44E120D8 PHYSICAL 4
REG = DATA0_PHY_WR_DQS_SLAVE_RATIO0                       0x44E120DC PHYSICAL 4
REG = DATA0_PHY_WR_DQS_SLAVE_RATIO1                       0x44E120E0 PHYSICAL 4
REG = DATA0_PHY_WR_DQS_SLAVE_FORCE0                       0x44E120E4 PHYSICAL 4
REG = DATA0_PHY_WR_DQS_SLAVE_DELAY0                       0x44E120E8 PHYSICAL 4 
REG = DATA0_PHY_WR_DQS_SLAVE_DELAY1                       0x44E120EC PHYSICAL 4
REG = DATA0_PHY_WRLVL_INIT_RATIO0                         0x44E120F0 PHYSICAL 4
REG = DATA0_PHY_WRLVL_INIT_RATIO1                         0x44E120F4 PHYSICAL 4
REG = DATA0_PHY_WRLVL_INIT_MODE0                          0x44E120F8 PHYSICAL 4
REG = DATA0_PHY_GATELVL_INIT_RATIO0                       0x44E120FC PHYSICAL 4 
REG = DATA0_PHY_GATELVL_INIT_RATIO1                       0x44E12100 PHYSICAL 4 
REG = DATA0_PHY_GATELVL_INIT_MODE0                        0x44E12104 PHYSICAL 4 
REG = DATA0_FIFO_WE_SLAVE_RATIO0                          0x44E12108 PHYSICAL 4
REG = DATA0_FIFO_WE_SLAVE_RATIO1                          0x44E1210C PHYSICAL 4 
REG = DATA0_PHY_FIFO_WE_IN_FORCE0                         0x44E12110 PHYSICAL 4
REG = DATA0_PHY_FIFO_WE_IN_DELAY0                         0x44E12114 PHYSICAL 4
REG = DATA0_PHY_FIFO_WE_IN_DELAY1                         0x44E12118 PHYSICAL 4
REG = DATA0_PHY_DQ_OFFSET0                                0x44E1211C PHYSICAL 4
REG = DATA0_WR_DATA_SLAVE_RATIO0                          0x44E12120 PHYSICAL 4 
REG = DATA0_WR_DATA_SLAVE_RATIO1                          0x44E12124 PHYSICAL 4 
REG = DATA0_PHY_WR_DATA_SLAVE_FORCE0                      0x44E12128 PHYSICAL 4 
REG = DATA0_PHY_WR_DATA_SLAVE_DELAY0                      0x44E1212C PHYSICAL 4
REG = DATA0_PHY_WR_DATA_SLAVE_DELAY1                      0x44E12130 PHYSICAL 4 
REG = DATA0_PHY_USE_RANK0_DELAYS0                         0x44E12134 PHYSICAL 4
REG = DATA0_PHY_DLL_LOCK_DIFF0                            0x44E12138 PHYSICAL 4
REG = DATA0_PHY_REG_STATUS_DLL_LOCK_0                     0x44E1213C PHYSICAL 4
REG = DATA0_PHY_REG_STATUS_OF_IN_LOCK_STATE_0             0x44E12140 PHYSICAL 4
REG = DATA0_PHY_REG_STATUS_OF_IN_DELAY_VALUE_0            0x44E12144 PHYSICAL 4
REG = DATA0_PHY_REG_STATUS_OF_OUT_DELAY_VALUE_0           0x44E12148 PHYSICAL 4

REG = DATA1_REG_PHY_DATA_SLICE_IN_USE_0                   0x44E1215C PHYSICAL 4 
REG = DATA1_REG_PHY_DIS_CALIB_RST_0                       0x44E12160 PHYSICAL 4
REG = DATA1_REG_PHY_RDC_FIFO_RST_ERR_CNT_CLR_0            0x44E12164 PHYSICAL 4
REG = DATA1_PHY_RDC_FIFO_RST_ERR_CNT_0                    0x44E12168 PHYSICAL 4
REG = DATA1_REG_PHY_RD_DQS_SLAVE_RATIO_0                  0x44E1216C PHYSICAL 4
REG = DATA1_REG_PHY_RD_DQS_SLAVE_RATIO_1                  0x44E12170 PHYSICAL 4 
REG = DATA1_REG_PHY_RD_DQS_SLAVE_FORCE_0                  0x44E12174 PHYSICAL 4 
REG = DATA1_REG_PHY_RD_DQS_SLAVE_DELAY_0                  0x44E12178 PHYSICAL 4 
REG = DATA1_REG_PHY_RD_DQS_SLAVE_DELAY_1                  0x44E1217C PHYSICAL 4
REG = DATA1_REG_PHY_WR_DQS_SLAVE_RATIO_0                  0x44E12180 PHYSICAL 4 
REG = DATA1_REG_PHY_WR_DQS_SLAVE_RATIO_1                  0x44E12184 PHYSICAL 4
REG = DATA1_REG_PHY_WR_DQS_SLAVE_FORCE_0                  0x44E12188 PHYSICAL 4
REG = DATA1_REG_PHY_WR_DQS_SLAVE_DELAY_0                  0x44E1218C PHYSICAL 4
REG = DATA1_REG_PHY_WR_DQS_SLAVE_DELAY_1                  0x44E12190 PHYSICAL 4

REG = DATA1_REG_PHY_WRLVL_INIT_RATIO_0                    0x44E12194 PHYSICAL 4 
REG = DATA1_REG_PHY_WRLVL_INIT_RATIO_1                    0x44E12198 PHYSICAL 4 
REG = DATA1_REG_PHY_WRLVL_INIT_MODE_0                     0x44E1219C PHYSICAL 4 
REG = DATA1_REG_PHY_GATELVL_INIT_RATIO_0                  0x44E121A0 PHYSICAL 4
REG = DATA1_REG_PHY_GATELVL_INIT_RATIO_1                  0x44E121A4 PHYSICAL 4 
REG = DATA1_REG_PHY_GATELVL_INIT_MODE_0                   0x44E121A8 PHYSICAL 4
REG = DATA1_REG_PHY_FIFO_WE_SLAVE_RATIO_0                 0x44E121AC PHYSICAL 4
REG = DATA1_REG_PHY_FIFO_WE_SLAVE_RATIO_1                 0x44E121B0 PHYSICAL 4
REG = DATA1_REG_PHY_FIFO_WE_IN_FORCE_0                    0x44E121B4 PHYSICAL 4
REG = DATA1_REG_PHY_FIFO_WE_IN_DELAY_0                    0x44E121B8 PHYSICAL 4
REG = DATA1_REG_PHY_FIFO_WE_IN_DELAY_1                    0x44E121BC PHYSICAL 4
REG = DATA1_REG_PHY_DQ_OFFSET_0                           0x44E121C0 PHYSICAL 4 
REG = DATA1_REG_PHY_WR_DATA_SLAVE_RATIO_0                 0x44E121C4 PHYSICAL 4
REG = DATA1_REG_PHY_WR_DATA_SLAVE_RATIO_1                 0x44E121C8 PHYSICAL 4
REG = DATA1_REG_PHY_WR_DATA_SLAVE_FORCE_0                 0x44E121CC PHYSICAL 4
REG = DATA1_REG_PHY_WR_DATA_SLAVE_DELAY_0                 0x44E121D0 PHYSICAL 4
REG = DATA1_REG_PHY_WR_DATA_SLAVE_DELAY_1                 0x44E121D4 PHYSICAL 4 
REG = DATA1_PHY_USE_RANK0_DELAYS0                         0x44E121D8 PHYSICAL 4 
REG = DATA1_REG_PHY_DLL_LOCK_DIFF_0                       0x44E121DC PHYSICAL 4 
REG = DATA1_PHY_REG_STATUS_DLL_LOCK_0                     0x44E121E0 PHYSICAL 4
REG = DATA1_PHY_REG_STATUS_OF_IN_LOCK_STATE_0             0x44E121E4 PHYSICAL 4 
REG = DATA1_PHY_REG_STATUS_OF_IN_DELAY_VALUE_0            0x44E121E8 PHYSICAL 4
REG = DATA1_PHY_REG_STATUS_OF_OUT_DELAY_VALUE_0           0x44E121EC PHYSICAL 4
REG = FIFO_WE_OUT0_IO_CONFIG_I_0                          0x44E12338 PHYSICAL 4
REG = FIFO_WE_OUT0_IO_CONFIG_SR_0                         0x44E1233C PHYSICAL 4
REG = FIFO_WE_OUT1_IO_CONFIG_I_0                          0x44E12340 PHYSICAL 4
REG = FIFO_WE_OUT1_IO_CONFIG_SR_0                         0x44E12344 PHYSICAL 4
REG = FIFO_WE_IN2_IO_CONFIG_I_0                           0x44E12348 PHYSICAL 4 
REG = FIFO_WE_IN2_IO_CONFIG_SR_0                          0x44E1234C PHYSICAL 4 
REG = FIFO_WE_IN3_IO_CONFIG_I_0                           0x44E12350 PHYSICAL 4 
REG = FIFO_WE_IN3_IO_CONFIG_SR_0                          0x44E12354 PHYSICAL 4
REG = DATA0_REG_PHY_WRLVL_NUM_OF_DQ0                      0x44E1235C PHYSICAL 4 
REG = DATA0_REG_PHY_GATELVL_NUM_OF_DQ0                    0x44E12360 PHYSICAL 4
REG = DATA1_REG_PHY_WRLVL_NUM_OF_DQ0                      0x44E12364 PHYSICAL 4
REG = DATA1_REG_PHY_GATELVL_NUM_OF_DQ0                    0x44E12368 PHYSICAL 4

REG = DDR_IO_CTRL                                         0x44E10E04 PHYSICAL 4
REG = DDR_CKE_CTRL                                        0x44E1131C PHYSICAL 4
REG = VTP_CTRL_REG                                        0x44E10E0C PHYSICAL 4

REG = CONTROL_BASE_ADDR                                   0x44E10000 PHYSICAL 4
REG = DDR_IO_CTRL                                         0x44E10E04 PHYSICAL 4
REG = VTP_CTRL_REG                                        0x44E10E0C PHYSICAL 4
REG = DDR_CKE_CTRL                                        0x44E1131C PHYSICAL 4
REG = DDR_CMD0_IOCTRL                                     0x44E11404 PHYSICAL 4
REG = DDR_CMD1_IOCTRL                                     0x44E11408 PHYSICAL 4
REG = DDR_CMD2_IOCTRL                                     0x44E1140C PHYSICAL 4
REG = DDR_DATA0_IOCTRL                                    0x44E11440 PHYSICAL 4
REG = DDR_DATA1_IOCTRL                                    0x44E11444 PHYSICAL 4
                                                                   