Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi4_to_ahb_behav xil_defaultlib.axi4_to_ahb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/rvfpga/rvfpga.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rvdff
Compiling module xil_defaultlib.rvdffs
Compiling module xil_defaultlib.rvdffsc_fpga
Compiling module xil_defaultlib.rvdffs_fpga
Compiling module xil_defaultlib.rvdff(WIDTH=3)
Compiling module xil_defaultlib.rvdffs(WIDTH=3)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=8)
Compiling module xil_defaultlib.rvdffs(WIDTH=8)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=8)
Compiling module xil_defaultlib.rvdffsc_fpga(WIDTH=3)
Compiling module xil_defaultlib.rvdff(WIDTH=2)
Compiling module xil_defaultlib.rvdffs(WIDTH=2)
Compiling module xil_defaultlib.rvdffs_fpga(WIDTH=2)
Compiling module xil_defaultlib.rvdff_fpga
Compiling module xil_defaultlib.rvdff_fpga(WIDTH=2)
Compiling module xil_defaultlib.rvdff(WIDTH=32)
Compiling module xil_defaultlib.rvdffs(WIDTH=32)
Compiling module xil_defaultlib.rvdffe(WIDTH=32)
Compiling module xil_defaultlib.rvdff(WIDTH=64)
Compiling module xil_defaultlib.rvdffs(WIDTH=64)
Compiling module xil_defaultlib.rvdffe(WIDTH=64)
Compiling module xil_defaultlib.axi4_to_ahb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi4_to_ahb_behav
