--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 20.262 ns
From           : rx_a_a[3]
To             : lincomb1input2[12]_RTM13320
From Clock     : --
To Clock       : master_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.720 ns
From           : TriangleWaveGenerator:triangleGenerator|counter[34]
To             : io_tx_a[1]
From Clock     : master_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.365 ns
From           : usbctl[2]
To             : usbdata[13]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.056 ns
From           : SEN_FPGA
To             : serial_io:serial_io|enable_d1
From Clock     : --
To Clock       : master_clk
Failed Paths   : 0

Type           : Clock Setup: 'master_clk'
Slack          : 1.994 ns
Required Time  : 64.00 MHz ( period = 15.625 ns )
Actual Time    : 73.36 MHz ( period = 13.631 ns )
From           : FilteredMixerModule:mixer1|amplifiedLowPassOutReg[15]_RTM0302_RTM01900_RTM12716
To             : lincomb2input2[11]_RTM13357
From Clock     : master_clk
To Clock       : master_clk
Failed Paths   : 0

Type           : Clock Setup: 'SCLK'
Slack          : 987.466 ns
Required Time  : 1.00 MHz ( period = 1000.000 ns )
Actual Time    : 79.78 MHz ( period = 12.534 ns )
From           : serial_io:serial_io|ser_ctr[3]
To             : serial_io:serial_io|serial_data[1]
From Clock     : SCLK
To Clock       : SCLK
Failed Paths   : 0

Type           : Clock Hold: 'master_clk'
Slack          : 0.852 ns
Required Time  : 64.00 MHz ( period = 15.625 ns )
Actual Time    : N/A
From           : setting_reg:sr_DA|out[14]
To             : PIDfeedback:pida|olddGainIn[14]
From Clock     : master_clk
To Clock       : master_clk
Failed Paths   : 0

Type           : Clock Hold: 'SCLK'
Slack          : 0.884 ns
Required Time  : 1.00 MHz ( period = 1000.000 ns )
Actual Time    : N/A
From           : serial_io:serial_io|serial_addr[4]
To             : serial_io:serial_io|serial_addr[5]
From Clock     : SCLK
To Clock       : SCLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

