Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug  1 08:50:54 2020
| Host         : WIN-ELK4S7USPLQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Example_Top_timing_summary_routed.rpt -pb Example_Top_timing_summary_routed.pb -rpx Example_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Example_Top
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.570        0.000                      0                17577        0.032        0.000                      0                17577        0.000        0.000                       0                  8480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
clk_in                                                                                                                                    {0.000 20.500}       41.000          24.390          
inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y0                                                                                                                         {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y0                                                                                                                   {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y0                                                                                                                         {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y0                                                                                                                   {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                 {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                {0.000 2.000}        4.000           250.000         
pcie_ref_clk                                                                                                                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                         39.789        0.000                      0                   25        0.200        0.000                      0                   25       20.150        0.000                       0                    26  
inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz_x0y0                                                                                                                               5.052        0.000                      0                  914        0.032        0.000                      0                  914        2.286        0.000                       0                   400  
    clk_125mhz_mux_x0y0                                                                                                                         4.731        0.000                      0                 3264        0.054        0.000                      0                 3264        3.600        0.000                       0                  1512  
  clk_250mhz_x0y0                                                                                                                                                                                                                                                                           2.592        0.000                       0                     2  
    clk_250mhz_mux_x0y0                                                                                                                         0.738        0.000                      0                 3264        0.054        0.000                      0                 3264        0.000        0.000                       0                  1512  
  mmcm_fb                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     2  
  userclk1                                                                                                                                      0.570        0.000                      0                13094        0.036        0.000                      0                13094        0.000        0.000                       0                  6492  
pcie_ref_clk                                                                                                                                    9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y0  clk_125mhz_x0y0            5.573        0.000                      0                   18        0.298        0.000                      0                   18  
clk_250mhz_mux_x0y0  clk_125mhz_x0y0            1.453        0.000                      0                   18        0.107        0.000                      0                   18  
clk_125mhz_x0y0      clk_125mhz_mux_x0y0        6.257        0.000                      0                    5        0.315        0.000                      0                    5  
clk_125mhz_x0y0      clk_250mhz_mux_x0y0        2.137        0.000                      0                    5        0.124        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_125mhz_mux_x0y0  clk_125mhz_mux_x0y0        6.332        0.000                      0                    1        0.771        0.000                      0                    1  
**async_default**    clk_250mhz_mux_x0y0  clk_250mhz_mux_x0y0        2.338        0.000                      0                    1        0.771        0.000                      0                    1  
**async_default**    userclk1             userclk1                   0.612        0.000                      0                  228        0.428        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       39.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.789ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.911ns (75.795%)  route 0.291ns (24.205%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.016 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.016    count_reg[16]_i_1_n_0
    SLICE_X153Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.182 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.182    count_reg[20]_i_1_n_6
    SLICE_X153Y96        FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y96        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[21]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 39.789    

Slack (MET) :             39.791ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.909ns (75.754%)  route 0.291ns (24.246%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.016 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.016    count_reg[16]_i_1_n_0
    SLICE_X153Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.069 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    count_reg[20]_i_1_n_0
    SLICE_X153Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.180 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.180    count_reg[24]_i_1_n_7
    SLICE_X153Y97        FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y97        FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y97        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[24]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 39.791    

Slack (MET) :             39.806ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.894ns (75.448%)  route 0.291ns (24.553%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.016 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.016    count_reg[16]_i_1_n_0
    SLICE_X153Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.165 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.165    count_reg[20]_i_1_n_4
    SLICE_X153Y96        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y96        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[23]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                 39.806    

Slack (MET) :             39.842ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.858ns (74.678%)  route 0.291ns (25.322%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.129 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.129    count_reg[16]_i_1_n_6
    SLICE_X153Y95        FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y95        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                 39.842    

Slack (MET) :             39.844ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.856ns (74.634%)  route 0.291ns (25.366%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.016 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.016    count_reg[16]_i_1_n_0
    SLICE_X153Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.127 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.127    count_reg[20]_i_1_n_7
    SLICE_X153Y96        FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y96        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[20]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 39.844    

Slack (MET) :             39.844ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.856ns (74.634%)  route 0.291ns (25.366%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.016 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.016    count_reg[16]_i_1_n_0
    SLICE_X153Y96        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.127 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.127    count_reg[20]_i_1_n_5
    SLICE_X153Y96        FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y96        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[22]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 39.844    

Slack (MET) :             39.859ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.841ns (74.298%)  route 0.291ns (25.702%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.112 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.112    count_reg[16]_i_1_n_4
    SLICE_X153Y95        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y95        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[19]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 39.859    

Slack (MET) :             39.895ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.805ns (73.454%)  route 0.291ns (26.546%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.076 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.076    count_reg[12]_i_1_n_6
    SLICE_X153Y94        FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y94        FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y94        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 39.895    

Slack (MET) :             39.897ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.074 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.074    count_reg[16]_i_1_n_7
    SLICE_X153Y95        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y95        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                 39.897    

Slack (MET) :             39.897ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.000ns  (clk_in rise@41.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 45.591 - 41.000 ) 
    Source Clock Delay      (SCD):    4.980ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.188    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.281 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.699     4.980    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     5.203 r  count_reg[1]/Q
                         net (fo=1, routed)           0.291     5.494    count_reg_n_0_[1]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.804 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.804    count_reg[0]_i_1_n_0
    SLICE_X153Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.857 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.857    count_reg[4]_i_1_n_0
    SLICE_X153Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.910 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.910    count_reg[8]_i_1_n_0
    SLICE_X153Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.963 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.963    count_reg[12]_i_1_n_0
    SLICE_X153Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.074 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.074    count_reg[16]_i_1_n_5
    SLICE_X153Y95        FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    41.000    41.000 r  
    F17                                               0.000    41.000 r  clk_in (IN)
                         net (fo=0)                   0.000    41.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         1.422    42.422 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.523    43.945    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    44.028 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.563    45.591    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.367    45.957    
                         clock uncertainty           -0.035    45.922    
    SLICE_X153Y95        FDRE (Setup_fdre_C_D)        0.049    45.971    count_reg[18]
  -------------------------------------------------------------------
                         required time                         45.971    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                 39.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y93        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y93        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[11]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[11]
    SLICE_X153Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.221 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.221    count_reg[8]_i_1_n_4
    SLICE_X153Y93        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y93        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y93        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y94        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y94        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[15]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[15]
    SLICE_X153Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.221 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.221    count_reg[12]_i_1_n_4
    SLICE_X153Y94        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y94        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y94        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y95        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[19]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[19]
    SLICE_X153Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.221 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.221    count_reg[16]_i_1_n_4
    SLICE_X153Y95        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y95        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[23]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[23]
    SLICE_X153Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.221 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.221    count_reg[20]_i_1_n_4
    SLICE_X153Y96        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y96        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.727     1.949    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.100     2.049 r  count_reg[3]/Q
                         net (fo=1, routed)           0.094     2.143    count_reg_n_0_[3]
    SLICE_X153Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.220 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.220    count_reg[0]_i_1_n_4
    SLICE_X153Y91        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.967     2.456    clk_in_IBUF_BUFG
    SLICE_X153Y91        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.508     1.949    
    SLICE_X153Y91        FDRE (Hold_fdre_C_D)         0.071     2.020    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.727     1.949    clk_in_IBUF_BUFG
    SLICE_X153Y92        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y92        FDRE (Prop_fdre_C_Q)         0.100     2.049 r  count_reg[7]/Q
                         net (fo=1, routed)           0.094     2.143    count_reg_n_0_[7]
    SLICE_X153Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.220 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.220    count_reg[4]_i_1_n_4
    SLICE_X153Y92        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.967     2.456    clk_in_IBUF_BUFG
    SLICE_X153Y92        FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.508     1.949    
    SLICE_X153Y92        FDRE (Hold_fdre_C_D)         0.071     2.020    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y94        FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y94        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[12]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[12]
    SLICE_X153Y94        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.227 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.227    count_reg[12]_i_1_n_7
    SLICE_X153Y94        FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y94        FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y94        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y95        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[16]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[16]
    SLICE_X153Y95        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.227 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.227    count_reg[16]_i_1_n_7
    SLICE_X153Y95        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y95        FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y95        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.728     1.950    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y96        FDRE (Prop_fdre_C_Q)         0.100     2.050 r  count_reg[20]/Q
                         net (fo=1, routed)           0.094     2.144    count_reg_n_0_[20]
    SLICE_X153Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.227 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.227    count_reg[20]_i_1_n_7
    SLICE_X153Y96        FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.968     2.457    clk_in_IBUF_BUFG
    SLICE_X153Y96        FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.508     1.950    
    SLICE_X153Y96        FDRE (Hold_fdre_C_D)         0.071     2.021    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@20.500ns period=41.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.196    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.222 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.727     1.949    clk_in_IBUF_BUFG
    SLICE_X153Y92        FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y92        FDRE (Prop_fdre_C_Q)         0.100     2.049 r  count_reg[4]/Q
                         net (fo=1, routed)           0.094     2.143    count_reg_n_0_[4]
    SLICE_X153Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.226 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.226    count_reg[4]_i_1_n_7
    SLICE_X153Y92        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.459    clk_in_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.489 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.967     2.456    clk_in_IBUF_BUFG
    SLICE_X153Y92        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.508     1.949    
    SLICE_X153Y92        FDRE (Hold_fdre_C_D)         0.071     2.020    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 20.500 }
Period(ns):         41.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         41.000      39.591     BUFGCTRL_X0Y4  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y91  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y93  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y93  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y94  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y94  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y94  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y94  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y95  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         41.000      40.300     SLICE_X153Y95  count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y97  count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y91  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y91  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y93  count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y93  count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y91  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y91  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y93  count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y93  count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y93  count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y93  count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.500      20.150     SLICE_X153Y94  count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y7  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16      inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        5.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPEN
                            (rising edge-triggered cell GTXE2_COMMON clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.345ns (16.033%)  route 1.807ns (83.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 12.998 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.273     5.304    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X142Y223       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y223       FDRE (Prop_fdre_C_Q)         0.259     5.563 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[3]/Q
                         net (fo=8, routed)           0.452     6.015    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg_n_0_[3]
    SLICE_X141Y223       LUT2 (Prop_lut2_I0_O)        0.043     6.058 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtx_common.gtxe2_common_i_i_3/O
                         net (fo=1, routed)           0.325     6.383    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtx_common.gtxe2_common_i_i_3_n_0
    SLICE_X141Y223       LUT6 (Prop_lut6_I5_O)        0.043     6.426 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtx_common.gtxe2_common_i_i_1/O
                         net (fo=1, routed)           1.030     7.456    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/qpll_drp_en
    GTXE2_COMMON_X0Y1    GTXE2_COMMON                                 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.308    12.998    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTXE2_COMMON_X0Y1    GTXE2_COMMON                                 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
                         clock pessimism              0.434    13.432    
                         clock uncertainty           -0.071    13.361    
    GTXE2_COMMON_X0Y1    GTXE2_COMMON (Setup_gtxe2_common_DRPCLK_DRPEN)
                                                     -0.853    12.508    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[6]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.277ns (11.720%)  route 2.086ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 13.012 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y201       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=38, routed)          0.972     6.517    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X145Y198       LUT4 (Prop_lut4_I2_O)        0.054     6.571 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtx_channel.gtxe2_channel_i_i_16__2/O
                         net (fo=1, routed)           1.114     7.685    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/DRPDI[6]
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.322    13.012    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/CLK
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism              0.434    13.446    
                         clock uncertainty           -0.071    13.375    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_DRPCLK_DRPDI[6])
                                                     -0.363    13.012    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.204ns (10.171%)  route 1.802ns (89.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y220       FDRE (Prop_fdre_C_Q)         0.204     5.513 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         1.802     7.315    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.151    12.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                         clock pessimism              0.434    13.275    
                         clock uncertainty           -0.071    13.204    
    SLICE_X140Y201       FDRE (Setup_fdre_C_R)       -0.387    12.817    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.204ns (10.171%)  route 1.802ns (89.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y220       FDRE (Prop_fdre_C_Q)         0.204     5.513 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         1.802     7.315    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.151    12.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/C
                         clock pessimism              0.434    13.275    
                         clock uncertainty           -0.071    13.204    
    SLICE_X140Y201       FDRE (Setup_fdre_C_R)       -0.387    12.817    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.204ns (10.171%)  route 1.802ns (89.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y220       FDRE (Prop_fdre_C_Q)         0.204     5.513 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         1.802     7.315    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.151    12.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]/C
                         clock pessimism              0.434    13.275    
                         clock uncertainty           -0.071    13.204    
    SLICE_X140Y201       FDRE (Setup_fdre_C_R)       -0.387    12.817    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.181%)  route 1.800ns (89.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y220       FDRE (Prop_fdre_C_Q)         0.204     5.513 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         1.800     7.313    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.151    12.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.434    13.275    
                         clock uncertainty           -0.071    13.204    
    SLICE_X141Y201       FDRE (Setup_fdre_C_R)       -0.387    12.817    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.204ns (10.181%)  route 1.800ns (89.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y220       FDRE (Prop_fdre_C_Q)         0.204     5.513 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=390, routed)         1.800     7.313    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.151    12.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism              0.434    13.275    
                         clock uncertainty           -0.071    13.204    
    SLICE_X141Y201       FDRE (Setup_fdre_C_R)       -0.387    12.817    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[11]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.266ns (11.752%)  route 1.997ns (88.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 13.012 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y201       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=38, routed)          0.972     6.517    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X145Y198       LUT4 (Prop_lut4_I2_O)        0.043     6.560 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtx_channel.gtxe2_channel_i_i_11__2/O
                         net (fo=1, routed)           1.025     7.585    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/DRPDI[11]
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.322    13.012    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/CLK
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism              0.434    13.446    
                         clock uncertainty           -0.071    13.375    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_DRPCLK_DRPDI[11])
                                                     -0.269    13.106    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[15]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.273ns (12.582%)  route 1.897ns (87.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 13.012 - 8.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.292     5.323    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X144Y200       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y200       FDRE (Prop_fdre_C_Q)         0.223     5.546 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[2]/Q
                         net (fo=37, routed)          0.857     6.403    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg_n_0_[2]
    SLICE_X145Y198       LUT4 (Prop_lut4_I1_O)        0.050     6.453 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtx_channel.gtxe2_channel_i_i_7__2/O
                         net (fo=1, routed)           1.040     7.493    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/DRPDI[15]
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.322    13.012    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/CLK
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism              0.457    13.469    
                         clock uncertainty           -0.071    13.398    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_DRPCLK_DRPDI[15])
                                                     -0.358    13.040    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPADDR[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.273ns (12.913%)  route 1.841ns (87.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 13.012 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y201       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=38, routed)          0.774     6.319    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X145Y199       LUT4 (Prop_lut4_I2_O)        0.050     6.369 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtx_channel.gtxe2_channel_i_i_47/O
                         net (fo=1, routed)           1.067     7.436    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/DRPADDR[0]
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.322    13.012    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/CLK
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
                         clock pessimism              0.434    13.446    
                         clock uncertainty           -0.071    13.375    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_DRPCLK_DRPADDR[0])
                                                     -0.358    13.017    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  5.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.205ns (64.754%)  route 0.112ns (35.246%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.578     2.204    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X143Y200       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y200       FDRE (Prop_fdre_C_Q)         0.091     2.295 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/Q
                         net (fo=2, routed)           0.112     2.407    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2[2]
    SLICE_X143Y199       LUT6 (Prop_lut6_I4_O)        0.064     2.471 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[2]_i_2__2/O
                         net (fo=1, routed)           0.000     2.471    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[2]_i_2__2_n_0
    SLICE_X143Y199       MUXF7 (Prop_muxf7_I0_O)      0.050     2.521 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.521    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[2]
    SLICE_X143Y199       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.793     2.740    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X143Y199       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism             -0.321     2.419    
    SLICE_X143Y199       FDRE (Hold_fdre_C_D)         0.070     2.489    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.568     2.194    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y220       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.349    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.772     2.719    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                         clock pessimism             -0.525     2.194    
    SLICE_X137Y220       FDRE (Hold_fdre_C_D)         0.047     2.241    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.576     2.202    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y240       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.357    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.782     2.729    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.527     2.202    
    SLICE_X139Y240       FDRE (Hold_fdre_C_D)         0.047     2.249    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.564     2.190    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X143Y225       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y225       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.345    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1
    SLICE_X143Y225       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.767     2.714    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X143Y225       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg/C
                         clock pessimism             -0.524     2.190    
    SLICE_X143Y225       FDRE (Hold_fdre_C_D)         0.047     2.237    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.566     2.192    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y222       FDRE (Prop_fdre_C_Q)         0.100     2.292 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.347    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.770     2.717    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
                         clock pessimism             -0.525     2.192    
    SLICE_X139Y222       FDRE (Hold_fdre_C_D)         0.047     2.239    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.575     2.201    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y211       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y211       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.356    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1[4]
    SLICE_X139Y211       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.781     2.728    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y211       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.527     2.201    
    SLICE_X139Y211       FDRE (Hold_fdre_C_D)         0.047     2.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.574     2.200    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y212       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.355    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1[0]
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.779     2.726    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.526     2.200    
    SLICE_X139Y212       FDRE (Hold_fdre_C_D)         0.047     2.247    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y213       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.354    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.526     2.199    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)         0.047     2.246    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.592     2.218    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y197       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.373    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1[0]
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.793     2.740    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.522     2.218    
    SLICE_X141Y197       FDRE (Hold_fdre_C_D)         0.047     2.265    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.578     2.204    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y201       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.359    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.784     2.731    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.527     2.204    
    SLICE_X141Y201       FDRE (Hold_fdre_C_D)         0.047     2.251    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y1   inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y5  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y7  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2       inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1       inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X145Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X144Y221      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X143Y201      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X145Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X143Y201      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X142Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X144Y201      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[14]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X141Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X143Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X143Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X144Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X141Y200      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[8]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X145Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X140Y223      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X145Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X143Y223      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X143Y223      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X143Y223      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[4]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X143Y223      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[5]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X144Y222      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X145Y224      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X145Y224      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 12.847 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Q
    SLICE_X137Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157    12.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_oobclk_in
    SLICE_X137Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C
                         clock pessimism              0.341    13.188    
                         clock uncertainty           -0.071    13.117    
    SLICE_X137Y170       FDRE (Setup_fdre_C_R)       -0.304    12.813    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 12.847 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/SR[0]
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157    12.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                         clock pessimism              0.341    13.188    
                         clock uncertainty           -0.071    13.117    
    SLICE_X136Y170       FDRE (Setup_fdre_C_R)       -0.281    12.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 12.847 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/SR[0]
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157    12.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_oobclk_in
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                         clock pessimism              0.341    13.188    
                         clock uncertainty           -0.071    13.117    
    SLICE_X136Y170       FDRE (Setup_fdre_C_R)       -0.281    12.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 12.847 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157    12.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                         clock pessimism              0.341    13.188    
                         clock uncertainty           -0.071    13.117    
    SLICE_X136Y170       FDRE (Setup_fdre_C_R)       -0.281    12.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 12.847 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/SR[0]
    SLICE_X136Y170       FDSE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157    12.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y170       FDSE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg/C
                         clock pessimism              0.341    13.188    
                         clock uncertainty           -0.071    13.117    
    SLICE_X136Y170       FDSE (Setup_fdse_C_S)       -0.281    12.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.223ns (8.204%)  route 2.495ns (91.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 12.849 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.495     8.023    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X139Y182       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.159    12.849    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X139Y182       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.341    13.190    
                         clock uncertainty           -0.071    13.119    
    SLICE_X139Y182       FDRE (Setup_fdre_C_R)       -0.304    12.815    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 12.848 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Q
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158    12.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C
                         clock pessimism              0.341    13.189    
                         clock uncertainty           -0.071    13.118    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 12.848 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158    12.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.341    13.189    
                         clock uncertainty           -0.071    13.118    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 12.848 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158    12.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/C
                         clock pessimism              0.341    13.189    
                         clock uncertainty           -0.071    13.118    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 12.848 - 8.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158    12.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                         clock pessimism              0.341    13.189    
                         clock uncertainty           -0.071    13.118    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.466%)  route 0.488ns (80.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.591     2.217    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_oobclk_in
    SLICE_X134Y194       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y194       FDRE (Prop_fdre_C_Q)         0.118     2.335 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.488     2.823    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg[9]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[9])
                                                      0.523     2.769    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.091ns (12.658%)  route 0.628ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X137Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y205       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.628     2.922    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/Q[5]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[5])
                                                      0.448     2.862    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.100ns (17.442%)  route 0.473ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.592     2.218    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X135Y199       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/Q
                         net (fo=1, routed)           0.473     2.791    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_phy_status
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0PHYSTATUS)
                                                      0.479     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.100ns (17.614%)  route 0.468ns (82.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.590     2.216    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_oobclk_in
    SLICE_X133Y193       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y193       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.468     2.784    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_0[1]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[1])
                                                      0.470     2.716    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.100ns (15.679%)  route 0.538ns (84.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X135Y185       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y185       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.538     2.851    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_1[4]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[4])
                                                      0.528     2.774    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.118ns (15.151%)  route 0.661ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.576     2.202    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X136Y209       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y209       FDRE (Prop_fdre_C_Q)         0.118     2.320 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.661     2.981    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/Q[10]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[10])
                                                      0.489     2.903    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[13]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.100ns (15.785%)  route 0.533ns (84.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X137Y187       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y187       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.533     2.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_1[13]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[13])
                                                      0.520     2.766    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.100ns (16.769%)  route 0.496ns (83.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.578     2.204    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X135Y174       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y174       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/Q
                         net (fo=1, routed)           0.496     2.800    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0ELECIDLE)
                                                      0.472     2.718    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.227%)  route 0.496ns (80.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.590     2.216    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_oobclk_in
    SLICE_X134Y192       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y192       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.496     2.830    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_0[11]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[11])
                                                      0.501     2.747    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.118ns (19.122%)  route 0.499ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X134Y185       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y185       FDRE (Prop_fdre_C_Q)         0.118     2.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.499     2.830    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_9[1]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.501     2.747    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         8.000       4.000      PCIE_X0Y0           inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y5  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X133Y242      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X133Y242      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X134Y241      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X132Y242      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X134Y241      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X134Y241      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X134Y241      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X134Y240      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X140Y245      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X137Y205      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X133Y222      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X133Y222      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X136Y170      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X136Y212      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X137Y187      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X136Y221      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X136Y170      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X135Y213      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X133Y193      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X133Y193      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y0
  To Clock:  clk_250mhz_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 8.847 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Q
    SLICE_X137Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157     8.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_oobclk_in
    SLICE_X137Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C
                         clock pessimism              0.341     9.188    
                         clock uncertainty           -0.065     9.123    
    SLICE_X137Y170       FDRE (Setup_fdre_C_R)       -0.304     8.819    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 8.847 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/SR[0]
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157     8.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
                         clock pessimism              0.341     9.188    
                         clock uncertainty           -0.065     9.123    
    SLICE_X136Y170       FDRE (Setup_fdre_C_R)       -0.281     8.842    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 8.847 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/SR[0]
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157     8.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_oobclk_in
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                         clock pessimism              0.341     9.188    
                         clock uncertainty           -0.065     9.123    
    SLICE_X136Y170       FDRE (Setup_fdre_C_R)       -0.281     8.842    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 8.847 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157     8.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X136Y170       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                         clock pessimism              0.341     9.188    
                         clock uncertainty           -0.065     9.123    
    SLICE_X136Y170       FDRE (Setup_fdre_C_R)       -0.281     8.842    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.223ns (8.032%)  route 2.553ns (91.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 8.847 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.553     8.081    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/SR[0]
    SLICE_X136Y170       FDSE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.157     8.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y170       FDSE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg/C
                         clock pessimism              0.341     9.188    
                         clock uncertainty           -0.065     9.123    
    SLICE_X136Y170       FDSE (Setup_fdse_C_S)       -0.281     8.842    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_deemph_q_reg
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.223ns (8.204%)  route 2.495ns (91.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 8.849 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.495     8.023    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X139Y182       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.159     8.849    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X139Y182       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.341     9.190    
                         clock uncertainty           -0.065     9.125    
    SLICE_X139Y182       FDRE (Setup_fdre_C_R)       -0.304     8.821    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 8.848 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Q
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158     8.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C
                         clock pessimism              0.341     9.189    
                         clock uncertainty           -0.065     9.124    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281     8.843    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 8.848 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158     8.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.341     9.189    
                         clock uncertainty           -0.065     9.124    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281     8.843    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 8.848 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158     8.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/C
                         clock pessimism              0.341     9.189    
                         clock uncertainty           -0.065     9.124    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281     8.843    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.223ns (8.143%)  route 2.516ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 8.848 - 4.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.274     5.305    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y227       FDCE (Prop_fdce_C_Q)         0.223     5.528 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=315, routed)         2.516     8.044    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/SR[0]
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.158     8.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X138Y181       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                         clock pessimism              0.341     9.189    
                         clock uncertainty           -0.065     9.124    
    SLICE_X138Y181       FDRE (Setup_fdre_C_R)       -0.281     8.843    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.466%)  route 0.488ns (80.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.591     2.217    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_oobclk_in
    SLICE_X134Y194       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y194       FDRE (Prop_fdre_C_Q)         0.118     2.335 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.488     2.823    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg[9]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[9])
                                                      0.523     2.769    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.091ns (12.658%)  route 0.628ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X137Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y205       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.628     2.922    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/Q[5]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[5])
                                                      0.448     2.862    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.100ns (17.442%)  route 0.473ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.592     2.218    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X135Y199       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_phy_status_q_reg/Q
                         net (fo=1, routed)           0.473     2.791    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_phy_status
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0PHYSTATUS)
                                                      0.479     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.100ns (17.614%)  route 0.468ns (82.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.590     2.216    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_oobclk_in
    SLICE_X133Y193       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y193       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[1]/Q
                         net (fo=1, routed)           0.468     2.784    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_0[1]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[1])
                                                      0.470     2.716    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.100ns (15.679%)  route 0.538ns (84.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X135Y185       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y185       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.538     2.851    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_1[4]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[4])
                                                      0.528     2.774    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.118ns (15.151%)  route 0.661ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.576     2.202    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X136Y209       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y209       FDRE (Prop_fdre_C_Q)         0.118     2.320 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.661     2.981    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/Q[10]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[10])
                                                      0.489     2.903    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[13]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.100ns (15.785%)  route 0.533ns (84.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X137Y187       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y187       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.533     2.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_1[13]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[13])
                                                      0.520     2.766    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.100ns (16.769%)  route 0.496ns (83.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.578     2.204    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_oobclk_in
    SLICE_X135Y174       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y174       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/Q
                         net (fo=1, routed)           0.496     2.800    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0ELECIDLE)
                                                      0.472     2.718    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.227%)  route 0.496ns (80.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.590     2.216    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_oobclk_in
    SLICE_X134Y192       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y192       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.496     2.830    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_0[11]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[11])
                                                      0.501     2.747    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.118ns (19.122%)  route 0.499ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_oobclk_in
    SLICE_X134Y185       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y185       FDRE (Prop_fdre_C_Q)         0.118     2.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.499     2.830    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/cfg_bus_mstr_enable_reg_9[1]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.788     2.735    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pipe_oobclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[1])
                                                      0.501     2.747    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X0Y0           inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y5  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X137Y224      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X137Y224      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X137Y224      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X138Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X138Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X137Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxeq_adapt_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X140Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxstatus_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X140Y225      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X133Y224      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X129Y223      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X136Y170      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X136Y212      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         2.000       1.650      SLICE_X137Y187      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X136Y221      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X136Y170      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X135Y213      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X133Y193      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X133Y193      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X133Y190      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X133Y190      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.223ns (7.186%)  route 2.880ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.880     8.430    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rErrOut_reg[0]_0
    SLICE_X131Y129       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.325     9.015    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/CLK
    SLICE_X131Y129       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[1]/C
                         clock pessimism              0.354     9.369    
                         clock uncertainty           -0.065     9.304    
    SLICE_X131Y129       FDRE (Setup_fdre_C_R)       -0.304     9.000    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.223ns (7.186%)  route 2.880ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.880     8.430    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rErrOut_reg[0]_0
    SLICE_X131Y129       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.325     9.015    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/CLK
    SLICE_X131Y129       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[4]/C
                         clock pessimism              0.354     9.369    
                         clock uncertainty           -0.065     9.304    
    SLICE_X131Y129       FDRE (Setup_fdre_C_R)       -0.304     9.000    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.223ns (7.186%)  route 2.880ns (92.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.880     8.430    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rErrOut_reg[0]_0
    SLICE_X131Y129       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.325     9.015    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/CLK
    SLICE_X131Y129       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[5]/C
                         clock pessimism              0.354     9.369    
                         clock uncertainty           -0.065     9.304    
    SLICE_X131Y129       FDRE (Setup_fdre_C_R)       -0.304     9.000    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.223ns (7.368%)  route 2.804ns (92.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 9.010 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.804     8.354    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rCountValid_reg_0
    SLICE_X125Y126       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.320     9.010    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/CLK
    SLICE_X125Y126       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPos_reg[11]/C
                         clock pessimism              0.354     9.364    
                         clock uncertainty           -0.065     9.299    
    SLICE_X125Y126       FDRE (Setup_fdre_C_R)       -0.304     8.995    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPos_reg[11]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.223ns (7.389%)  route 2.795ns (92.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 9.013 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.795     8.345    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rErrOut_reg[0]_0
    SLICE_X131Y128       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.323     9.013    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/CLK
    SLICE_X131Y128       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[2]/C
                         clock pessimism              0.354     9.367    
                         clock uncertainty           -0.065     9.302    
    SLICE_X131Y128       FDRE (Setup_fdre_C_R)       -0.304     8.998    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.223ns (7.389%)  route 2.795ns (92.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 9.013 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.795     8.345    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rErrOut_reg[0]_0
    SLICE_X131Y128       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.323     9.013    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/CLK
    SLICE_X131Y128       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[3]/C
                         clock pessimism              0.354     9.367    
                         clock uncertainty           -0.065     9.302    
    SLICE_X131Y128       FDRE (Setup_fdre_C_R)       -0.304     8.998    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.266ns (8.013%)  route 3.053ns (91.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 9.009 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         3.053     8.603    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam/rPosNow_reg[1]
    SLICE_X126Y125       LUT6 (Prop_lut6_I2_O)        0.043     8.646 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam/rPosNow[10]_i_1/O
                         net (fo=1, routed)           0.000     8.646    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam_n_1
    SLICE_X126Y125       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.319     9.009    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/CLK
    SLICE_X126Y125       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[10]/C
                         clock pessimism              0.354     9.363    
                         clock uncertainty           -0.065     9.298    
    SLICE_X126Y125       FDRE (Setup_fdre_C_D)        0.064     9.362    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[10]
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.266ns (8.023%)  route 3.049ns (91.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 9.009 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         3.049     8.599    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam/rPosNow_reg[1]
    SLICE_X126Y125       LUT6 (Prop_lut6_I2_O)        0.043     8.642 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam/rPosNow[2]_i_1/O
                         net (fo=1, routed)           0.000     8.642    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam_n_8
    SLICE_X126Y125       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.319     9.009    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/CLK
    SLICE_X126Y125       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[2]/C
                         clock pessimism              0.354     9.363    
                         clock uncertainty           -0.065     9.298    
    SLICE_X126Y125       FDRE (Setup_fdre_C_D)        0.065     9.363    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[2]
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.266ns (8.283%)  route 2.946ns (91.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 9.010 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.946     8.496    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam/rPosNow_reg[1]
    SLICE_X124Y126       LUT6 (Prop_lut6_I2_O)        0.043     8.539 r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam/rPosNow[11]_i_1/O
                         net (fo=1, routed)           0.000     8.539    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/posRam_n_0
    SLICE_X124Y126       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.320     9.010    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/CLK
    SLICE_X124Y126       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[11]/C
                         clock pessimism              0.354     9.364    
                         clock uncertainty           -0.065     9.299    
    SLICE_X124Y126       FDRE (Setup_fdre_C_D)        0.034     9.333    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rPosNow_reg[11]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.516ns (18.436%)  route 2.283ns (81.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 9.049 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.295     5.326    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[7])
                                                      0.516     5.842 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[7]
                         net (fo=8, routed)           2.283     8.125    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/MIMTXWADDR[7]
    RAMB36_X5Y23         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.359     9.049    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_0
    RAMB36_X5Y23         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism              0.354     9.403    
                         clock uncertainty           -0.065     9.338    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     8.922    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  0.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.011ns (4.067%)  route 0.259ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.011     2.224 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=8, routed)           0.259     2.483    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.807     2.754    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_1
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.265    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.448    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.031ns (6.025%)  route 0.484ns (93.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.031     2.244 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=8, routed)           0.484     2.727    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X4Y29         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.888     2.835    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_0
    RAMB36_X4Y29         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.329     2.506    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.689    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.043ns (8.302%)  route 0.475ns (91.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[4])
                                                      0.043     2.256 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[4]
                         net (fo=8, routed)           0.475     2.731    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXRADDR[4]
    RAMB36_X4Y29         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.888     2.835    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_0
    RAMB36_X4Y29         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.329     2.506    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.689    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.026ns (8.936%)  route 0.265ns (91.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[5])
                                                      0.026     2.239 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[5]
                         net (fo=8, routed)           0.265     2.504    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/MIMTXRADDR[5]
    RAMB36_X4Y31         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.816     2.763    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_0
    RAMB36_X4Y31         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.457    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.023ns (8.149%)  route 0.259ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[3])
                                                      0.023     2.236 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[3]
                         net (fo=8, routed)           0.259     2.495    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[3]
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.807     2.754    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_1
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.265    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.448    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.036ns (12.287%)  route 0.257ns (87.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[11])
                                                      0.036     2.249 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[11]
                         net (fo=8, routed)           0.257     2.506    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[11]
    RAMB36_X4Y30         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.816     2.763    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_0
    RAMB36_X4Y30         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.457    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.034ns (11.727%)  route 0.256ns (88.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[6])
                                                      0.034     2.247 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[6]
                         net (fo=8, routed)           0.256     2.503    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXRADDR[6]
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.809     2.756    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_1
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.450    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.031ns (10.738%)  route 0.258ns (89.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[6])
                                                      0.031     2.244 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[6]
                         net (fo=8, routed)           0.258     2.501    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[6]
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.807     2.754    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_1
    RAMB36_X4Y33         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.489     2.265    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.448    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[19]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.100ns (18.945%)  route 0.428ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tkeep_reg[7]_0
    SLICE_X124Y171       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y171       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/xhdl12.reg_tdata_reg[51]/Q
                         net (fo=1, routed)           0.428     2.731    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/trn_td[19]
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[19]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.786     2.733    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[19])
                                                      0.451     2.677    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.042ns (7.828%)  route 0.495ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.587     2.213    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/ramb_bl.ramb36_dp_bl.ram36_bl
    PCIE_X0Y0            PCIE_2_1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.042     2.255 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=8, routed)           0.495     2.749    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X5Y29         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.894     2.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl_0
    RAMB36_X5Y29         RAMB36E1                                     r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
                         clock pessimism             -0.329     2.512    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.695    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X4Y24     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/rams[1].ram/rRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X4Y27     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/mem/rRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y31     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/mem/rRAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y31     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/mem/rRAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X4Y26     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/mem/rRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X5Y27     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/rRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X6Y27     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/mem/rRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X4Y32     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/fifo/mem/rRAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB36_X4Y32     inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/fifo/mem/rRAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X142Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_36_41/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X138Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_48_53/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X138Y157   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rRAM_reg_0_7_48_53/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X104Y145   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/mem/rRAM_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X104Y145   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/mem/rRAM_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X104Y145   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/mem/rRAM_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X104Y145   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/mem/rRAM_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X104Y145   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/mem/rRAM_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X136Y132   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/rRAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X136Y132   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/rRAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X136Y132   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/rRAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X136Y132   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/rRAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X136Y132   inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/rRAM_reg_0_31_0_5/RAMC/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.456       0.104      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.450       0.110      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.445       0.195      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.439       0.201      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X0Y0        inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_ref_clk
  To Clock:  pcie_ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 13.478 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    1.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.287     4.618    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y237       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y237       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.618 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.618    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.147    13.478    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.140    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X142Y237       FDRE (Setup_fdre_C_D)        0.064    14.647    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 13.478 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.286     4.617    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y236       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.617 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.617    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y236       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.147    13.478    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y236       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.139    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X142Y236       FDRE (Setup_fdre_C_D)        0.064    14.646    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 13.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.280     4.611    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.611 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.611    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.142    13.473    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.138    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X142Y231       FDRE (Setup_fdre_C_D)        0.064    14.640    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 13.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    1.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.279     4.610    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y230       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.610 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.610    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.142    13.473    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.137    14.610    
                         clock uncertainty           -0.035    14.575    
    SLICE_X142Y230       FDRE (Setup_fdre_C_D)        0.064    14.639    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.281     4.612    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y217       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.612 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.612    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y217       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.143    13.474    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.138    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X142Y217       FDRE (Setup_fdre_C_D)        0.064    14.641    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 13.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.283     4.614    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y215       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.614 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.614    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y215       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.145    13.476    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.138    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X142Y215       FDRE (Setup_fdre_C_D)        0.064    14.643    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 13.482 - 10.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    1.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.291     4.622    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.622 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.622    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.151    13.482    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.140    14.622    
                         clock uncertainty           -0.035    14.587    
    SLICE_X142Y205       FDRE (Setup_fdre_C_D)        0.064    14.651    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    1.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.290     4.621    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y207       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.621 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.621    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y207       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.150    13.481    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y207       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.140    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X142Y207       FDRE (Setup_fdre_C_D)        0.064    14.650    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 13.478 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.286     4.617    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y236       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.354 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.354    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.147    13.478    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.139    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X142Y236       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    14.546    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_ref_clk rise@10.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 13.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    1.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.883     3.238    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.279     4.610    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y230       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.347 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.347    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                     10.000    10.000 r  
    H6                                                0.000    10.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.830    12.248    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.331 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.142    13.473    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.137    14.610    
                         clock uncertainty           -0.035    14.575    
    SLICE_X142Y230       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    14.539    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.573     1.385    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y215       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.656 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.656    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.777     1.921    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.536     1.385    
    SLICE_X142Y215       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.484    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.576     1.388    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y207       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.659 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.659    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.782     1.926    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.538     1.388    
    SLICE_X142Y207       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.487    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.574     1.386    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y237       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y237       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.657 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.657    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y237       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.779     1.923    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y237       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.386    
    SLICE_X142Y237       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.485    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.570     1.382    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.653 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.653    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y231       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.774     1.918    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.536     1.382    
    SLICE_X142Y231       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.481    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.569     1.381    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y230       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.652 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.652    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.773     1.917    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y230       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.536     1.381    
    SLICE_X142Y230       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.480    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.571     1.383    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y217       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.654 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.654    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y217       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.775     1.919    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.536     1.383    
    SLICE_X142Y217       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.482    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.573     1.385    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y236       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.656 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.656    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.778     1.922    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y236       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.537     1.385    
    SLICE_X142Y236       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.484    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.577     1.389    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.660 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.660    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y205       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.783     1.927    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.538     1.389    
    SLICE_X142Y205       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.488    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.573     1.385    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y215       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.661 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.661    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.777     1.921    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.536     1.385    
    SLICE_X142Y215       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.487    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_ref_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_ref_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_ref_clk rise@0.000ns - pcie_ref_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.345     0.786    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.576     1.388    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y207       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.664 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.664    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_ref_clk rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  pcie_refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_refclkin_p
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_refclkin_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    inst_gvi_pcie/pcie_wrapper/pcie_refclkin_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  inst_gvi_pcie/pcie_wrapper/refclk_ibuf/O
                         net (fo=6, routed)           0.382     1.114    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/PIPE_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.144 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.782     1.926    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y207       SRLC32E                                      r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.538     1.388    
    SLICE_X142Y207       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.490    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_ref_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_refclkin_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3       inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y0    inst_gvi_pcie/pcie_wrapper/refclk_ibuf/I
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X142Y205      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X142Y207      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y230      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y230      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y230      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y230      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y217      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y217      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y217      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y205      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y205      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y205      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y207      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y207      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y207      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y207      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y231      inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        5.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.259ns (12.361%)  route 1.836ns (87.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     5.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.836     7.426    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.167    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.071    13.007    
    SLICE_X141Y197       FDRE (Setup_fdre_C_D)       -0.008    12.999    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.259ns (14.095%)  route 1.579ns (85.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     5.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.579     7.169    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.071    12.987    
    SLICE_X140Y238       FDRE (Setup_fdre_C_D)       -0.010    12.977    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.204ns (12.809%)  route 1.389ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 12.839 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.287     5.318    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y237       FDRE (Prop_fdre_C_Q)         0.204     5.522 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.389     6.911    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.149    12.839    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.060    
                         clock uncertainty           -0.071    12.989    
    SLICE_X139Y240       FDRE (Setup_fdre_C_D)       -0.086    12.903    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.259ns (17.328%)  route 1.236ns (82.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     5.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.236     6.826    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.138    12.828    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.071    12.978    
    SLICE_X140Y227       FDRE (Setup_fdre_C_D)       -0.031    12.947    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.236ns (16.679%)  route 1.179ns (83.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.280     5.311    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       FDRE (Prop_fdre_C_Q)         0.236     5.547 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.179     6.726    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.142    12.832    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.221    13.053    
                         clock uncertainty           -0.071    12.982    
    SLICE_X140Y230       FDRE (Setup_fdre_C_D)       -0.102    12.880    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.259ns (18.630%)  route 1.131ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     5.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.131     6.721    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.071    12.987    
    SLICE_X139Y212       FDRE (Setup_fdre_C_D)       -0.009    12.978    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.223ns (16.171%)  route 1.156ns (83.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.287     5.318    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y237       FDRE (Prop_fdre_C_Q)         0.223     5.541 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.156     6.697    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.071    12.987    
    SLICE_X140Y238       FDRE (Setup_fdre_C_D)       -0.019    12.968    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.204ns (15.210%)  route 1.137ns (84.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.137     6.663    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.167    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.071    13.007    
    SLICE_X142Y197       FDRE (Setup_fdre_C_D)       -0.061    12.946    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.204ns (15.232%)  route 1.135ns (84.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.204     5.526 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.135     6.661    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.167    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.071    13.007    
    SLICE_X142Y197       FDRE (Setup_fdre_C_D)       -0.060    12.947    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.223ns (16.263%)  route 1.148ns (83.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.275     5.306    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_oobclk_in
    SLICE_X140Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y222       FDRE (Prop_fdre_C_Q)         0.223     5.529 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           1.148     6.677    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QRST_DRP_START
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.138    12.828    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.071    12.978    
    SLICE_X139Y222       FDRE (Setup_fdre_C_D)       -0.009    12.969    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  6.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.100ns (16.555%)  route 0.504ns (83.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.504     2.807    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.784     2.731    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.477    
    SLICE_X141Y201       FDRE (Hold_fdre_C_D)         0.032     2.509    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.118ns (19.626%)  route 0.483ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.568     2.194    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_oobclk_in
    SLICE_X138Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y220       FDRE (Prop_fdre_C_Q)         0.118     2.312 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.483     2.795    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.772     2.719    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.254     2.465    
    SLICE_X137Y220       FDRE (Hold_fdre_C_D)         0.032     2.497    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.091ns (15.943%)  route 0.480ns (84.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.574     2.200    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y237       FDRE (Prop_fdre_C_Q)         0.091     2.291 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.480     2.771    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.782     2.729    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.475    
    SLICE_X139Y240       FDRE (Hold_fdre_C_D)        -0.004     2.471    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.107ns (19.045%)  route 0.455ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.570     2.196    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       FDRE (Prop_fdre_C_Q)         0.107     2.303 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.455     2.758    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.770     2.717    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.463    
    SLICE_X140Y227       FDRE (Hold_fdre_C_D)        -0.005     2.458    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.091ns (15.842%)  route 0.483ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X140Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y214       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.483     2.773    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.471    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)        -0.004     2.467    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.091ns (15.814%)  route 0.484ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X140Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y214       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.484     2.774    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.471    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)        -0.004     2.467    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.100ns (15.674%)  route 0.538ns (84.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X140Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y214       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.538     2.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.471    
    SLICE_X142Y214       FDRE (Hold_fdre_C_D)         0.040     2.511    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.118ns (18.368%)  route 0.524ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.570     2.196    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       FDRE (Prop_fdre_C_Q)         0.118     2.314 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.524     2.838    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.773     2.720    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.466    
    SLICE_X140Y230       FDRE (Hold_fdre_C_D)         0.032     2.498    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.091ns (13.516%)  route 0.582ns (86.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.582     2.876    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.793     2.740    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.486    
    SLICE_X142Y197       FDRE (Hold_fdre_C_D)         0.023     2.509    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.091ns (13.496%)  route 0.583ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.583     2.877    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.793     2.740    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.486    
    SLICE_X142Y197       FDRE (Hold_fdre_C_D)         0.023     2.509    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.095ns  (logic 0.259ns (12.361%)  route 1.836ns (87.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     9.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     9.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.836    11.426    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.167    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X141Y197       FDRE (Setup_fdre_C_D)       -0.008    12.879    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.838ns  (logic 0.259ns (14.095%)  route 1.579ns (85.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     9.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     9.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.579    11.169    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X140Y238       FDRE (Setup_fdre_C_D)       -0.010    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.593ns  (logic 0.204ns (12.809%)  route 1.389ns (87.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 12.839 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 9.318 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.287     9.318    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y237       FDRE (Prop_fdre_C_Q)         0.204     9.522 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.389    10.911    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.149    12.839    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.060    
                         clock uncertainty           -0.191    12.869    
    SLICE_X139Y240       FDRE (Setup_fdre_C_D)       -0.086    12.783    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.495ns  (logic 0.259ns (17.328%)  route 1.236ns (82.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     9.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     9.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.236    10.826    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.138    12.828    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.191    12.858    
    SLICE_X140Y227       FDRE (Setup_fdre_C_D)       -0.031    12.827    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.415ns  (logic 0.236ns (16.679%)  route 1.179ns (83.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 12.832 - 8.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 9.311 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.280     9.311    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       FDRE (Prop_fdre_C_Q)         0.236     9.547 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.179    10.726    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.142    12.832    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.221    13.053    
                         clock uncertainty           -0.191    12.862    
    SLICE_X140Y230       FDRE (Setup_fdre_C_D)       -0.102    12.760    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.390ns  (logic 0.259ns (18.630%)  route 1.131ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.300     9.331    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_oobclk_in
    SLICE_X136Y196       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y196       FDRE (Prop_fdre_C_Q)         0.259     9.590 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_stages_1.pipe_tx_rate_q_reg/Q
                         net (fo=9, routed)           1.131    10.721    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]_0[0]
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y212       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X139Y212       FDRE (Setup_fdre_C_D)       -0.009    12.858    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.379ns  (logic 0.223ns (16.171%)  route 1.156ns (83.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 9.318 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.287     9.318    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y237       FDRE (Prop_fdre_C_Q)         0.223     9.541 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.156    10.697    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X140Y238       FDRE (Setup_fdre_C_D)       -0.019    12.848    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.341ns  (logic 0.204ns (15.210%)  route 1.137ns (84.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 9.322 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.291     9.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.204     9.526 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.137    10.663    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.167    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X142Y197       FDRE (Setup_fdre_C_D)       -0.061    12.826    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.339ns  (logic 0.204ns (15.232%)  route 1.135ns (84.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 9.322 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.291     9.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.204     9.526 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           1.135    10.661    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.167    12.857    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X142Y197       FDRE (Setup_fdre_C_D)       -0.060    12.827    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.371ns  (logic 0.223ns (16.263%)  route 1.148ns (83.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 9.306 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.275     9.306    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_oobclk_in
    SLICE_X140Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y222       FDRE (Prop_fdre_C_Q)         0.223     9.529 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=3, routed)           1.148    10.677    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QRST_DRP_START
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.138    12.828    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X139Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.191    12.858    
    SLICE_X139Y222       FDRE (Setup_fdre_C_D)       -0.009    12.849    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  2.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.100ns (16.555%)  route 0.504ns (83.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.504     2.807    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.784     2.731    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.477    
                         clock uncertainty            0.191     2.668    
    SLICE_X141Y201       FDRE (Hold_fdre_C_D)         0.032     2.700    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.118ns (19.626%)  route 0.483ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.568     2.194    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_oobclk_in
    SLICE_X138Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y220       FDRE (Prop_fdre_C_Q)         0.118     2.312 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.483     2.795    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.772     2.719    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X137Y220       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.254     2.465    
                         clock uncertainty            0.191     2.656    
    SLICE_X137Y220       FDRE (Hold_fdre_C_D)         0.032     2.688    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.091ns (15.943%)  route 0.480ns (84.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.574     2.200    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y237       FDRE (Prop_fdre_C_Q)         0.091     2.291 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.480     2.771    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.782     2.729    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y240       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.475    
                         clock uncertainty            0.191     2.666    
    SLICE_X139Y240       FDRE (Hold_fdre_C_D)        -0.004     2.662    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.107ns (19.045%)  route 0.455ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.570     2.196    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       FDRE (Prop_fdre_C_Q)         0.107     2.303 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.455     2.758    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.770     2.717    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y227       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.463    
                         clock uncertainty            0.191     2.654    
    SLICE_X140Y227       FDRE (Hold_fdre_C_D)        -0.005     2.649    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.091ns (15.842%)  route 0.483ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X140Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y214       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.483     2.773    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)        -0.004     2.658    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.091ns (15.814%)  route 0.484ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X140Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y214       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.484     2.774    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X139Y213       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)        -0.004     2.658    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.100ns (15.674%)  route 0.538ns (84.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X140Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y214       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.538     2.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X142Y214       FDRE (Hold_fdre_C_D)         0.040     2.702    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.118ns (18.368%)  route 0.524ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.570     2.196    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y231       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y231       FDRE (Prop_fdre_C_Q)         0.118     2.314 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.524     2.838    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/RATE_DRP_START
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.773     2.720    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y230       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.466    
                         clock uncertainty            0.191     2.657    
    SLICE_X140Y230       FDRE (Hold_fdre_C_D)         0.032     2.689    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.091ns (13.516%)  route 0.582ns (86.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.582     2.876    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.793     2.740    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.486    
                         clock uncertainty            0.191     2.677    
    SLICE_X142Y197       FDRE (Hold_fdre_C_D)         0.023     2.700    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.091ns (13.496%)  route 0.583ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.577     2.203    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y205       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y205       FDRE (Prop_fdre_C_Q)         0.091     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=2, routed)           0.583     2.877    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RATE_DRP_X16X20_MODE
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.793     2.740    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y197       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.486    
                         clock uncertainty            0.191     2.677    
    SLICE_X142Y197       FDRE (Hold_fdre_C_D)         0.023     2.700    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        6.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.259ns (18.565%)  route 1.136ns (81.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.284     5.315    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y214       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.136     6.710    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.146    12.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.057    
                         clock uncertainty           -0.071    12.986    
    SLICE_X141Y214       FDRE (Setup_fdre_C_D)       -0.019    12.967    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.967    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.223ns (15.529%)  route 1.213ns (84.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 12.831 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y229       FDRE (Prop_fdre_C_Q)         0.223     5.532 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.213     6.745    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.141    12.831    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.052    
                         clock uncertainty           -0.071    12.981    
    SLICE_X138Y229       FDRE (Setup_fdre_C_D)        0.021    13.002    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.223ns (16.067%)  route 1.165ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X143Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y201       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.165     6.710    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.151    12.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.071    12.991    
    SLICE_X145Y203       FDRE (Setup_fdre_C_D)       -0.009    12.982    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.223ns (17.236%)  route 1.071ns (82.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.287     5.318    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDRE (Prop_fdre_C_Q)         0.223     5.541 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.071     6.612    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.147    12.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.071    12.987    
    SLICE_X139Y237       FDRE (Setup_fdre_C_D)       -0.031    12.956    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.223ns (17.681%)  route 1.038ns (82.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.272     5.303    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X140Y224       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y224       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.038     6.564    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.138    12.828    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_oobclk_in
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.071    12.978    
    SLICE_X141Y222       FDRE (Setup_fdre_C_D)       -0.019    12.959    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  6.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.841%)  route 0.531ns (84.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.564     2.190    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X140Y224       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y224       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.531     2.821    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.770     2.717    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_oobclk_in
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.254     2.463    
    SLICE_X141Y222       FDRE (Hold_fdre_C_D)         0.043     2.506    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.100ns (15.557%)  route 0.543ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.575     2.201    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.543     2.844    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.779     2.726    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.472    
    SLICE_X139Y237       FDRE (Hold_fdre_C_D)         0.038     2.510    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.118ns (17.124%)  route 0.571ns (82.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y214       FDRE (Prop_fdre_C_Q)         0.118     2.317 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.571     2.888    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.471    
    SLICE_X141Y214       FDRE (Hold_fdre_C_D)         0.041     2.512    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.665%)  route 0.582ns (85.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.578     2.204    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X143Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y201       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.582     2.886    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.783     2.730    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.476    
    SLICE_X145Y203       FDRE (Hold_fdre_C_D)         0.033     2.509    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.100ns (14.123%)  route 0.608ns (85.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.568     2.194    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.608     2.902    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.772     2.719    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.465    
    SLICE_X138Y229       FDRE (Hold_fdre_C_D)         0.059     2.524    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        2.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.259ns (18.565%)  route 1.136ns (81.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.284     5.315    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y214       FDRE (Prop_fdre_C_Q)         0.259     5.574 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.136     6.710    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.146     8.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.057    
                         clock uncertainty           -0.191     8.866    
    SLICE_X141Y214       FDRE (Setup_fdre_C_D)       -0.019     8.847    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.223ns (15.529%)  route 1.213ns (84.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 8.831 - 4.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.278     5.309    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y229       FDRE (Prop_fdre_C_Q)         0.223     5.532 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.213     6.745    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.141     8.831    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.052    
                         clock uncertainty           -0.191     8.861    
    SLICE_X138Y229       FDRE (Setup_fdre_C_D)        0.021     8.882    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.223ns (16.067%)  route 1.165ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 8.841 - 4.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.291     5.322    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X143Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y201       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.165     6.710    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.151     8.841    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.062    
                         clock uncertainty           -0.191     8.871    
    SLICE_X145Y203       FDRE (Setup_fdre_C_D)       -0.009     8.862    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.223ns (17.236%)  route 1.071ns (82.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 8.837 - 4.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.287     5.318    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDRE (Prop_fdre_C_Q)         0.223     5.541 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.071     6.612    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.147     8.837    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.058    
                         clock uncertainty           -0.191     8.867    
    SLICE_X139Y237       FDRE (Setup_fdre_C_D)       -0.031     8.836    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.223ns (17.681%)  route 1.038ns (82.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         1.272     5.303    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X140Y224       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y224       FDRE (Prop_fdre_C_Q)         0.223     5.526 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.038     6.564    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.138     8.828    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_oobclk_in
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.221     9.049    
                         clock uncertainty           -0.191     8.858    
    SLICE_X141Y222       FDRE (Setup_fdre_C_D)       -0.019     8.839    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  2.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.841%)  route 0.531ns (84.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.564     2.190    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X140Y224       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y224       FDRE (Prop_fdre_C_Q)         0.100     2.290 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.531     2.821    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[0]
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.770     2.717    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_oobclk_in
    SLICE_X141Y222       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.254     2.463    
                         clock uncertainty            0.191     2.654    
    SLICE_X141Y222       FDRE (Hold_fdre_C_D)         0.043     2.697    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.100ns (15.557%)  route 0.543ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.575     2.201    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X140Y238       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y238       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.543     2.844    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.779     2.726    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X139Y237       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.472    
                         clock uncertainty            0.191     2.663    
    SLICE_X139Y237       FDRE (Hold_fdre_C_D)         0.038     2.701    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.118ns (17.124%)  route 0.571ns (82.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.573     2.199    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/CLK
    SLICE_X142Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y214       FDRE (Prop_fdre_C_Q)         0.118     2.317 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.571     2.888    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.778     2.725    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X141Y214       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X141Y214       FDRE (Hold_fdre_C_D)         0.041     2.703    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.665%)  route 0.582ns (85.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.578     2.204    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/CLK
    SLICE_X143Y201       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y201       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.582     2.886    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.783     2.730    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X145Y203       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.191     2.667    
    SLICE_X145Y203       FDRE (Hold_fdre_C_D)         0.033     2.700    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.100ns (14.123%)  route 0.608ns (85.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=397, routed)         0.568     2.194    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/CLK
    SLICE_X141Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.608     2.902    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.772     2.719    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_oobclk_in
    SLICE_X138Y229       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.465    
                         clock uncertainty            0.191     2.656    
    SLICE_X138Y229       FDRE (Hold_fdre_C_D)         0.059     2.715    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        6.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.266ns (19.469%)  route 1.100ns (80.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.271     5.302    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y225       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDCE (Prop_fdce_C_Q)         0.223     5.525 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.524     6.049    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X133Y227       LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.577     6.668    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0
    SLICE_X133Y227       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.137    12.827    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.456    13.283    
                         clock uncertainty           -0.071    13.212    
    SLICE_X133Y227       FDCE (Recov_fdce_C_CLR)     -0.212    13.000    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  6.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.128ns (17.871%)  route 0.588ns (82.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.563     2.189    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y225       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.267     2.556    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X133Y227       LUT1 (Prop_lut1_I0_O)        0.028     2.584 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.322     2.905    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0
    SLICE_X133Y227       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.769     2.716    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.513     2.203    
    SLICE_X133Y227       FDCE (Remov_fdce_C_CLR)     -0.069     2.134    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.266ns (19.469%)  route 1.100ns (80.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 8.827 - 4.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.271     5.302    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y225       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDCE (Prop_fdce_C_Q)         0.223     5.525 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.524     6.049    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X133Y227       LUT1 (Prop_lut1_I0_O)        0.043     6.092 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.577     6.668    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0
    SLICE_X133Y227       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        1.137     8.827    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism              0.456     9.283    
                         clock uncertainty           -0.065     9.218    
    SLICE_X133Y227       FDCE (Recov_fdce_C_CLR)     -0.212     9.006    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  2.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
                            (removal check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.128ns (17.871%)  route 0.588ns (82.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.563     2.189    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y225       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y225       FDCE (Prop_fdce_C_Q)         0.100     2.289 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked_reg/Q
                         net (fo=1, routed)           0.267     2.556    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/reg_clock_locked
    SLICE_X133Y227       LUT1 (Prop_lut1_I0_O)        0.028     2.584 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2/O
                         net (fo=1, routed)           0.322     2.905    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0
    SLICE_X133Y227       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1512, routed)        0.769     2.716    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_oobclk_in
    SLICE_X133Y227       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                         clock pessimism             -0.513     2.203    
    SLICE_X133Y227       FDCE (Remov_fdce_C_CLR)     -0.069     2.134    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[17]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[17]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[17]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[21]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[21]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[21]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[22]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[22]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[22]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[27]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[27]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[27]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[28]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[28]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[28]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[51]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[51]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[51]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[62]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.172%)  route 2.886ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.886     8.436    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X107Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.281     8.971    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X107Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[62]/C
                         clock pessimism              0.354     9.325    
                         clock uncertainty           -0.065     9.260    
    SLICE_X107Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.048    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[62]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[18]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.223ns (7.696%)  route 2.675ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 8.973 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.675     8.225    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X109Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.283     8.973    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X109Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[18]/C
                         clock pessimism              0.354     9.327    
                         clock uncertainty           -0.065     9.262    
    SLICE_X109Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.050    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[18]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[1]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.223ns (7.696%)  route 2.675ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 8.973 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.675     8.225    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X109Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.283     8.973    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X109Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[1]/C
                         clock pessimism              0.354     9.327    
                         clock uncertainty           -0.065     9.262    
    SLICE_X109Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.050    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[1]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[23]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.223ns (7.696%)  route 2.675ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 8.973 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.296     5.327    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/CLK
    SLICE_X144Y163       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y163       FDRE (Prop_fdre_C_Q)         0.223     5.550 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rRst_reg/Q
                         net (fo=634, routed)         2.675     8.225    GEN_CHNL_TESTER[0].inst_chnl_tester/SR[0]
    SLICE_X109Y142       FDCE                                         f  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        1.283     8.973    GEN_CHNL_TESTER[0].inst_chnl_tester/CLK
    SLICE_X109Y142       FDCE                                         r  GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[23]/C
                         clock pessimism              0.354     9.327    
                         clock uncertainty           -0.065     9.262    
    SLICE_X109Y142       FDCE (Recov_fdce_C_CLR)     -0.212     9.050    GEN_CHNL_TESTER[0].inst_chnl_tester/rData_reg[23]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.157ns (42.694%)  route 0.211ns (57.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/ramb_bl.ramb36_dp_bl.ram36_bl
    SLICE_X140Y162       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y162       FDRE (Prop_fdre_C_Q)         0.091     2.305 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.056     2.361    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg_n_0
    SLICE_X140Y162       LUT2 (Prop_lut2_I0_O)        0.066     2.427 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.155     2.582    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_i_1_n_0
    SLICE_X140Y164       FDPE                                         f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.787     2.734    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/ramb_bl.ramb36_dp_bl.ram36_bl
    SLICE_X140Y164       FDPE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_int_reg/C
                         clock pessimism             -0.508     2.226    
    SLICE_X140Y164       FDPE (Remov_fdpe_C_PRE)     -0.072     2.154    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.157ns (39.550%)  route 0.240ns (60.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/ramb_bl.ramb36_dp_bl.ram36_bl
    SLICE_X140Y162       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y162       FDRE (Prop_fdre_C_Q)         0.091     2.305 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.056     2.361    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pl_received_hot_rst_q_reg_n_0
    SLICE_X140Y162       LUT2 (Prop_lut2_I0_O)        0.066     2.427 f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.184     2.611    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_i_1_n_0
    SLICE_X141Y165       FDPE                                         f  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.786     2.733    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/ramb_bl.ramb36_dp_bl.ram36_bl
    SLICE_X141Y165       FDPE                                         r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_reg/C
                         clock pessimism             -0.508     2.225    
    SLICE_X141Y165       FDPE (Remov_fdpe_C_PRE)     -0.072     2.153    inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (15.004%)  route 0.725ns (84.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.353     3.067    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y132       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.821     2.768    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y132       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[1]/C
                         clock pessimism             -0.329     2.439    
    SLICE_X108Y132       FDCE (Remov_fdce_C_CLR)     -0.050     2.389    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (15.004%)  route 0.725ns (84.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.353     3.067    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y132       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.821     2.768    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y132       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[3]/C
                         clock pessimism             -0.329     2.439    
    SLICE_X108Y132       FDCE (Remov_fdce_C_CLR)     -0.050     2.389    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (15.004%)  route 0.725ns (84.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.353     3.067    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y132       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.821     2.768    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y132       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[0]/C
                         clock pessimism             -0.329     2.439    
    SLICE_X108Y132       FDCE (Remov_fdce_C_CLR)     -0.050     2.389    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (15.004%)  route 0.725ns (84.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.353     3.067    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y132       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.821     2.768    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y132       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[1]/C
                         clock pessimism             -0.329     2.439    
    SLICE_X108Y132       FDCE (Remov_fdce_C_CLR)     -0.050     2.389    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (15.004%)  route 0.725ns (84.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.353     3.067    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y132       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.821     2.768    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y132       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[2]/C
                         clock pessimism             -0.329     2.439    
    SLICE_X108Y132       FDCE (Remov_fdce_C_CLR)     -0.050     2.389    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.140%)  route 0.777ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.405     3.119    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y133       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.822     2.769    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y133       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[2]/C
                         clock pessimism             -0.329     2.440    
    SLICE_X108Y133       FDCE (Remov_fdce_C_CLR)     -0.050     2.390    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.140%)  route 0.777ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.405     3.119    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y133       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.822     2.769    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y133       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[4]/C
                         clock pessimism             -0.329     2.440    
    SLICE_X108Y133       FDCE (Remov_fdce_C_CLR)     -0.050     2.390    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.140%)  route 0.777ns (85.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.588     2.214    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/CLK
    SLICE_X124Y151       FDRE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y151       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.372     2.686    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rPartialDone
    SLICE_X123Y138       LUT5 (Prop_lut5_I3_O)        0.028     2.714 f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRdPtrP1[8]_i_2/O
                         net (fo=88, routed)          0.405     3.119    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/AR[0]
    SLICE_X108Y133       FDCE                                         f  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6490, routed)        0.822     2.769    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/CLK
    SLICE_X108Y133       FDCE                                         r  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[3]/C
                         clock pessimism             -0.329     2.440    
    SLICE_X108Y133       FDCE (Remov_fdce_C_CLR)     -0.050     2.390    inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtrP1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.729    





