$date
	Thu Jul 25 15:27:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sr_latch $end
$var wire 1 ! out $end
$var reg 3 " t_in [2:0] $end
$scope module M1 $end
$var wire 1 # enable $end
$var wire 1 ! out $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
b0 "
x!
$end
#1
1#
b1 "
#2
1$
0#
b10 "
#3
0!
1#
b11 "
#4
1%
0$
0#
b100 "
#5
1!
1#
b101 "
#6
1$
0#
b110 "
#7
0!
1#
b111 "
#8
1!
0%
0$
0#
b0 "
