# ðŸ‘‹ Hi there, I'm **Thai Tai**

ðŸš€ **IC Design Student @ HCMUT-VNU-HCM | RTL Design Engineer | Design Verification Engineer | Physical Design Engineer**

ðŸŽ¯ **About Me**

I'm currently in my **third year** pursuing a Bachelor's degree in **IC Design** at **Ho Chi Minh City University of Technology**. My passion lies in digital circuit design, verification methodologies, and the synthesis/timing closure process.

---

## ðŸ’¡ **What I Do**

**RTL Design**: Designing digital circuits using **SystemVerilog/Verilog**  
**Design Verification**: Functional verification with **SystemVerilog** and **UVM**  
**STA/Synthesis**: Logic synthesis and timing analysis using **Cadence Genus**

---

## **Technical Skills**

**Languages**: SystemVerilog, Verilog, C, Assembly, Python

**EDA Tools**: Cadence Genus, Cadence Xcelium, ModelSim, Quartus Prime  

**Analog Design**: Cadence Virtuoso, LTspice  

**Platforms**: Intel/Altera FPGA  

**Operating Systems**: Linux, Windows

---

## ðŸ“« **Reach Out to me!**

ðŸ“Œ **LinkedIn**: [Thai Tai](https://www.linkedin.com/in/t%C3%A0i-th%C3%A1i-5772923a7/)  
ðŸ“§ **Email**: [tai.thai108k23@hcmut.edu.vn](mailto:tai.thai108k23@hcmut.edu.vn)

---

