# arqui 
## Module diagrams
Los diagramas de cada modulo se encuentran en [docs/module_diagrams](docs/module_diagrams/):

- [adder](docs/module_diagrams/adder.md)
- [flopr](docs/module_diagrams/flopr.md)
- [flopenr](docs/module_diagrams/flopenr.md)
- [mux2](docs/module_diagrams/mux2.md)
- [mux3](docs/module_diagrams/mux3.md)
- [mem](docs/module_diagrams/mem.md)
- [regfile](docs/module_diagrams/regfile.md)
- [alu](docs/module_diagrams/alu.md)
- [fpu](docs/module_diagrams/fpu.md)
- [extend_rotational](docs/module_diagrams/extend_rotational.md)
- [condcheck](docs/module_diagrams/condcheck.md)
- [condlogic](docs/module_diagrams/condlogic.md)
- [mainfsm](docs/module_diagrams/mainfsm.md)
- [decode](docs/module_diagrams/decode.md)
- [controller](docs/module_diagrams/controller.md)
- [datapath](docs/module_diagrams/datapath.md)
- [arm](docs/module_diagrams/arm.md)
- [top](docs/module_diagrams/top.md)




### Version history

- **v1** – Organize SystemVerilog sources hierarchically
- **v2** – Add sample machine code
- **v3** – Add basic testbench and fix FPU bit width
- **v4** – Add monolithic design file
- **v5** – Add PC update logic
- **v6** – Create tb.sv file
