/**
 *
 * @file SCB_RegisterDefines_INTCTLR.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 22 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 22 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_
#define XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* 4 INTCTLR ***********************************************/
/********************************************************************************************/
/*----------*/
#define SCB_ICSR_R_VECTACTIVE_MASK       ((uint32_t)0x000000FFu)
#define SCB_ICSR_R_VECTACTIVE_BIT        (0u)
#define SCB_ICSR_R_VECTACTIVE_STACK      ((uint32_t)0x00000000u)
#define SCB_ICSR_R_VECTACTIVE_RESET      ((uint32_t)0x00000001u)
#define SCB_ICSR_R_VECTACTIVE_NMI        ((uint32_t)0x00000002u)
#define SCB_ICSR_R_VECTACTIVE_HARDFAULT  ((uint32_t)0x00000003u)
#define SCB_ICSR_R_VECTACTIVE_MEMMANAGE  ((uint32_t)0x00000004u)
#define SCB_ICSR_R_VECTACTIVE_BUSFAULT   ((uint32_t)0x00000005u)
#define SCB_ICSR_R_VECTACTIVE_USAGEFAULT ((uint32_t)0x00000006u)
#define SCB_ICSR_R_VECTACTIVE_RES7       ((uint32_t)0x00000007u)
#define SCB_ICSR_R_VECTACTIVE_RES8       ((uint32_t)0x00000008u)
#define SCB_ICSR_R_VECTACTIVE_RES9       ((uint32_t)0x00000009u)
#define SCB_ICSR_R_VECTACTIVE_RES10      ((uint32_t)0x0000000Au)
#define SCB_ICSR_R_VECTACTIVE_SVCALL     ((uint32_t)0x0000000Bu)
#define SCB_ICSR_R_VECTACTIVE_DEBUGMON   ((uint32_t)0x0000000Cu)
#define SCB_ICSR_R_VECTACTIVE_RES13      ((uint32_t)0x0000000Du)
#define SCB_ICSR_R_VECTACTIVE_PENDSV     ((uint32_t)0x0000000Eu)
#define SCB_ICSR_R_VECTACTIVE_SYSTICK    ((uint32_t)0x0000000Fu)
#define SCB_ICSR_R_VECTACTIVE_GPIOA      ((uint32_t)0x00000010u)
#define SCB_ICSR_R_VECTACTIVE_GPIOB      ((uint32_t)0x00000011u)
#define SCB_ICSR_R_VECTACTIVE_GPIOC      ((uint32_t)0x00000012u)
#define SCB_ICSR_R_VECTACTIVE_GPIOD      ((uint32_t)0x00000013u)
#define SCB_ICSR_R_VECTACTIVE_GPIOE      ((uint32_t)0x00000014u)
#define SCB_ICSR_R_VECTACTIVE_UART0      ((uint32_t)0x00000015u)
#define SCB_ICSR_R_VECTACTIVE_UART1      ((uint32_t)0x00000016u)
#define SCB_ICSR_R_VECTACTIVE_SSI0       ((uint32_t)0x00000017u)
#define SCB_ICSR_R_VECTACTIVE_I2C0       ((uint32_t)0x00000018u)
#define SCB_ICSR_R_VECTACTIVE_PWM0FAULT  ((uint32_t)0x00000019u)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN0   ((uint32_t)0x0000001Au)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN1   ((uint32_t)0x0000001Bu)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN2   ((uint32_t)0x0000001Cu)
#define SCB_ICSR_R_VECTACTIVE_QEI0       ((uint32_t)0x0000001Du)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ0   ((uint32_t)0x0000001Eu)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ1   ((uint32_t)0x0000001Fu)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ2   ((uint32_t)0x00000020u)
#define SCB_ICSR_R_VECTACTIVE_ADC0SEQ3   ((uint32_t)0x00000021u)
#define SCB_ICSR_R_VECTACTIVE_WDT01      ((uint32_t)0x00000022u)
#define SCB_ICSR_R_VECTACTIVE_TIMER0A    ((uint32_t)0x00000023u)
#define SCB_ICSR_R_VECTACTIVE_TIMER0B    ((uint32_t)0x00000024u)
#define SCB_ICSR_R_VECTACTIVE_TIMER1A    ((uint32_t)0x00000025u)
#define SCB_ICSR_R_VECTACTIVE_TIMER1B    ((uint32_t)0x00000026u)
#define SCB_ICSR_R_VECTACTIVE_TIMER2A    ((uint32_t)0x00000027u)
#define SCB_ICSR_R_VECTACTIVE_TIMER2B    ((uint32_t)0x00000028u)
#define SCB_ICSR_R_VECTACTIVE_ACOMP0     ((uint32_t)0x00000029u)
#define SCB_ICSR_R_VECTACTIVE_ACOMP1     ((uint32_t)0x0000002Au)
#define SCB_ICSR_R_VECTACTIVE_RES43      ((uint32_t)0x0000002Bu)
#define SCB_ICSR_R_VECTACTIVE_SYSCTL     ((uint32_t)0x0000002Cu)
#define SCB_ICSR_R_VECTACTIVE_FLASH      ((uint32_t)0x0000002Du)
#define SCB_ICSR_R_VECTACTIVE_GPIOF      ((uint32_t)0x0000002Eu)
#define SCB_ICSR_R_VECTACTIVE_RES47      ((uint32_t)0x0000002Fu)
#define SCB_ICSR_R_VECTACTIVE_RES48      ((uint32_t)0x00000030u)
#define SCB_ICSR_R_VECTACTIVE_UART2      ((uint32_t)0x00000031u)
#define SCB_ICSR_R_VECTACTIVE_SSI1       ((uint32_t)0x00000032u)
#define SCB_ICSR_R_VECTACTIVE_TIMER3A    ((uint32_t)0x00000033u)
#define SCB_ICSR_R_VECTACTIVE_TIMER3B    ((uint32_t)0x00000034u)
#define SCB_ICSR_R_VECTACTIVE_I2C1       ((uint32_t)0x00000035u)
#define SCB_ICSR_R_VECTACTIVE_QEI1       ((uint32_t)0x00000036u)
#define SCB_ICSR_R_VECTACTIVE_CAN0       ((uint32_t)0x00000037u)
#define SCB_ICSR_R_VECTACTIVE_CAN1       ((uint32_t)0x00000038u)
#define SCB_ICSR_R_VECTACTIVE_RES57      ((uint32_t)0x00000039u)
#define SCB_ICSR_R_VECTACTIVE_RES58      ((uint32_t)0x0000003Au)
#define SCB_ICSR_R_VECTACTIVE_HIB        ((uint32_t)0x0000003Bu)
#define SCB_ICSR_R_VECTACTIVE_USB        ((uint32_t)0x0000003Cu)
#define SCB_ICSR_R_VECTACTIVE_PWM0GEN3   ((uint32_t)0x0000003Du)
#define SCB_ICSR_R_VECTACTIVE_UDMASOFT   ((uint32_t)0x0000003Eu)
#define SCB_ICSR_R_VECTACTIVE_UDMAERROR  ((uint32_t)0x0000003Fu)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ0   ((uint32_t)0x00000040u)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ1   ((uint32_t)0x00000041u)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ2   ((uint32_t)0x00000042u)
#define SCB_ICSR_R_VECTACTIVE_ADC1SEQ3   ((uint32_t)0x00000043u)
#define SCB_ICSR_R_VECTACTIVE_RES68      ((uint32_t)0x00000044u)
#define SCB_ICSR_R_VECTACTIVE_RES69      ((uint32_t)0x00000045u)
#define SCB_ICSR_R_VECTACTIVE_RES70      ((uint32_t)0x00000046u)
#define SCB_ICSR_R_VECTACTIVE_RES71      ((uint32_t)0x00000047u)
#define SCB_ICSR_R_VECTACTIVE_RES72      ((uint32_t)0x00000048u)
#define SCB_ICSR_R_VECTACTIVE_SSI2       ((uint32_t)0x00000049u)
#define SCB_ICSR_R_VECTACTIVE_SSI3       ((uint32_t)0x0000004Au)
#define SCB_ICSR_R_VECTACTIVE_UART3      ((uint32_t)0x0000004Bu)
#define SCB_ICSR_R_VECTACTIVE_UART4      ((uint32_t)0x0000004Cu)
#define SCB_ICSR_R_VECTACTIVE_UART5      ((uint32_t)0x0000004Du)
#define SCB_ICSR_R_VECTACTIVE_UART6      ((uint32_t)0x0000004Eu)
#define SCB_ICSR_R_VECTACTIVE_UART7      ((uint32_t)0x0000004Fu)
#define SCB_ICSR_R_VECTACTIVE_RES80      ((uint32_t)0x00000050u)
#define SCB_ICSR_R_VECTACTIVE_RES81      ((uint32_t)0x00000051u)
#define SCB_ICSR_R_VECTACTIVE_RES82      ((uint32_t)0x00000052u)
#define SCB_ICSR_R_VECTACTIVE_RES83      ((uint32_t)0x00000053u)
#define SCB_ICSR_R_VECTACTIVE_I2C2       ((uint32_t)0x00000054u)
#define SCB_ICSR_R_VECTACTIVE_I2C3       ((uint32_t)0x00000055u)
#define SCB_ICSR_R_VECTACTIVE_TIMER4A    ((uint32_t)0x00000056u)
#define SCB_ICSR_R_VECTACTIVE_TIMER4B    ((uint32_t)0x00000057u)
#define SCB_ICSR_R_VECTACTIVE_RES88      ((uint32_t)0x00000058u)
#define SCB_ICSR_R_VECTACTIVE_RES89      ((uint32_t)0x00000059u)
#define SCB_ICSR_R_VECTACTIVE_RES90      ((uint32_t)0x0000005Au)
#define SCB_ICSR_R_VECTACTIVE_RES91      ((uint32_t)0x0000005Bu)
#define SCB_ICSR_R_VECTACTIVE_RES92      ((uint32_t)0x0000005Cu)
#define SCB_ICSR_R_VECTACTIVE_RES93      ((uint32_t)0x0000005Du)
#define SCB_ICSR_R_VECTACTIVE_RES94      ((uint32_t)0x0000005Eu)
#define SCB_ICSR_R_VECTACTIVE_RES95      ((uint32_t)0x0000005Fu)
#define SCB_ICSR_R_VECTACTIVE_RES96      ((uint32_t)0x00000060u)
#define SCB_ICSR_R_VECTACTIVE_RES97      ((uint32_t)0x00000061u)
#define SCB_ICSR_R_VECTACTIVE_RES98      ((uint32_t)0x00000062u)
#define SCB_ICSR_R_VECTACTIVE_RES99      ((uint32_t)0x00000063u)
#define SCB_ICSR_R_VECTACTIVE_RES100     ((uint32_t)0x00000064u)
#define SCB_ICSR_R_VECTACTIVE_RES101     ((uint32_t)0x00000065u)
#define SCB_ICSR_R_VECTACTIVE_RES102     ((uint32_t)0x00000066u)
#define SCB_ICSR_R_VECTACTIVE_RES103     ((uint32_t)0x00000067u)
#define SCB_ICSR_R_VECTACTIVE_RES104     ((uint32_t)0x00000068u)
#define SCB_ICSR_R_VECTACTIVE_RES105     ((uint32_t)0x00000069u)
#define SCB_ICSR_R_VECTACTIVE_RES106     ((uint32_t)0x0000006Au)
#define SCB_ICSR_R_VECTACTIVE_RES107     ((uint32_t)0x0000006Bu)
#define SCB_ICSR_R_VECTACTIVE_TIMER5A    ((uint32_t)0x0000006Cu)
#define SCB_ICSR_R_VECTACTIVE_TIMER5B    ((uint32_t)0x0000006Du)
#define SCB_ICSR_R_VECTACTIVE_WTIMER0A   ((uint32_t)0x0000006Eu)
#define SCB_ICSR_R_VECTACTIVE_WTIMER0B   ((uint32_t)0x0000006Fu)
#define SCB_ICSR_R_VECTACTIVE_WTIMER1A   ((uint32_t)0x00000070u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER1B   ((uint32_t)0x00000071u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER2A   ((uint32_t)0x00000072u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER2B   ((uint32_t)0x00000073u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER3A   ((uint32_t)0x00000074u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER3B   ((uint32_t)0x00000075u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER4A   ((uint32_t)0x00000076u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER4B   ((uint32_t)0x00000077u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER5A   ((uint32_t)0x00000078u)
#define SCB_ICSR_R_VECTACTIVE_WTIMER5B   ((uint32_t)0x00000079u)
#define SCB_ICSR_R_VECTACTIVE_SYSEXC     ((uint32_t)0x0000007Au)
#define SCB_ICSR_R_VECTACTIVE_RES123     ((uint32_t)0x0000007Bu)
#define SCB_ICSR_R_VECTACTIVE_RES124     ((uint32_t)0x0000007Cu)
#define SCB_ICSR_R_VECTACTIVE_RES125     ((uint32_t)0x0000007Du)
#define SCB_ICSR_R_VECTACTIVE_RES126     ((uint32_t)0x0000007Eu)
#define SCB_ICSR_R_VECTACTIVE_RES127     ((uint32_t)0x0000007Fu)
#define SCB_ICSR_R_VECTACTIVE_RES128     ((uint32_t)0x00000080u)
#define SCB_ICSR_R_VECTACTIVE_RES129     ((uint32_t)0x00000081u)
#define SCB_ICSR_R_VECTACTIVE_RES130     ((uint32_t)0x00000082u)
#define SCB_ICSR_R_VECTACTIVE_RES131     ((uint32_t)0x00000083u)
#define SCB_ICSR_R_VECTACTIVE_RES132     ((uint32_t)0x00000084u)
#define SCB_ICSR_R_VECTACTIVE_RES133     ((uint32_t)0x00000085u)
#define SCB_ICSR_R_VECTACTIVE_RES134     ((uint32_t)0x00000086u)
#define SCB_ICSR_R_VECTACTIVE_RES135     ((uint32_t)0x00000087u)
#define SCB_ICSR_R_VECTACTIVE_RES136     ((uint32_t)0x00000088u)
#define SCB_ICSR_R_VECTACTIVE_RES137     ((uint32_t)0x00000089u)
#define SCB_ICSR_R_VECTACTIVE_RES138     ((uint32_t)0x0000008Au)
#define SCB_ICSR_R_VECTACTIVE_RES139     ((uint32_t)0x0000008Bu)
#define SCB_ICSR_R_VECTACTIVE_RES140     ((uint32_t)0x0000008Cu)
#define SCB_ICSR_R_VECTACTIVE_RES141     ((uint32_t)0x0000008Du)
#define SCB_ICSR_R_VECTACTIVE_RES142     ((uint32_t)0x0000008Eu)
#define SCB_ICSR_R_VECTACTIVE_RES143     ((uint32_t)0x0000008Fu)
#define SCB_ICSR_R_VECTACTIVE_RES144     ((uint32_t)0x00000090u)
#define SCB_ICSR_R_VECTACTIVE_RES145     ((uint32_t)0x00000091u)
#define SCB_ICSR_R_VECTACTIVE_RES146     ((uint32_t)0x00000092u)
#define SCB_ICSR_R_VECTACTIVE_RES147     ((uint32_t)0x00000093u)
#define SCB_ICSR_R_VECTACTIVE_RES148     ((uint32_t)0x00000094u)
#define SCB_ICSR_R_VECTACTIVE_RES149     ((uint32_t)0x00000095u)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN0   ((uint32_t)0x00000096u)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN1   ((uint32_t)0x00000097u)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN2   ((uint32_t)0x00000098u)
#define SCB_ICSR_R_VECTACTIVE_PWM1GEN3   ((uint32_t)0x00000099u)
#define SCB_ICSR_R_VECTACTIVE_PWM1FAULT  ((uint32_t)0x0000009Au)

#define SCB_ICSR_VECTACTIVE_MASK       ((uint32_t)0x000000FFu)
#define SCB_ICSR_VECTACTIVE_STACK      ((uint32_t)0x00000000u)
#define SCB_ICSR_VECTACTIVE_RESET      ((uint32_t)0x00000001u)
#define SCB_ICSR_VECTACTIVE_NMI        ((uint32_t)0x00000002u)
#define SCB_ICSR_VECTACTIVE_HARDFAULT  ((uint32_t)0x00000003u)
#define SCB_ICSR_VECTACTIVE_MEMMANAGE  ((uint32_t)0x00000004u)
#define SCB_ICSR_VECTACTIVE_BUSFAULT   ((uint32_t)0x00000005u)
#define SCB_ICSR_VECTACTIVE_USAGEFAULT ((uint32_t)0x00000006u)
#define SCB_ICSR_VECTACTIVE_RES7       ((uint32_t)0x00000007u)
#define SCB_ICSR_VECTACTIVE_RES8       ((uint32_t)0x00000008u)
#define SCB_ICSR_VECTACTIVE_RES9       ((uint32_t)0x00000009u)
#define SCB_ICSR_VECTACTIVE_RES10      ((uint32_t)0x0000000Au)
#define SCB_ICSR_VECTACTIVE_SVCALL     ((uint32_t)0x0000000Bu)
#define SCB_ICSR_VECTACTIVE_DEBUGMON   ((uint32_t)0x0000000Cu)
#define SCB_ICSR_VECTACTIVE_RES13      ((uint32_t)0x0000000Du)
#define SCB_ICSR_VECTACTIVE_PENDSV     ((uint32_t)0x0000000Eu)
#define SCB_ICSR_VECTACTIVE_SYSTICK    ((uint32_t)0x0000000Fu)
#define SCB_ICSR_VECTACTIVE_GPIOA      ((uint32_t)0x00000010u)
#define SCB_ICSR_VECTACTIVE_GPIOB      ((uint32_t)0x00000011u)
#define SCB_ICSR_VECTACTIVE_GPIOC      ((uint32_t)0x00000012u)
#define SCB_ICSR_VECTACTIVE_GPIOD      ((uint32_t)0x00000013u)
#define SCB_ICSR_VECTACTIVE_GPIOE      ((uint32_t)0x00000014u)
#define SCB_ICSR_VECTACTIVE_UART0      ((uint32_t)0x00000015u)
#define SCB_ICSR_VECTACTIVE_UART1      ((uint32_t)0x00000016u)
#define SCB_ICSR_VECTACTIVE_SSI0       ((uint32_t)0x00000017u)
#define SCB_ICSR_VECTACTIVE_I2C0       ((uint32_t)0x00000018u)
#define SCB_ICSR_VECTACTIVE_PWM0FAULT  ((uint32_t)0x00000019u)
#define SCB_ICSR_VECTACTIVE_PWM0GEN0   ((uint32_t)0x0000001Au)
#define SCB_ICSR_VECTACTIVE_PWM0GEN1   ((uint32_t)0x0000001Bu)
#define SCB_ICSR_VECTACTIVE_PWM0GEN2   ((uint32_t)0x0000001Cu)
#define SCB_ICSR_VECTACTIVE_QEI0       ((uint32_t)0x0000001Du)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ0   ((uint32_t)0x0000001Eu)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ1   ((uint32_t)0x0000001Fu)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ2   ((uint32_t)0x00000020u)
#define SCB_ICSR_VECTACTIVE_ADC0SEQ3   ((uint32_t)0x00000021u)
#define SCB_ICSR_VECTACTIVE_WDT01      ((uint32_t)0x00000022u)
#define SCB_ICSR_VECTACTIVE_TIMER0A    ((uint32_t)0x00000023u)
#define SCB_ICSR_VECTACTIVE_TIMER0B    ((uint32_t)0x00000024u)
#define SCB_ICSR_VECTACTIVE_TIMER1A    ((uint32_t)0x00000025u)
#define SCB_ICSR_VECTACTIVE_TIMER1B    ((uint32_t)0x00000026u)
#define SCB_ICSR_VECTACTIVE_TIMER2A    ((uint32_t)0x00000027u)
#define SCB_ICSR_VECTACTIVE_TIMER2B    ((uint32_t)0x00000028u)
#define SCB_ICSR_VECTACTIVE_ACOMP0     ((uint32_t)0x00000029u)
#define SCB_ICSR_VECTACTIVE_ACOMP1     ((uint32_t)0x0000002Au)
#define SCB_ICSR_VECTACTIVE_RES43      ((uint32_t)0x0000002Bu)
#define SCB_ICSR_VECTACTIVE_SYSCTL     ((uint32_t)0x0000002Cu)
#define SCB_ICSR_VECTACTIVE_FLASH      ((uint32_t)0x0000002Du)
#define SCB_ICSR_VECTACTIVE_GPIOF      ((uint32_t)0x0000002Eu)
#define SCB_ICSR_VECTACTIVE_RES47      ((uint32_t)0x0000002Fu)
#define SCB_ICSR_VECTACTIVE_RES48      ((uint32_t)0x00000030u)
#define SCB_ICSR_VECTACTIVE_UART2      ((uint32_t)0x00000031u)
#define SCB_ICSR_VECTACTIVE_SSI1       ((uint32_t)0x00000032u)
#define SCB_ICSR_VECTACTIVE_TIMER3A    ((uint32_t)0x00000033u)
#define SCB_ICSR_VECTACTIVE_TIMER3B    ((uint32_t)0x00000034u)
#define SCB_ICSR_VECTACTIVE_I2C1       ((uint32_t)0x00000035u)
#define SCB_ICSR_VECTACTIVE_QEI1       ((uint32_t)0x00000036u)
#define SCB_ICSR_VECTACTIVE_CAN0       ((uint32_t)0x00000037u)
#define SCB_ICSR_VECTACTIVE_CAN1       ((uint32_t)0x00000038u)
#define SCB_ICSR_VECTACTIVE_RES57      ((uint32_t)0x00000039u)
#define SCB_ICSR_VECTACTIVE_RES58      ((uint32_t)0x0000003Au)
#define SCB_ICSR_VECTACTIVE_HIB        ((uint32_t)0x0000003Bu)
#define SCB_ICSR_VECTACTIVE_USB        ((uint32_t)0x0000003Cu)
#define SCB_ICSR_VECTACTIVE_PWM0GEN3   ((uint32_t)0x0000003Du)
#define SCB_ICSR_VECTACTIVE_UDMASOFT   ((uint32_t)0x0000003Eu)
#define SCB_ICSR_VECTACTIVE_UDMAERROR  ((uint32_t)0x0000003Fu)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ0   ((uint32_t)0x00000040u)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ1   ((uint32_t)0x00000041u)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ2   ((uint32_t)0x00000042u)
#define SCB_ICSR_VECTACTIVE_ADC1SEQ3   ((uint32_t)0x00000043u)
#define SCB_ICSR_VECTACTIVE_RES68      ((uint32_t)0x00000044u)
#define SCB_ICSR_VECTACTIVE_RES69      ((uint32_t)0x00000045u)
#define SCB_ICSR_VECTACTIVE_RES70      ((uint32_t)0x00000046u)
#define SCB_ICSR_VECTACTIVE_RES71      ((uint32_t)0x00000047u)
#define SCB_ICSR_VECTACTIVE_RES72      ((uint32_t)0x00000048u)
#define SCB_ICSR_VECTACTIVE_SSI2       ((uint32_t)0x00000049u)
#define SCB_ICSR_VECTACTIVE_SSI3       ((uint32_t)0x0000004Au)
#define SCB_ICSR_VECTACTIVE_UART3      ((uint32_t)0x0000004Bu)
#define SCB_ICSR_VECTACTIVE_UART4      ((uint32_t)0x0000004Cu)
#define SCB_ICSR_VECTACTIVE_UART5      ((uint32_t)0x0000004Du)
#define SCB_ICSR_VECTACTIVE_UART6      ((uint32_t)0x0000004Eu)
#define SCB_ICSR_VECTACTIVE_UART7      ((uint32_t)0x0000004Fu)
#define SCB_ICSR_VECTACTIVE_RES80      ((uint32_t)0x00000050u)
#define SCB_ICSR_VECTACTIVE_RES81      ((uint32_t)0x00000051u)
#define SCB_ICSR_VECTACTIVE_RES82      ((uint32_t)0x00000052u)
#define SCB_ICSR_VECTACTIVE_RES83      ((uint32_t)0x00000053u)
#define SCB_ICSR_VECTACTIVE_I2C2       ((uint32_t)0x00000054u)
#define SCB_ICSR_VECTACTIVE_I2C3       ((uint32_t)0x00000055u)
#define SCB_ICSR_VECTACTIVE_TIMER4A    ((uint32_t)0x00000056u)
#define SCB_ICSR_VECTACTIVE_TIMER4B    ((uint32_t)0x00000057u)
#define SCB_ICSR_VECTACTIVE_RES88      ((uint32_t)0x00000058u)
#define SCB_ICSR_VECTACTIVE_RES89      ((uint32_t)0x00000059u)
#define SCB_ICSR_VECTACTIVE_RES90      ((uint32_t)0x0000005Au)
#define SCB_ICSR_VECTACTIVE_RES91      ((uint32_t)0x0000005Bu)
#define SCB_ICSR_VECTACTIVE_RES92      ((uint32_t)0x0000005Cu)
#define SCB_ICSR_VECTACTIVE_RES93      ((uint32_t)0x0000005Du)
#define SCB_ICSR_VECTACTIVE_RES94      ((uint32_t)0x0000005Eu)
#define SCB_ICSR_VECTACTIVE_RES95      ((uint32_t)0x0000005Fu)
#define SCB_ICSR_VECTACTIVE_RES96      ((uint32_t)0x00000060u)
#define SCB_ICSR_VECTACTIVE_RES97      ((uint32_t)0x00000061u)
#define SCB_ICSR_VECTACTIVE_RES98      ((uint32_t)0x00000062u)
#define SCB_ICSR_VECTACTIVE_RES99      ((uint32_t)0x00000063u)
#define SCB_ICSR_VECTACTIVE_RES100     ((uint32_t)0x00000064u)
#define SCB_ICSR_VECTACTIVE_RES101     ((uint32_t)0x00000065u)
#define SCB_ICSR_VECTACTIVE_RES102     ((uint32_t)0x00000066u)
#define SCB_ICSR_VECTACTIVE_RES103     ((uint32_t)0x00000067u)
#define SCB_ICSR_VECTACTIVE_RES104     ((uint32_t)0x00000068u)
#define SCB_ICSR_VECTACTIVE_RES105     ((uint32_t)0x00000069u)
#define SCB_ICSR_VECTACTIVE_RES106     ((uint32_t)0x0000006Au)
#define SCB_ICSR_VECTACTIVE_RES107     ((uint32_t)0x0000006Bu)
#define SCB_ICSR_VECTACTIVE_TIMER5A    ((uint32_t)0x0000006Cu)
#define SCB_ICSR_VECTACTIVE_TIMER5B    ((uint32_t)0x0000006Du)
#define SCB_ICSR_VECTACTIVE_WTIMER0A   ((uint32_t)0x0000006Eu)
#define SCB_ICSR_VECTACTIVE_WTIMER0B   ((uint32_t)0x0000006Fu)
#define SCB_ICSR_VECTACTIVE_WTIMER1A   ((uint32_t)0x00000070u)
#define SCB_ICSR_VECTACTIVE_WTIMER1B   ((uint32_t)0x00000071u)
#define SCB_ICSR_VECTACTIVE_WTIMER2A   ((uint32_t)0x00000072u)
#define SCB_ICSR_VECTACTIVE_WTIMER2B   ((uint32_t)0x00000073u)
#define SCB_ICSR_VECTACTIVE_WTIMER3A   ((uint32_t)0x00000074u)
#define SCB_ICSR_VECTACTIVE_WTIMER3B   ((uint32_t)0x00000075u)
#define SCB_ICSR_VECTACTIVE_WTIMER4A   ((uint32_t)0x00000076u)
#define SCB_ICSR_VECTACTIVE_WTIMER4B   ((uint32_t)0x00000077u)
#define SCB_ICSR_VECTACTIVE_WTIMER5A   ((uint32_t)0x00000078u)
#define SCB_ICSR_VECTACTIVE_WTIMER5B   ((uint32_t)0x00000079u)
#define SCB_ICSR_VECTACTIVE_SYSEXC     ((uint32_t)0x0000007Au)
#define SCB_ICSR_VECTACTIVE_RES123     ((uint32_t)0x0000007Bu)
#define SCB_ICSR_VECTACTIVE_RES124     ((uint32_t)0x0000007Cu)
#define SCB_ICSR_VECTACTIVE_RES125     ((uint32_t)0x0000007Du)
#define SCB_ICSR_VECTACTIVE_RES126     ((uint32_t)0x0000007Eu)
#define SCB_ICSR_VECTACTIVE_RES127     ((uint32_t)0x0000007Fu)
#define SCB_ICSR_VECTACTIVE_RES128     ((uint32_t)0x00000080u)
#define SCB_ICSR_VECTACTIVE_RES129     ((uint32_t)0x00000081u)
#define SCB_ICSR_VECTACTIVE_RES130     ((uint32_t)0x00000082u)
#define SCB_ICSR_VECTACTIVE_RES131     ((uint32_t)0x00000083u)
#define SCB_ICSR_VECTACTIVE_RES132     ((uint32_t)0x00000084u)
#define SCB_ICSR_VECTACTIVE_RES133     ((uint32_t)0x00000085u)
#define SCB_ICSR_VECTACTIVE_RES134     ((uint32_t)0x00000086u)
#define SCB_ICSR_VECTACTIVE_RES135     ((uint32_t)0x00000087u)
#define SCB_ICSR_VECTACTIVE_RES136     ((uint32_t)0x00000088u)
#define SCB_ICSR_VECTACTIVE_RES137     ((uint32_t)0x00000089u)
#define SCB_ICSR_VECTACTIVE_RES138     ((uint32_t)0x0000008Au)
#define SCB_ICSR_VECTACTIVE_RES139     ((uint32_t)0x0000008Bu)
#define SCB_ICSR_VECTACTIVE_RES140     ((uint32_t)0x0000008Cu)
#define SCB_ICSR_VECTACTIVE_RES141     ((uint32_t)0x0000008Du)
#define SCB_ICSR_VECTACTIVE_RES142     ((uint32_t)0x0000008Eu)
#define SCB_ICSR_VECTACTIVE_RES143     ((uint32_t)0x0000008Fu)
#define SCB_ICSR_VECTACTIVE_RES144     ((uint32_t)0x00000090u)
#define SCB_ICSR_VECTACTIVE_RES145     ((uint32_t)0x00000091u)
#define SCB_ICSR_VECTACTIVE_RES146     ((uint32_t)0x00000092u)
#define SCB_ICSR_VECTACTIVE_RES147     ((uint32_t)0x00000093u)
#define SCB_ICSR_VECTACTIVE_RES148     ((uint32_t)0x00000094u)
#define SCB_ICSR_VECTACTIVE_RES149     ((uint32_t)0x00000095u)
#define SCB_ICSR_VECTACTIVE_PWM1GEN0   ((uint32_t)0x00000096u)
#define SCB_ICSR_VECTACTIVE_PWM1GEN1   ((uint32_t)0x00000097u)
#define SCB_ICSR_VECTACTIVE_PWM1GEN2   ((uint32_t)0x00000098u)
#define SCB_ICSR_VECTACTIVE_PWM1GEN3   ((uint32_t)0x00000099u)
#define SCB_ICSR_VECTACTIVE_PWM1FAULT  ((uint32_t)0x0000009Au)
/*----------*/

/*----------*/
#define SCB_ICSR_R_RETTOBASE_MASK      ((uint32_t)0x00000800u)
#define SCB_ICSR_R_RETTOBASE_BIT       (11u)
#define SCB_ICSR_R_RETTOBASE_ISR       ((uint32_t)0x00000800u)
#define SCB_ICSR_R_RETTOBASE_NOISR     ((uint32_t)0x00000000u)

#define SCB_ICSR_RETTOBASE_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_RETTOBASE_ISR       ((uint32_t)0x00000001u)
#define SCB_ICSR_RETTOBASE_NOISR     ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_VECTPENDING_MASK       ((uint32_t)0x000FF000u)
#define SCB_ICSR_R_VECTPENDING_BIT        (12u)
#define SCB_ICSR_R_VECTPENDING_STACK      ((uint32_t)0x00000000u)
#define SCB_ICSR_R_VECTPENDING_RESET      ((uint32_t)0x00001000u)
#define SCB_ICSR_R_VECTPENDING_NMI        ((uint32_t)0x00002000u)
#define SCB_ICSR_R_VECTPENDING_HARDFAULT  ((uint32_t)0x00003000u)
#define SCB_ICSR_R_VECTPENDING_MEMMANAGE  ((uint32_t)0x00004000u)
#define SCB_ICSR_R_VECTPENDING_BUSFAULT   ((uint32_t)0x00005000u)
#define SCB_ICSR_R_VECTPENDING_USAGEFAULT ((uint32_t)0x00006000u)
#define SCB_ICSR_R_VECTPENDING_RES7       ((uint32_t)0x00007000u)
#define SCB_ICSR_R_VECTPENDING_RES8       ((uint32_t)0x00008000u)
#define SCB_ICSR_R_VECTPENDING_RES9       ((uint32_t)0x00009000u)
#define SCB_ICSR_R_VECTPENDING_RES10      ((uint32_t)0x0000A000u)
#define SCB_ICSR_R_VECTPENDING_SVCALL     ((uint32_t)0x0000B000u)
#define SCB_ICSR_R_VECTPENDING_DEBUGMON   ((uint32_t)0x0000C000u)
#define SCB_ICSR_R_VECTPENDING_RES13      ((uint32_t)0x0000D000u)
#define SCB_ICSR_R_VECTPENDING_PENDSV     ((uint32_t)0x0000E000u)
#define SCB_ICSR_R_VECTPENDING_SYSTICK    ((uint32_t)0x0000F000u)
#define SCB_ICSR_R_VECTPENDING_GPIOA      ((uint32_t)0x00010000u)
#define SCB_ICSR_R_VECTPENDING_GPIOB      ((uint32_t)0x00011000u)
#define SCB_ICSR_R_VECTPENDING_GPIOC      ((uint32_t)0x00012000u)
#define SCB_ICSR_R_VECTPENDING_GPIOD      ((uint32_t)0x13000000u)
#define SCB_ICSR_R_VECTPENDING_GPIOE      ((uint32_t)0x00014000u)
#define SCB_ICSR_R_VECTPENDING_UART0      ((uint32_t)0x00015000u)
#define SCB_ICSR_R_VECTPENDING_UART1      ((uint32_t)0x00016000u)
#define SCB_ICSR_R_VECTPENDING_SSI0       ((uint32_t)0x00017000u)
#define SCB_ICSR_R_VECTPENDING_I2C0       ((uint32_t)0x00018000u)
#define SCB_ICSR_R_VECTPENDING_PWM0FAULT   ((uint32_t)0x00019000u)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN0    ((uint32_t)0x0001A000u)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN1    ((uint32_t)0x0001B000u)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN2    ((uint32_t)0x0001C000u)
#define SCB_ICSR_R_VECTPENDING_QEI0       ((uint32_t)0x0001D000u)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ0   ((uint32_t)0x0001E000u)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ1   ((uint32_t)0x0001F000u)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ2   ((uint32_t)0x00020000u)
#define SCB_ICSR_R_VECTPENDING_ADC0SEQ3   ((uint32_t)0x00021000u)
#define SCB_ICSR_R_VECTPENDING_WDT01      ((uint32_t)0x00022000u)
#define SCB_ICSR_R_VECTPENDING_TIMER0A    ((uint32_t)0x00023000u)
#define SCB_ICSR_R_VECTPENDING_TIMER0B    ((uint32_t)0x00024000u)
#define SCB_ICSR_R_VECTPENDING_TIMER1A    ((uint32_t)0x00025000u)
#define SCB_ICSR_R_VECTPENDING_TIMER1B    ((uint32_t)0x00026000u)
#define SCB_ICSR_R_VECTPENDING_TIMER2A    ((uint32_t)0x00027000u)
#define SCB_ICSR_R_VECTPENDING_TIMER2B    ((uint32_t)0x00028000u)
#define SCB_ICSR_R_VECTPENDING_ACOMP0     ((uint32_t)0x00029000u)
#define SCB_ICSR_R_VECTPENDING_ACOMP1     ((uint32_t)0x0002A000u)
#define SCB_ICSR_R_VECTPENDING_RES43      ((uint32_t)0x0002B000u)
#define SCB_ICSR_R_VECTPENDING_SYSCTL     ((uint32_t)0x0002C000u)
#define SCB_ICSR_R_VECTPENDING_FLASH      ((uint32_t)0x0002D000u)
#define SCB_ICSR_R_VECTPENDING_GPIOF      ((uint32_t)0x0002E000u)
#define SCB_ICSR_R_VECTPENDING_RES47      ((uint32_t)0x0002F000u)
#define SCB_ICSR_R_VECTPENDING_RES48      ((uint32_t)0x00030000u)
#define SCB_ICSR_R_VECTPENDING_UART2      ((uint32_t)0x00031000u)
#define SCB_ICSR_R_VECTPENDING_SSI1       ((uint32_t)0x00032000u)
#define SCB_ICSR_R_VECTPENDING_TIMER3A    ((uint32_t)0x00033000u)
#define SCB_ICSR_R_VECTPENDING_TIMER3B    ((uint32_t)0x00034000u)
#define SCB_ICSR_R_VECTPENDING_I2C1       ((uint32_t)0x00035000u)
#define SCB_ICSR_R_VECTPENDING_QEI1       ((uint32_t)0x00036000u)
#define SCB_ICSR_R_VECTPENDING_CAN0       ((uint32_t)0x00037000u)
#define SCB_ICSR_R_VECTPENDING_CAN1       ((uint32_t)0x00038000u)
#define SCB_ICSR_R_VECTPENDING_RES57      ((uint32_t)0x00039000u)
#define SCB_ICSR_R_VECTPENDING_RES58      ((uint32_t)0x0003A000u)
#define SCB_ICSR_R_VECTPENDING_HIB        ((uint32_t)0x0003B000u)
#define SCB_ICSR_R_VECTPENDING_USB        ((uint32_t)0x0003C000u)
#define SCB_ICSR_R_VECTPENDING_PWM0GEN3   ((uint32_t)0x0003D000u)
#define SCB_ICSR_R_VECTPENDING_UDMASOFT   ((uint32_t)0x0003E000u)
#define SCB_ICSR_R_VECTPENDING_UDMAERROR  ((uint32_t)0x0003F000u)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ0   ((uint32_t)0x00040000u)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ1   ((uint32_t)0x00041000u)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ2   ((uint32_t)0x00042000u)
#define SCB_ICSR_R_VECTPENDING_ADC1SEQ3   ((uint32_t)0x00043000u)
#define SCB_ICSR_R_VECTPENDING_RES68      ((uint32_t)0x00044000u)
#define SCB_ICSR_R_VECTPENDING_RES69      ((uint32_t)0x00045000u)
#define SCB_ICSR_R_VECTPENDING_RES70      ((uint32_t)0x00046000u)
#define SCB_ICSR_R_VECTPENDING_RES71      ((uint32_t)0x00047000u)
#define SCB_ICSR_R_VECTPENDING_RES72      ((uint32_t)0x00048000u)
#define SCB_ICSR_R_VECTPENDING_SSI2       ((uint32_t)0x00049000u)
#define SCB_ICSR_R_VECTPENDING_SSI3       ((uint32_t)0x0004A000u)
#define SCB_ICSR_R_VECTPENDING_UART3      ((uint32_t)0x0004B000u)
#define SCB_ICSR_R_VECTPENDING_UART4      ((uint32_t)0x0004C000u)
#define SCB_ICSR_R_VECTPENDING_UART5      ((uint32_t)0x0004D000u)
#define SCB_ICSR_R_VECTPENDING_UART6      ((uint32_t)0x0004E000u)
#define SCB_ICSR_R_VECTPENDING_UART7      ((uint32_t)0x0004F000u)
#define SCB_ICSR_R_VECTPENDING_RES80      ((uint32_t)0x00050000u)
#define SCB_ICSR_R_VECTPENDING_RES81      ((uint32_t)0x00051000u)
#define SCB_ICSR_R_VECTPENDING_RES82      ((uint32_t)0x00052000u)
#define SCB_ICSR_R_VECTPENDING_RES83      ((uint32_t)0x00053000u)
#define SCB_ICSR_R_VECTPENDING_I2C2       ((uint32_t)0x00054000u)
#define SCB_ICSR_R_VECTPENDING_I2C3       ((uint32_t)0x00055000u)
#define SCB_ICSR_R_VECTPENDING_TIMER4A    ((uint32_t)0x00056000u)
#define SCB_ICSR_R_VECTPENDING_TIMER4B    ((uint32_t)0x00057000u)
#define SCB_ICSR_R_VECTPENDING_RES88      ((uint32_t)0x00058000u)
#define SCB_ICSR_R_VECTPENDING_RES89      ((uint32_t)0x00059000u)
#define SCB_ICSR_R_VECTPENDING_RES90      ((uint32_t)0x0005A000u)
#define SCB_ICSR_R_VECTPENDING_RES91      ((uint32_t)0x0005B000u)
#define SCB_ICSR_R_VECTPENDING_RES92      ((uint32_t)0x0005C000u)
#define SCB_ICSR_R_VECTPENDING_RES93      ((uint32_t)0x0005D000u)
#define SCB_ICSR_R_VECTPENDING_RES94      ((uint32_t)0x0005E000u)
#define SCB_ICSR_R_VECTPENDING_RES95      ((uint32_t)0x0005F000u)
#define SCB_ICSR_R_VECTPENDING_RES96      ((uint32_t)0x00060000u)
#define SCB_ICSR_R_VECTPENDING_RES97      ((uint32_t)0x00061000u)
#define SCB_ICSR_R_VECTPENDING_RES98      ((uint32_t)0x00062000u)
#define SCB_ICSR_R_VECTPENDING_RES99      ((uint32_t)0x00063000u)
#define SCB_ICSR_R_VECTPENDING_RES100     ((uint32_t)0x00064000u)
#define SCB_ICSR_R_VECTPENDING_RES101     ((uint32_t)0x00065000u)
#define SCB_ICSR_R_VECTPENDING_RES102     ((uint32_t)0x00066000u)
#define SCB_ICSR_R_VECTPENDING_RES103     ((uint32_t)0x00067000u)
#define SCB_ICSR_R_VECTPENDING_RES104     ((uint32_t)0x00068000u)
#define SCB_ICSR_R_VECTPENDING_RES105     ((uint32_t)0x00069000u)
#define SCB_ICSR_R_VECTPENDING_RES106     ((uint32_t)0x0006A000u)
#define SCB_ICSR_R_VECTPENDING_RES107     ((uint32_t)0x0006B000u)
#define SCB_ICSR_R_VECTPENDING_TIMER5A    ((uint32_t)0x0006C000u)
#define SCB_ICSR_R_VECTPENDING_TIMER5B    ((uint32_t)0x0006D000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER0A   ((uint32_t)0x0006E000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER0B   ((uint32_t)0x0006F000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER1A   ((uint32_t)0x00070000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER1B   ((uint32_t)0x00071000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER2A   ((uint32_t)0x00072000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER2B   ((uint32_t)0x00073000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER3A   ((uint32_t)0x00074000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER3B   ((uint32_t)0x00075000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER4A   ((uint32_t)0x00076000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER4B   ((uint32_t)0x00077000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER5A   ((uint32_t)0x00078000u)
#define SCB_ICSR_R_VECTPENDING_WTIMER5B   ((uint32_t)0x00079000u)
#define SCB_ICSR_R_VECTPENDING_SYSEXC     ((uint32_t)0x0007A000u)
#define SCB_ICSR_R_VECTPENDING_RES123     ((uint32_t)0x0007B000u)
#define SCB_ICSR_R_VECTPENDING_RES124     ((uint32_t)0x0007C000u)
#define SCB_ICSR_R_VECTPENDING_RES125     ((uint32_t)0x0007D000u)
#define SCB_ICSR_R_VECTPENDING_RES126     ((uint32_t)0x0007E000u)
#define SCB_ICSR_R_VECTPENDING_RES127     ((uint32_t)0x0007F000u)
#define SCB_ICSR_R_VECTPENDING_RES128     ((uint32_t)0x00080000u)
#define SCB_ICSR_R_VECTPENDING_RES129     ((uint32_t)0x00081000u)
#define SCB_ICSR_R_VECTPENDING_RES130     ((uint32_t)0x00082000u)
#define SCB_ICSR_R_VECTPENDING_RES131     ((uint32_t)0x00083000u)
#define SCB_ICSR_R_VECTPENDING_RES132     ((uint32_t)0x00084000u)
#define SCB_ICSR_R_VECTPENDING_RES133     ((uint32_t)0x00085000u)
#define SCB_ICSR_R_VECTPENDING_RES134     ((uint32_t)0x00086000u)
#define SCB_ICSR_R_VECTPENDING_RES135     ((uint32_t)0x00087000u)
#define SCB_ICSR_R_VECTPENDING_RES136     ((uint32_t)0x00088000u)
#define SCB_ICSR_R_VECTPENDING_RES137     ((uint32_t)0x00089000u)
#define SCB_ICSR_R_VECTPENDING_RES138     ((uint32_t)0x0008A000u)
#define SCB_ICSR_R_VECTPENDING_RES139     ((uint32_t)0x0008B000u)
#define SCB_ICSR_R_VECTPENDING_RES140     ((uint32_t)0x0008C000u)
#define SCB_ICSR_R_VECTPENDING_RES141     ((uint32_t)0x0008D000u)
#define SCB_ICSR_R_VECTPENDING_RES142     ((uint32_t)0x0008E000u)
#define SCB_ICSR_R_VECTPENDING_RES143     ((uint32_t)0x0008F000u)
#define SCB_ICSR_R_VECTPENDING_RES144     ((uint32_t)0x00090000u)
#define SCB_ICSR_R_VECTPENDING_RES145     ((uint32_t)0x00091000u)
#define SCB_ICSR_R_VECTPENDING_RES146     ((uint32_t)0x00092000u)
#define SCB_ICSR_R_VECTPENDING_RES147     ((uint32_t)0x00093000u)
#define SCB_ICSR_R_VECTPENDING_RES148     ((uint32_t)0x00094000u)
#define SCB_ICSR_R_VECTPENDING_RES149     ((uint32_t)0x00095000u)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN0   ((uint32_t)0x00096000u)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN1   ((uint32_t)0x00097000u)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN2   ((uint32_t)0x00098000u)
#define SCB_ICSR_R_VECTPENDING_PWM1GEN3   ((uint32_t)0x00099000u)
#define SCB_ICSR_R_VECTPENDING_PWM1FAULT  ((uint32_t)0x0009A000u)

#define SCB_ICSR_VECTPENDING_MASK       ((uint32_t)0x000000FFu)
#define SCB_ICSR_VECTPENDING_STACK      ((uint32_t)0x00000000u)
#define SCB_ICSR_VECTPENDING_RESET      ((uint32_t)0x00000001u)
#define SCB_ICSR_VECTPENDING_NMI        ((uint32_t)0x00000002u)
#define SCB_ICSR_VECTPENDING_HARDFAULT  ((uint32_t)0x00000003u)
#define SCB_ICSR_VECTPENDING_MEMMANAGE  ((uint32_t)0x00000004u)
#define SCB_ICSR_VECTPENDING_BUSFAULT   ((uint32_t)0x00000005u)
#define SCB_ICSR_VECTPENDING_USAGEFAULT ((uint32_t)0x00000006u)
#define SCB_ICSR_VECTPENDING_RES7       ((uint32_t)0x00000007u)
#define SCB_ICSR_VECTPENDING_RES8       ((uint32_t)0x00000008u)
#define SCB_ICSR_VECTPENDING_RES9       ((uint32_t)0x00000009u)
#define SCB_ICSR_VECTPENDING_RES10      ((uint32_t)0x0000000Au)
#define SCB_ICSR_VECTPENDING_SVCALL     ((uint32_t)0x0000000Bu)
#define SCB_ICSR_VECTPENDING_DEBUGMON   ((uint32_t)0x0000000Cu)
#define SCB_ICSR_VECTPENDING_RES13      ((uint32_t)0x0000000Du)
#define SCB_ICSR_VECTPENDING_PENDSV     ((uint32_t)0x0000000Eu)
#define SCB_ICSR_VECTPENDING_SYSTICK    ((uint32_t)0x0000000Fu)
#define SCB_ICSR_VECTPENDING_GPIOA      ((uint32_t)0x00000010u)
#define SCB_ICSR_VECTPENDING_GPIOB      ((uint32_t)0x00000011u)
#define SCB_ICSR_VECTPENDING_GPIOC      ((uint32_t)0x00000012u)
#define SCB_ICSR_VECTPENDING_GPIOD      ((uint32_t)0x00000013u)
#define SCB_ICSR_VECTPENDING_GPIOE      ((uint32_t)0x00000014u)
#define SCB_ICSR_VECTPENDING_UART0      ((uint32_t)0x00000015u)
#define SCB_ICSR_VECTPENDING_UART1      ((uint32_t)0x00000016u)
#define SCB_ICSR_VECTPENDING_SSI0       ((uint32_t)0x00000017u)
#define SCB_ICSR_VECTPENDING_I2C0       ((uint32_t)0x00000018u)
#define SCB_ICSR_VECTPENDING_PWM0FAULT   ((uint32_t)0x00000019u)
#define SCB_ICSR_VECTPENDING_PWM0GEN0    ((uint32_t)0x0000001Au)
#define SCB_ICSR_VECTPENDING_PWM0GEN1    ((uint32_t)0x0000001Bu)
#define SCB_ICSR_VECTPENDING_PWM0GEN2    ((uint32_t)0x0000001Cu)
#define SCB_ICSR_VECTPENDING_QEI0       ((uint32_t)0x0000001Du)
#define SCB_ICSR_VECTPENDING_ADC0SEQ0   ((uint32_t)0x0000001Eu)
#define SCB_ICSR_VECTPENDING_ADC0SEQ1   ((uint32_t)0x0000001Fu)
#define SCB_ICSR_VECTPENDING_ADC0SEQ2   ((uint32_t)0x00000020u)
#define SCB_ICSR_VECTPENDING_ADC0SEQ3   ((uint32_t)0x00000021u)
#define SCB_ICSR_VECTPENDING_WDT01      ((uint32_t)0x00000022u)
#define SCB_ICSR_VECTPENDING_TIMER0A    ((uint32_t)0x00000023u)
#define SCB_ICSR_VECTPENDING_TIMER0B    ((uint32_t)0x00000024u)
#define SCB_ICSR_VECTPENDING_TIMER1A    ((uint32_t)0x00000025u)
#define SCB_ICSR_VECTPENDING_TIMER1B    ((uint32_t)0x00000026u)
#define SCB_ICSR_VECTPENDING_TIMER2A    ((uint32_t)0x00000027u)
#define SCB_ICSR_VECTPENDING_TIMER2B    ((uint32_t)0x00000028u)
#define SCB_ICSR_VECTPENDING_ACOMP0     ((uint32_t)0x00000029u)
#define SCB_ICSR_VECTPENDING_ACOMP1     ((uint32_t)0x0000002Au)
#define SCB_ICSR_VECTPENDING_RES43      ((uint32_t)0x0000002Bu)
#define SCB_ICSR_VECTPENDING_SYSCTL     ((uint32_t)0x0000002Cu)
#define SCB_ICSR_VECTPENDING_FLASH      ((uint32_t)0x0000002Du)
#define SCB_ICSR_VECTPENDING_GPIOF      ((uint32_t)0x0000002Eu)
#define SCB_ICSR_VECTPENDING_RES47      ((uint32_t)0x0000002Fu)
#define SCB_ICSR_VECTPENDING_RES48      ((uint32_t)0x00000030u)
#define SCB_ICSR_VECTPENDING_UART2      ((uint32_t)0x00000031u)
#define SCB_ICSR_VECTPENDING_SSI1       ((uint32_t)0x00000032u)
#define SCB_ICSR_VECTPENDING_TIMER3A    ((uint32_t)0x00000033u)
#define SCB_ICSR_VECTPENDING_TIMER3B    ((uint32_t)0x00000034u)
#define SCB_ICSR_VECTPENDING_I2C1       ((uint32_t)0x00000035u)
#define SCB_ICSR_VECTPENDING_QEI1       ((uint32_t)0x00000036u)
#define SCB_ICSR_VECTPENDING_CAN0       ((uint32_t)0x00000037u)
#define SCB_ICSR_VECTPENDING_CAN1       ((uint32_t)0x00000038u)
#define SCB_ICSR_VECTPENDING_RES57      ((uint32_t)0x00000039u)
#define SCB_ICSR_VECTPENDING_RES58      ((uint32_t)0x0000003Au)
#define SCB_ICSR_VECTPENDING_HIB        ((uint32_t)0x0000003Bu)
#define SCB_ICSR_VECTPENDING_USB        ((uint32_t)0x0000003Cu)
#define SCB_ICSR_VECTPENDING_PWM0GEN3   ((uint32_t)0x0000003Du)
#define SCB_ICSR_VECTPENDING_UDMASOFT   ((uint32_t)0x0000003Eu)
#define SCB_ICSR_VECTPENDING_UDMAERROR  ((uint32_t)0x0000003Fu)
#define SCB_ICSR_VECTPENDING_ADC1SEQ0   ((uint32_t)0x00000040u)
#define SCB_ICSR_VECTPENDING_ADC1SEQ1   ((uint32_t)0x00000041u)
#define SCB_ICSR_VECTPENDING_ADC1SEQ2   ((uint32_t)0x00000042u)
#define SCB_ICSR_VECTPENDING_ADC1SEQ3   ((uint32_t)0x00000043u)
#define SCB_ICSR_VECTPENDING_RES68      ((uint32_t)0x00000044u)
#define SCB_ICSR_VECTPENDING_RES69      ((uint32_t)0x00000045u)
#define SCB_ICSR_VECTPENDING_RES70      ((uint32_t)0x00000046u)
#define SCB_ICSR_VECTPENDING_RES71      ((uint32_t)0x00000047u)
#define SCB_ICSR_VECTPENDING_RES72      ((uint32_t)0x00000048u)
#define SCB_ICSR_VECTPENDING_SSI2       ((uint32_t)0x00000049u)
#define SCB_ICSR_VECTPENDING_SSI3       ((uint32_t)0x0000004Au)
#define SCB_ICSR_VECTPENDING_UART3      ((uint32_t)0x0000004Bu)
#define SCB_ICSR_VECTPENDING_UART4      ((uint32_t)0x0000004Cu)
#define SCB_ICSR_VECTPENDING_UART5      ((uint32_t)0x0000004Du)
#define SCB_ICSR_VECTPENDING_UART6      ((uint32_t)0x0000004Eu)
#define SCB_ICSR_VECTPENDING_UART7      ((uint32_t)0x0000004Fu)
#define SCB_ICSR_VECTPENDING_RES80      ((uint32_t)0x00000050u)
#define SCB_ICSR_VECTPENDING_RES81      ((uint32_t)0x00000051u)
#define SCB_ICSR_VECTPENDING_RES82      ((uint32_t)0x00000052u)
#define SCB_ICSR_VECTPENDING_RES83      ((uint32_t)0x00000053u)
#define SCB_ICSR_VECTPENDING_I2C2       ((uint32_t)0x00000054u)
#define SCB_ICSR_VECTPENDING_I2C3       ((uint32_t)0x00000055u)
#define SCB_ICSR_VECTPENDING_TIMER4A    ((uint32_t)0x00000056u)
#define SCB_ICSR_VECTPENDING_TIMER4B    ((uint32_t)0x00000057u)
#define SCB_ICSR_VECTPENDING_RES88      ((uint32_t)0x00000058u)
#define SCB_ICSR_VECTPENDING_RES89      ((uint32_t)0x00000059u)
#define SCB_ICSR_VECTPENDING_RES90      ((uint32_t)0x0000005Au)
#define SCB_ICSR_VECTPENDING_RES91      ((uint32_t)0x0000005Bu)
#define SCB_ICSR_VECTPENDING_RES92      ((uint32_t)0x0000005Cu)
#define SCB_ICSR_VECTPENDING_RES93      ((uint32_t)0x0000005Du)
#define SCB_ICSR_VECTPENDING_RES94      ((uint32_t)0x0000005Eu)
#define SCB_ICSR_VECTPENDING_RES95      ((uint32_t)0x0000005Fu)
#define SCB_ICSR_VECTPENDING_RES96      ((uint32_t)0x00000060u)
#define SCB_ICSR_VECTPENDING_RES97      ((uint32_t)0x00000061u)
#define SCB_ICSR_VECTPENDING_RES98      ((uint32_t)0x00000062u)
#define SCB_ICSR_VECTPENDING_RES99      ((uint32_t)0x00000063u)
#define SCB_ICSR_VECTPENDING_RES100     ((uint32_t)0x00000064u)
#define SCB_ICSR_VECTPENDING_RES101     ((uint32_t)0x00000065u)
#define SCB_ICSR_VECTPENDING_RES102     ((uint32_t)0x00000066u)
#define SCB_ICSR_VECTPENDING_RES103     ((uint32_t)0x00000067u)
#define SCB_ICSR_VECTPENDING_RES104     ((uint32_t)0x00000068u)
#define SCB_ICSR_VECTPENDING_RES105     ((uint32_t)0x00000069u)
#define SCB_ICSR_VECTPENDING_RES106     ((uint32_t)0x0000006Au)
#define SCB_ICSR_VECTPENDING_RES107     ((uint32_t)0x0000006Bu)
#define SCB_ICSR_VECTPENDING_TIMER5A    ((uint32_t)0x0000006Cu)
#define SCB_ICSR_VECTPENDING_TIMER5B    ((uint32_t)0x0000006Du)
#define SCB_ICSR_VECTPENDING_WTIMER0A   ((uint32_t)0x0000006Eu)
#define SCB_ICSR_VECTPENDING_WTIMER0B   ((uint32_t)0x0000006Fu)
#define SCB_ICSR_VECTPENDING_WTIMER1A   ((uint32_t)0x00000070u)
#define SCB_ICSR_VECTPENDING_WTIMER1B   ((uint32_t)0x00000071u)
#define SCB_ICSR_VECTPENDING_WTIMER2A   ((uint32_t)0x00000072u)
#define SCB_ICSR_VECTPENDING_WTIMER2B   ((uint32_t)0x00000073u)
#define SCB_ICSR_VECTPENDING_WTIMER3A   ((uint32_t)0x00000074u)
#define SCB_ICSR_VECTPENDING_WTIMER3B   ((uint32_t)0x00000075u)
#define SCB_ICSR_VECTPENDING_WTIMER4A   ((uint32_t)0x00000076u)
#define SCB_ICSR_VECTPENDING_WTIMER4B   ((uint32_t)0x00000077u)
#define SCB_ICSR_VECTPENDING_WTIMER5A   ((uint32_t)0x00000078u)
#define SCB_ICSR_VECTPENDING_WTIMER5B   ((uint32_t)0x00000079u)
#define SCB_ICSR_VECTPENDING_SYSEXC     ((uint32_t)0x0000007Au)
#define SCB_ICSR_VECTPENDING_RES123     ((uint32_t)0x0000007Bu)
#define SCB_ICSR_VECTPENDING_RES124     ((uint32_t)0x0000007Cu)
#define SCB_ICSR_VECTPENDING_RES125     ((uint32_t)0x0000007Du)
#define SCB_ICSR_VECTPENDING_RES126     ((uint32_t)0x0000007Eu)
#define SCB_ICSR_VECTPENDING_RES127     ((uint32_t)0x0000007Fu)
#define SCB_ICSR_VECTPENDING_RES128     ((uint32_t)0x00000080u)
#define SCB_ICSR_VECTPENDING_RES129     ((uint32_t)0x00000081u)
#define SCB_ICSR_VECTPENDING_RES130     ((uint32_t)0x00000082u)
#define SCB_ICSR_VECTPENDING_RES131     ((uint32_t)0x00000083u)
#define SCB_ICSR_VECTPENDING_RES132     ((uint32_t)0x00000084u)
#define SCB_ICSR_VECTPENDING_RES133     ((uint32_t)0x00000085u)
#define SCB_ICSR_VECTPENDING_RES134     ((uint32_t)0x00000086u)
#define SCB_ICSR_VECTPENDING_RES135     ((uint32_t)0x00000087u)
#define SCB_ICSR_VECTPENDING_RES136     ((uint32_t)0x00000088u)
#define SCB_ICSR_VECTPENDING_RES137     ((uint32_t)0x00000089u)
#define SCB_ICSR_VECTPENDING_RES138     ((uint32_t)0x0000008Au)
#define SCB_ICSR_VECTPENDING_RES139     ((uint32_t)0x0000008Bu)
#define SCB_ICSR_VECTPENDING_RES140     ((uint32_t)0x0000008Cu)
#define SCB_ICSR_VECTPENDING_RES141     ((uint32_t)0x0000008Du)
#define SCB_ICSR_VECTPENDING_RES142     ((uint32_t)0x0000008Eu)
#define SCB_ICSR_VECTPENDING_RES143     ((uint32_t)0x0000008Fu)
#define SCB_ICSR_VECTPENDING_RES144     ((uint32_t)0x00000090u)
#define SCB_ICSR_VECTPENDING_RES145     ((uint32_t)0x00000091u)
#define SCB_ICSR_VECTPENDING_RES146     ((uint32_t)0x00000092u)
#define SCB_ICSR_VECTPENDING_RES147     ((uint32_t)0x00000093u)
#define SCB_ICSR_VECTPENDING_RES148     ((uint32_t)0x00000094u)
#define SCB_ICSR_VECTPENDING_RES149     ((uint32_t)0x00000095u)
#define SCB_ICSR_VECTPENDING_PWM1GEN0   ((uint32_t)0x00000096u)
#define SCB_ICSR_VECTPENDING_PWM1GEN1   ((uint32_t)0x00000097u)
#define SCB_ICSR_VECTPENDING_PWM1GEN2   ((uint32_t)0x00000098u)
#define SCB_ICSR_VECTPENDING_PWM1GEN3   ((uint32_t)0x00000099u)
#define SCB_ICSR_VECTPENDING_PWM1FAULT  ((uint32_t)0x0000009Au)
/*----------*/

/*----------*/
#define SCB_ICSR_R_ISRPENDING_MASK      ((uint32_t)0x00400000u)
#define SCB_ICSR_R_ISRPENDING_BIT       (22u)
#define SCB_ICSR_R_ISRPENDING_ISR       ((uint32_t)0x00400000u)
#define SCB_ICSR_R_ISRPENDING_NOISR     ((uint32_t)0x00000000u)

#define SCB_ICSR_ISRPENDING_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_ISRPENDING_ISR       ((uint32_t)0x00000001u)
#define SCB_ICSR_ISRPENDING_NOISR     ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_ISRPREEMPT_MASK      ((uint32_t)0x00800000u)
#define SCB_ICSR_R_ISRPREEMPT_BIT       (23u)
#define SCB_ICSR_R_ISRPREEMPT_ISR       ((uint32_t)0x00800000u)
#define SCB_ICSR_R_ISRPREEMPT_NOISR     ((uint32_t)0x00000000u)

#define SCB_ICSR_ISRPREEMPT_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_ISRPREEMPT_ISR       ((uint32_t)0x00000001u)
#define SCB_ICSR_ISRPREEMPT_NOISR     ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSTCLR_MASK      ((uint32_t)0x02000000u)
#define SCB_ICSR_R_PENDSTCLR_BIT       (25u)
#define SCB_ICSR_R_PENDSTCLR_REMOVE    ((uint32_t)0x02000000u)
#define SCB_ICSR_R_PENDSTCLR_NOEFFECT  ((uint32_t)0x00000000u)

#define SCB_ICSR_PENDSTCLR_MASK         ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSTCLR_REMOVE       ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSTCLR_NOEFFECT     ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSTSET_MASK      ((uint32_t)0x04000000u)
#define SCB_ICSR_R_PENDSTSET_BIT       (26u)
#define SCB_ICSR_R_PENDSTSET_PEND      ((uint32_t)0x04000000u)
#define SCB_ICSR_R_PENDSTSET_NOPEND    ((uint32_t)0x00000000u)
#define SCB_ICSR_R_PENDSTSET_SET       ((uint32_t)0x04000000u)
#define SCB_ICSR_R_PENDSTSET_NOEFFECT  ((uint32_t)0x00000000u)

#define SCB_ICSR_PENDSTSET_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSTSET_PEND      ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSTSET_NOPEND    ((uint32_t)0x00000000u)
#define SCB_ICSR_PENDSTSET_SET       ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSTSET_NOEFFECT  ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSVCLR_MASK      ((uint32_t)0x08000000u)
#define SCB_ICSR_R_PENDSVCLR_BIT       (27u)
#define SCB_ICSR_R_PENDSVCLR_REMOVE    ((uint32_t)0x08000000u)
#define SCB_ICSR_R_PENDSVCLR_NOEFFECT  ((uint32_t)0x00000000u)

#define SCB_ICSR_PENDSVCLR_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSVCLR_REMOVE    ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSVCLR_NOEFFECT  ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_PENDSVSET_MASK      ((uint32_t)0x10000000u)
#define SCB_ICSR_R_PENDSVSET_BIT       (28u)
#define SCB_ICSR_R_PENDSVSET_PEND      ((uint32_t)0x10000000u)
#define SCB_ICSR_R_PENDSVSET_NOPEND    ((uint32_t)0x00000000u)
#define SCB_ICSR_R_PENDSVSET_SET       ((uint32_t)0x10000000u)
#define SCB_ICSR_R_PENDSVSET_NOEFFECT  ((uint32_t)0x00000000u)

#define SCB_ICSR_PENDSVSET_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSVSET_PEND      ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSVSET_NOPEND    ((uint32_t)0x00000000u)
#define SCB_ICSR_PENDSVSET_SET       ((uint32_t)0x00000001u)
#define SCB_ICSR_PENDSVSET_NOEFFECT  ((uint32_t)0x00000000u)
/*----------*/

/*----------*/
#define SCB_ICSR_R_NMIPENDSET_MASK      ((uint32_t)0x80000000u)
#define SCB_ICSR_R_NMIPENDSET_BIT       (31u)
#define SCB_ICSR_R_NMIPENDSET_PEND      ((uint32_t)0x80000000u)
#define SCB_ICSR_R_NMIPENDSET_NOPEND    ((uint32_t)0x00000000u)
#define SCB_ICSR_R_NMIPENDSET_SET       ((uint32_t)0x80000000u)
#define SCB_ICSR_R_NMIPENDSET_NOEFFECT  ((uint32_t)0x00000000u)

#define SCB_ICSR_NMIPENDSET_MASK      ((uint32_t)0x00000001u)
#define SCB_ICSR_NMIPENDSET_PEND      ((uint32_t)0x00000001u)
#define SCB_ICSR_NMIPENDSET_NOPEND    ((uint32_t)0x00000000u)
#define SCB_ICSR_NMIPENDSET_SET       ((uint32_t)0x00000001u)
#define SCB_ICSR_NMIPENDSET_NOEFFECT  ((uint32_t)0x00000000u)
/*----------*/





#endif /* XDRIVER_MCU_DRIVER_HEADER_SCB_SCB_PERIPHERAL_SCB_REGISTER_SCB_REGISTERDEFINES_SCB_REGISTERDEFINES_INTCTLR_H_ */
