

================================================================
== Vitis HLS Report for 'processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2'
================================================================
* Date:           Tue Jul 30 14:25:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_306_1_VITIS_LOOP_311_2  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    893|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    168|    -|
|Register         |        -|    -|    1102|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1102|   1157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_32ns_32_4_1_U11  |mac_muladd_8ns_8ns_32ns_32_4_1  |  i0 * i0 + i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln306_1_fu_224_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln306_fu_233_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln311_fu_290_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln313_1_fu_333_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln313_fu_274_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln322_1_fu_345_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln322_fu_327_p2       |         +|   0|  0|  24|          17|          17|
    |empty_fu_284_p2           |         +|   0|  0|  15|           8|           2|
    |t_1_fu_401_p2             |         +|   0|  0|  39|          32|          32|
    |t_fu_369_p2               |         +|   0|  0|  39|          32|          32|
    |tq_1_fu_452_p2            |         +|   0|  0|  39|          32|          32|
    |addr_cmp16_fu_378_p2      |      icmp|   0|  0|  71|          64|          64|
    |addr_cmp_fu_430_p2        |      icmp|   0|  0|  71|          64|          64|
    |cmp9_i_fu_387_p2          |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln306_fu_219_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln311_fu_214_p2      |      icmp|   0|  0|  39|          32|          32|
    |grp_fu_471_p2             |    select|   0|  0|  32|           1|          32|
    |reuse_select17_fu_395_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_446_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln306_2_fu_356_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln306_3_fu_245_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln306_fu_239_p3    |    select|   0|  0|  17|           1|          17|
    |t_2_fu_406_p3             |    select|   0|  0|  32|           1|          32|
    |tq_2_fu_457_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 893|         548|         636|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |SQSUM1_data_address0      |  14|          3|   17|         51|
    |SUM1_data_address0        |  14|          3|   17|         51|
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_sq_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_1      |   9|          2|   17|         34|
    |indvar_flatten_fu_88      |   9|          2|   64|        128|
    |reuse_addr_reg13_fu_56    |   9|          2|   64|        128|
    |reuse_addr_reg_fu_64      |   9|          2|   64|        128|
    |reuse_reg12_fu_60         |   9|          2|   32|         64|
    |reuse_reg_fu_68           |   9|          2|   32|         64|
    |s_fu_72                   |   9|          2|   32|         64|
    |sq_fu_76                  |   9|          2|   32|         64|
    |x_fu_80                   |   9|          2|   17|         34|
    |y_fu_84                   |   9|          2|   31|         62|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 168|         37|  455|        945|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |SQSUM1_data_load_reg_713            |  32|   0|   32|          0|
    |SUM1_data_load_reg_670              |  32|   0|   32|          0|
    |add_ln306_1_reg_569                 |  64|   0|   64|          0|
    |add_ln306_reg_579                   |  31|   0|   31|          0|
    |add_ln311_reg_606                   |  17|   0|   17|          0|
    |add_ln313_1_reg_616                 |  17|   0|   17|          0|
    |add_ln313_reg_595                   |  11|   0|   17|          6|
    |add_ln322_1_reg_634                 |  17|   0|   17|          0|
    |add_ln322_reg_611                   |  11|   0|   17|          6|
    |addr_cmp16_reg_675                  |   1|   0|    1|          0|
    |addr_cmp_reg_701                    |   1|   0|    1|          0|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |cmp9_i_reg_680                      |   1|   0|    1|          0|
    |cmp9_i_reg_680_pp0_iter4_reg        |   1|   0|    1|          0|
    |empty_reg_600                       |   8|   0|    8|          0|
    |icmp_ln306_reg_565                  |   1|   0|    1|          0|
    |icmp_ln311_reg_557                  |   1|   0|    1|          0|
    |indvar_flatten_fu_88                |  64|   0|   64|          0|
    |it_reg_651                          |   8|   0|    8|          0|
    |reuse_addr_reg13_fu_56              |  64|   0|   64|          0|
    |reuse_addr_reg_fu_64                |  64|   0|   64|          0|
    |reuse_reg12_fu_60                   |  32|   0|   32|          0|
    |reuse_reg_fu_68                     |  32|   0|   32|          0|
    |s_fu_72                             |  32|   0|   32|          0|
    |select_ln306_3_reg_590              |  31|   0|   31|          0|
    |select_ln306_reg_584                |  17|   0|   17|          0|
    |sq_fu_76                            |  32|   0|   32|          0|
    |t_2_reg_685                         |  32|   0|   32|          0|
    |t_reg_663                           |  32|   0|   32|          0|
    |tq_2_reg_718                        |  32|   0|   32|          0|
    |tq_reg_706                          |  32|   0|   32|          0|
    |x_1_reg_552                         |  17|   0|   17|          0|
    |x_fu_80                             |  17|   0|   17|          0|
    |y_fu_84                             |  31|   0|   31|          0|
    |y_load_reg_574                      |  31|   0|   31|          0|
    |zext_ln313_reg_621                  |  17|   0|   64|         47|
    |zext_ln322_2_reg_639                |  17|   0|   64|         47|
    |zext_ln322_2_reg_639_pp0_iter3_reg  |  17|   0|   64|         47|
    |icmp_ln311_reg_557                  |  64|  32|    1|          0|
    |select_ln306_3_reg_590              |  64|  32|   31|          0|
    |zext_ln313_reg_621                  |  64|  32|   64|         47|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1102|  96| 1159|        200|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2|  return value|
|sum_col               |   in|   32|     ap_none|                                                  sum_col|        scalar|
|bound                 |   in|   64|     ap_none|                                                    bound|        scalar|
|IMG1_data_address0    |  out|   17|   ap_memory|                                                IMG1_data|         array|
|IMG1_data_ce0         |  out|    1|   ap_memory|                                                IMG1_data|         array|
|IMG1_data_q0          |   in|    8|   ap_memory|                                                IMG1_data|         array|
|SUM1_data_address0    |  out|   17|   ap_memory|                                                SUM1_data|         array|
|SUM1_data_ce0         |  out|    1|   ap_memory|                                                SUM1_data|         array|
|SUM1_data_we0         |  out|    1|   ap_memory|                                                SUM1_data|         array|
|SUM1_data_d0          |  out|   32|   ap_memory|                                                SUM1_data|         array|
|SUM1_data_q0          |   in|   32|   ap_memory|                                                SUM1_data|         array|
|SQSUM1_data_address0  |  out|   17|   ap_memory|                                              SQSUM1_data|         array|
|SQSUM1_data_ce0       |  out|    1|   ap_memory|                                              SQSUM1_data|         array|
|SQSUM1_data_we0       |  out|    1|   ap_memory|                                              SQSUM1_data|         array|
|SQSUM1_data_d0        |  out|   32|   ap_memory|                                              SQSUM1_data|         array|
|SQSUM1_data_q0        |   in|   32|   ap_memory|                                              SQSUM1_data|         array|
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

