[15:28:54.861] <TB0>     INFO: *** Welcome to pxar ***
[15:28:54.862] <TB0>     INFO: *** Today: 2016/05/23
[15:28:54.869] <TB0>     INFO: *** Version: b2a7-dirty
[15:28:54.869] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C15.dat
[15:28:54.869] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0b.dat
[15:28:54.869] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//defaultMaskFile.dat
[15:28:54.869] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters_C15.dat
[15:28:54.945] <TB0>     INFO:         clk: 4
[15:28:54.945] <TB0>     INFO:         ctr: 4
[15:28:54.945] <TB0>     INFO:         sda: 19
[15:28:54.945] <TB0>     INFO:         tin: 9
[15:28:54.945] <TB0>     INFO:         level: 15
[15:28:54.945] <TB0>     INFO:         triggerdelay: 0
[15:28:54.945] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:28:54.945] <TB0>     INFO: Log level: DEBUG
[15:28:54.955] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:28:54.967] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:28:54.971] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:28:54.973] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:28:56.528] <TB0>     INFO: DUT info: 
[15:28:56.528] <TB0>     INFO: The DUT currently contains the following objects:
[15:28:56.528] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:28:56.528] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:28:56.528] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:28:56.528] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:28:56.528] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.528] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.528] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.528] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.528] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.528] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:28:56.529] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:28:56.530] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:28:56.531] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:28:56.534] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32985088
[15:28:56.534] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x167cf90
[15:28:56.534] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x15f1770
[15:28:56.534] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6d0dd94010
[15:28:56.534] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6d13fff510
[15:28:56.534] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33050624 fPxarMemory = 0x7f6d0dd94010
[15:28:56.535] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[15:28:56.536] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[15:28:56.536] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 17.0 C
[15:28:56.536] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:28:56.936] <TB0>     INFO: enter 'restricted' command line mode
[15:28:56.936] <TB0>     INFO: enter test to run
[15:28:56.937] <TB0>     INFO:   test: FPIXTest no parameter change
[15:28:56.937] <TB0>     INFO:   running: fpixtest
[15:28:56.937] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:28:56.939] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:28:56.939] <TB0>     INFO: ######################################################################
[15:28:56.939] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:28:56.939] <TB0>     INFO: ######################################################################
[15:28:56.943] <TB0>     INFO: ######################################################################
[15:28:56.943] <TB0>     INFO: PixTestPretest::doTest()
[15:28:56.943] <TB0>     INFO: ######################################################################
[15:28:56.945] <TB0>     INFO:    ----------------------------------------------------------------------
[15:28:56.945] <TB0>     INFO:    PixTestPretest::programROC() 
[15:28:56.945] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:14.965] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:29:14.965] <TB0>     INFO: IA differences per ROC:  19.3 18.5 17.7 18.5 18.5 19.3 20.1 18.5 16.1 18.5 19.3 16.9 18.5 20.1 19.3 19.3
[15:29:15.035] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:15.035] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:29:15.035] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:15.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[15:29:15.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9688 mA
[15:29:15.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.3687 mA
[15:29:15.441] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.7687 mA
[15:29:15.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  84 Ia 23.9688 mA
[15:29:15.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.3687 mA
[15:29:15.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 23.9688 mA
[15:29:15.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1688 mA
[15:29:15.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7687 mA
[15:29:16.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 23.1688 mA
[15:29:16.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  84 Ia 24.7687 mA
[15:29:16.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 23.9688 mA
[15:29:16.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[15:29:16.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7687 mA
[15:29:16.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 23.1688 mA
[15:29:16.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  84 Ia 24.7687 mA
[15:29:16.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  80 Ia 23.9688 mA
[15:29:16.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1688 mA
[15:29:16.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 25.5688 mA
[15:29:17.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  75 Ia 23.1688 mA
[15:29:17.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 24.7687 mA
[15:29:17.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  76 Ia 23.1688 mA
[15:29:17.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 24.7687 mA
[15:29:17.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  77 Ia 23.1688 mA
[15:29:17.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  82 Ia 24.7687 mA
[15:29:17.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 23.1688 mA
[15:29:17.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  83 Ia 24.7687 mA
[15:29:17.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  79 Ia 23.9688 mA
[15:29:17.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[15:29:18.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[15:29:18.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1688 mA
[15:29:18.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7687 mA
[15:29:18.367] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 23.9688 mA
[15:29:18.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 20.7688 mA
[15:29:18.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  97 Ia 24.7687 mA
[15:29:18.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  93 Ia 23.1688 mA
[15:29:18.771] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  98 Ia 24.7687 mA
[15:29:18.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  94 Ia 23.9688 mA
[15:29:18.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[15:29:19.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[15:29:19.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.1688 mA
[15:29:19.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  84 Ia 24.7687 mA
[15:29:19.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 23.9688 mA
[15:29:19.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.9688 mA
[15:29:19.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.5687 mA
[15:29:19.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  93 Ia 23.9688 mA
[15:29:19.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[15:29:19.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[15:29:19.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[15:29:20.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[15:29:20.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[15:29:20.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[15:29:20.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[15:29:20.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[15:29:20.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[15:29:20.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  94
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  93
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[15:29:20.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  74
[15:29:20.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[15:29:20.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[15:29:22.050] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[15:29:22.050] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.9  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  19.3  19.3  20.1  20.1
[15:29:22.083] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:22.083] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:29:22.083] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:22.220] <TB0>     INFO: Expecting 231680 events.
[15:29:30.356] <TB0>     INFO: 231680 events read in total (7418ms).
[15:29:30.510] <TB0>     INFO: Test took 8424ms.
[15:29:30.712] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 106 and Delta(CalDel) = 65
[15:29:30.716] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 82 and Delta(CalDel) = 61
[15:29:30.720] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 62
[15:29:30.724] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 72 and Delta(CalDel) = 64
[15:29:30.728] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 62
[15:29:30.732] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 66
[15:29:30.736] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 124 and Delta(CalDel) = 62
[15:29:30.740] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 62
[15:29:30.745] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 65
[15:29:30.749] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 62
[15:29:30.752] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 57
[15:29:30.756] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 80 and Delta(CalDel) = 62
[15:29:30.761] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 62
[15:29:30.764] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 110 and Delta(CalDel) = 62
[15:29:30.768] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:29:30.771] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:29:30.813] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:29:30.851] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:30.851] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:29:30.851] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:30.989] <TB0>     INFO: Expecting 231680 events.
[15:29:39.135] <TB0>     INFO: 231680 events read in total (7432ms).
[15:29:39.140] <TB0>     INFO: Test took 8285ms.
[15:29:39.164] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 33
[15:29:39.475] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[15:29:39.479] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[15:29:39.483] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[15:29:39.486] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[15:29:39.491] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 167 +/- 33
[15:29:39.494] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31.5
[15:29:39.497] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[15:29:39.501] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[15:29:39.506] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[15:29:39.510] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 30.5
[15:29:39.513] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[15:29:39.517] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31.5
[15:29:39.522] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[15:29:39.525] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30.5
[15:29:39.529] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[15:29:39.566] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:29:39.566] <TB0>     INFO: CalDel:      158   134   137   155   139   167   131   138   155   129   112   142   133   133   136   119
[15:29:39.566] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:29:39.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C0.dat
[15:29:39.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C1.dat
[15:29:39.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C2.dat
[15:29:39.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C3.dat
[15:29:39.571] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C4.dat
[15:29:39.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C5.dat
[15:29:39.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C6.dat
[15:29:39.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C7.dat
[15:29:39.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C8.dat
[15:29:39.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C9.dat
[15:29:39.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C10.dat
[15:29:39.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C11.dat
[15:29:39.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C12.dat
[15:29:39.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C13.dat
[15:29:39.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C14.dat
[15:29:39.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters_C15.dat
[15:29:39.573] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0a.dat
[15:29:39.573] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0b.dat
[15:29:39.573] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[15:29:39.573] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:29:39.660] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:29:39.660] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:29:39.660] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:29:39.660] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:29:39.662] <TB0>     INFO: ######################################################################
[15:29:39.663] <TB0>     INFO: PixTestTiming::doTest()
[15:29:39.663] <TB0>     INFO: ######################################################################
[15:29:39.663] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:39.663] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:29:39.663] <TB0>     INFO:    ----------------------------------------------------------------------
[15:29:39.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:29:41.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:29:43.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:29:45.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:29:47.999] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:29:50.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:29:52.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:29:54.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:29:57.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:29:58.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:30:01.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:30:03.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:30:05.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:30:07.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:30:10.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:30:12.448] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:30:14.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:30:39.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:30:41.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:30:45.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:30:46.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:30:48.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:30:50.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:30:51.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:30:53.400] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:30:58.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:31:00.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:31:01.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:31:03.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:31:09.647] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:31:11.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:31:12.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:31:14.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:31:16.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:31:18.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:31:19.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:31:25.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:31:30.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:31:31.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:31:33.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:31:34.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:31:37.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:31:40.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:31:42.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:31:44.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:31:50.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:31:52.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:31:54.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:31:57.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:31:59.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:32:02.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:32:04.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:32:06.582] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:32:12.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:32:14.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:32:17.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:32:19.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:32:23.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:32:25.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:32:27.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:32:30.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:32:35.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:32:37.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:32:39.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:32:41.874] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:32:43.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:32:45.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:32:47.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:32:50.243] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:32:52.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:32:54.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:32:57.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:32:59.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:33:01.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:33:04.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:33:06.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:33:08.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:33:11.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:33:13.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:33:15.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:33:17.940] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:33:46.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:33:47.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:33:51.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:33:52.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:33:54.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:33:55.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:33:57.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:33:59.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:34:24.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:34:25.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:34:27.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:34:28.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:34:30.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:34:31.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:34:33.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:34:34.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:34:48.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:34:49.586] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:34:51.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:35:06.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:35:08.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:35:09.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:35:11.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:35:13.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:35:34.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:35:36.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:35:38.566] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:35:40.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:35:48.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:35:50.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:35:52.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:35:54.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:35:58.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:36:00.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:36:03.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:36:05.520] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:36:09.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:36:11.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:36:13.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:36:15.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:36:22.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:36:25.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:36:27.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:36:29.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:36:32.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:36:34.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:36:36.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:36:39.609] <TB0>     INFO: TBM Phase Settings: 232
[15:36:39.609] <TB0>     INFO: 400MHz Phase: 2
[15:36:39.609] <TB0>     INFO: 160MHz Phase: 7
[15:36:39.609] <TB0>     INFO: Functional Phase Area: 3
[15:36:39.612] <TB0>     INFO: Test took 419949 ms.
[15:36:39.612] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:36:39.612] <TB0>     INFO:    ----------------------------------------------------------------------
[15:36:39.613] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:36:39.613] <TB0>     INFO:    ----------------------------------------------------------------------
[15:36:39.613] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:36:40.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:36:44.154] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:36:45.674] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:36:47.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:36:48.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:36:50.232] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:36:51.751] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:36:53.271] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:36:54.795] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:36:56.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:36:57.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:36:59.358] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:37:00.880] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:37:02.400] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:37:03.921] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:37:05.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:37:06.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:37:08.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:37:10.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:37:13.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:37:15.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:37:17.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:37:19.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:37:22.123] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:37:23.642] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:37:25.162] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:37:27.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:37:29.710] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:37:31.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:37:34.257] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:37:36.531] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:37:38.804] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:37:40.323] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:37:41.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:37:44.117] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:37:46.393] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:37:48.666] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:37:50.941] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:37:53.214] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:37:55.488] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:37:57.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:37:58.528] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:38:00.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:38:03.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:38:05.359] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:38:07.629] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:38:09.903] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:38:12.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:38:13.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:38:15.216] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:38:17.490] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:38:19.763] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:38:22.037] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:38:24.313] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:38:26.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:38:28.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:38:30.382] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:38:31.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:38:33.422] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:38:34.943] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:38:36.464] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:38:37.985] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:38:39.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:38:41.409] <TB0>     INFO: ROC Delay Settings: 228
[15:38:41.409] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:38:41.409] <TB0>     INFO: ROC Port 0 Delay: 4
[15:38:41.409] <TB0>     INFO: ROC Port 1 Delay: 4
[15:38:41.409] <TB0>     INFO: Functional ROC Area: 5
[15:38:41.411] <TB0>     INFO: Test took 121799 ms.
[15:38:41.411] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:38:41.412] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:41.412] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:38:41.412] <TB0>     INFO:    ----------------------------------------------------------------------
[15:38:42.552] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4188 4188 4188 4188 4189 4188 4188 4188 e062 c000 a101 8040 4188 4188 4188 4188 4188 4188 4188 4188 e062 c000 
[15:38:42.552] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4188 4188 4188 4188 4189 4188 4188 4188 e022 c000 a102 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[15:38:42.552] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 a103 80c0 4188 4189 4188 4189 4188 4189 4188 4188 e022 c000 
[15:38:42.552] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:38:56.832] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:56.832] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:39:11.042] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:11.042] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:39:25.377] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:25.377] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:39:39.644] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:39.645] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:39:53.730] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:53.730] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:40:07.881] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:07.881] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:40:22.013] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:22.013] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:40:36.189] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:36.189] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:40:50.290] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:50.290] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:41:04.631] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:05.016] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:05.028] <TB0>     INFO: Decoding statistics:
[15:41:05.029] <TB0>     INFO:   General information:
[15:41:05.029] <TB0>     INFO: 	 16bit words read:         240000000
[15:41:05.029] <TB0>     INFO: 	 valid events total:       20000000
[15:41:05.029] <TB0>     INFO: 	 empty events:             20000000
[15:41:05.029] <TB0>     INFO: 	 valid events with pixels: 0
[15:41:05.029] <TB0>     INFO: 	 valid pixel hits:         0
[15:41:05.029] <TB0>     INFO:   Event errors: 	           0
[15:41:05.029] <TB0>     INFO: 	 start marker:             0
[15:41:05.029] <TB0>     INFO: 	 stop marker:              0
[15:41:05.029] <TB0>     INFO: 	 overflow:                 0
[15:41:05.029] <TB0>     INFO: 	 invalid 5bit words:       0
[15:41:05.029] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:41:05.029] <TB0>     INFO:   TBM errors: 		           0
[15:41:05.029] <TB0>     INFO: 	 flawed TBM headers:       0
[15:41:05.029] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:41:05.029] <TB0>     INFO: 	 event ID mismatches:      0
[15:41:05.029] <TB0>     INFO:   ROC errors: 		           0
[15:41:05.029] <TB0>     INFO: 	 missing ROC header(s):    0
[15:41:05.029] <TB0>     INFO: 	 misplaced readback start: 0
[15:41:05.029] <TB0>     INFO:   Pixel decoding errors:	   0
[15:41:05.029] <TB0>     INFO: 	 pixel data incomplete:    0
[15:41:05.029] <TB0>     INFO: 	 pixel address:            0
[15:41:05.029] <TB0>     INFO: 	 pulse height fill bit:    0
[15:41:05.029] <TB0>     INFO: 	 buffer corruption:        0
[15:41:05.029] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.029] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:41:05.029] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.029] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.029] <TB0>     INFO:    Read back bit status: 1
[15:41:05.029] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.029] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.029] <TB0>     INFO:    Timings are good!
[15:41:05.029] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.029] <TB0>     INFO: Test took 143618 ms.
[15:41:05.029] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:41:05.029] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0a.dat
[15:41:05.029] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//tbmParameters_C0b.dat
[15:41:05.029] <TB0>     INFO: PixTestTiming::doTest took 685369 ms.
[15:41:05.029] <TB0>     INFO: PixTestTiming::doTest() done
[15:41:05.030] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:41:05.030] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:41:05.030] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:41:05.030] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:41:05.030] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:41:05.030] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:41:05.030] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:41:05.383] <TB0>     INFO: ######################################################################
[15:41:05.383] <TB0>     INFO: PixTestAlive::doTest()
[15:41:05.383] <TB0>     INFO: ######################################################################
[15:41:05.387] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.387] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:41:05.387] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:05.388] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:41:05.732] <TB0>     INFO: Expecting 41600 events.
[15:41:09.866] <TB0>     INFO: 41600 events read in total (3419ms).
[15:41:09.867] <TB0>     INFO: Test took 4479ms.
[15:41:09.875] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:09.875] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:41:09.875] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:41:10.246] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:41:10.246] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[15:41:10.246] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
[15:41:10.250] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:10.250] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:41:10.250] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:10.251] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:41:10.595] <TB0>     INFO: Expecting 41600 events.
[15:41:13.558] <TB0>     INFO: 41600 events read in total (2248ms).
[15:41:13.560] <TB0>     INFO: Test took 3309ms.
[15:41:13.560] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:13.560] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:41:13.560] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:41:13.560] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:41:13.963] <TB0>     INFO: PixTestAlive::maskTest() done
[15:41:13.963] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:41:13.967] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:13.968] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:41:13.968] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:13.969] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:41:14.313] <TB0>     INFO: Expecting 41600 events.
[15:41:18.440] <TB0>     INFO: 41600 events read in total (3412ms).
[15:41:18.441] <TB0>     INFO: Test took 4472ms.
[15:41:18.449] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:18.449] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:41:18.449] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:41:18.827] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:41:18.827] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:41:18.827] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:41:18.827] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:41:18.834] <TB0>     INFO: ######################################################################
[15:41:18.834] <TB0>     INFO: PixTestTrim::doTest()
[15:41:18.834] <TB0>     INFO: ######################################################################
[15:41:18.837] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:18.837] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:41:18.837] <TB0>     INFO:    ----------------------------------------------------------------------
[15:41:18.915] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:41:18.915] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:41:18.958] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:18.958] <TB0>     INFO:     run 1 of 1
[15:41:18.958] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:19.301] <TB0>     INFO: Expecting 5025280 events.
[15:42:04.330] <TB0>     INFO: 1390104 events read in total (44314ms).
[15:42:48.754] <TB0>     INFO: 2766696 events read in total (88738ms).
[15:43:33.263] <TB0>     INFO: 4153888 events read in total (133248ms).
[15:44:01.231] <TB0>     INFO: 5025280 events read in total (161215ms).
[15:44:01.273] <TB0>     INFO: Test took 162315ms.
[15:44:01.334] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:01.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:02.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:04.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:05.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:06.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:08.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:09.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:11.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:12.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:13.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:15.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:16.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:17.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:19.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:20.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:21.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:23.318] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302948352
[15:44:23.322] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.959 minThrLimit = 109.952 minThrNLimit = 137.171 -> result = 109.959 -> 109
[15:44:23.322] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3038 minThrLimit = 91.2692 minThrNLimit = 114.503 -> result = 91.3038 -> 91
[15:44:23.324] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.168 minThrLimit = 87.1397 minThrNLimit = 113.653 -> result = 87.168 -> 87
[15:44:23.324] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2226 minThrLimit = 93.1883 minThrNLimit = 111.109 -> result = 93.2226 -> 93
[15:44:23.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2913 minThrLimit = 87.2596 minThrNLimit = 110.401 -> result = 87.2913 -> 87
[15:44:23.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.264 minThrLimit = 102.23 minThrNLimit = 124.166 -> result = 102.264 -> 102
[15:44:23.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.029 minThrLimit = 107.84 minThrNLimit = 138.353 -> result = 108.029 -> 108
[15:44:23.326] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6135 minThrLimit = 91.6088 minThrNLimit = 116.856 -> result = 91.6135 -> 91
[15:44:23.326] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.727 minThrLimit = 85.7227 minThrNLimit = 110.513 -> result = 85.727 -> 85
[15:44:23.327] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9241 minThrLimit = 97.8775 minThrNLimit = 120.725 -> result = 97.9241 -> 97
[15:44:23.327] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.723 minThrLimit = 105.72 minThrNLimit = 132.03 -> result = 105.723 -> 105
[15:44:23.327] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8501 minThrLimit = 84.8272 minThrNLimit = 108.337 -> result = 84.8501 -> 84
[15:44:23.328] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7258 minThrLimit = 91.6785 minThrNLimit = 118.206 -> result = 91.7258 -> 91
[15:44:23.328] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.527 minThrLimit = 105.226 minThrNLimit = 135.384 -> result = 105.527 -> 105
[15:44:23.329] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6874 minThrLimit = 87.6745 minThrNLimit = 110.596 -> result = 87.6874 -> 87
[15:44:23.329] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.536 minThrLimit = 101.533 minThrNLimit = 126.247 -> result = 101.536 -> 101
[15:44:23.329] <TB0>     INFO: ROC 0 VthrComp = 109
[15:44:23.330] <TB0>     INFO: ROC 1 VthrComp = 91
[15:44:23.331] <TB0>     INFO: ROC 2 VthrComp = 87
[15:44:23.331] <TB0>     INFO: ROC 3 VthrComp = 93
[15:44:23.331] <TB0>     INFO: ROC 4 VthrComp = 87
[15:44:23.331] <TB0>     INFO: ROC 5 VthrComp = 102
[15:44:23.331] <TB0>     INFO: ROC 6 VthrComp = 108
[15:44:23.331] <TB0>     INFO: ROC 7 VthrComp = 91
[15:44:23.331] <TB0>     INFO: ROC 8 VthrComp = 85
[15:44:23.331] <TB0>     INFO: ROC 9 VthrComp = 97
[15:44:23.332] <TB0>     INFO: ROC 10 VthrComp = 105
[15:44:23.332] <TB0>     INFO: ROC 11 VthrComp = 84
[15:44:23.332] <TB0>     INFO: ROC 12 VthrComp = 91
[15:44:23.332] <TB0>     INFO: ROC 13 VthrComp = 105
[15:44:23.332] <TB0>     INFO: ROC 14 VthrComp = 87
[15:44:23.332] <TB0>     INFO: ROC 15 VthrComp = 101
[15:44:23.332] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:44:23.332] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:44:23.345] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:23.346] <TB0>     INFO:     run 1 of 1
[15:44:23.346] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:23.688] <TB0>     INFO: Expecting 5025280 events.
[15:45:00.201] <TB0>     INFO: 888560 events read in total (35796ms).
[15:45:36.139] <TB0>     INFO: 1774880 events read in total (71735ms).
[15:46:11.824] <TB0>     INFO: 2659336 events read in total (107419ms).
[15:46:47.156] <TB0>     INFO: 3534680 events read in total (142751ms).
[15:47:22.519] <TB0>     INFO: 4405896 events read in total (178114ms).
[15:47:48.186] <TB0>     INFO: 5025280 events read in total (203781ms).
[15:47:48.255] <TB0>     INFO: Test took 204909ms.
[15:47:48.426] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:48.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:50.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:52.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:53.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:55.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:56.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:58.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:00.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:01.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:03.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:05.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:06.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:08.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:10.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:11.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:13.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:15.142] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280391680
[15:48:15.146] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.3023 for pixel 18/35 mean/min/max = 48.1481/33.9671/62.3291
[15:48:15.146] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.2249 for pixel 17/3 mean/min/max = 45.1386/33.9452/56.3319
[15:48:15.146] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.5679 for pixel 51/13 mean/min/max = 43.5227/32.2647/54.7807
[15:48:15.147] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.6936 for pixel 21/61 mean/min/max = 48.1425/32.5526/63.7324
[15:48:15.147] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0659 for pixel 0/39 mean/min/max = 44.5542/32.0344/57.0739
[15:48:15.148] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.7262 for pixel 17/1 mean/min/max = 46.6807/32.622/60.7394
[15:48:15.148] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.6445 for pixel 8/75 mean/min/max = 45.4598/34.1961/56.7235
[15:48:15.148] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.3029 for pixel 8/1 mean/min/max = 45.3893/33.4507/57.328
[15:48:15.149] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.7241 for pixel 0/2 mean/min/max = 44.8176/32.865/56.7701
[15:48:15.149] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.0426 for pixel 0/8 mean/min/max = 44.9471/32.8138/57.0803
[15:48:15.149] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.0956 for pixel 9/16 mean/min/max = 46.3425/34.4128/58.2723
[15:48:15.150] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.5805 for pixel 47/23 mean/min/max = 45.1941/32.7597/57.6285
[15:48:15.150] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.0779 for pixel 51/1 mean/min/max = 45.3837/33.4526/57.3149
[15:48:15.150] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.1885 for pixel 19/66 mean/min/max = 46.2526/34.2239/58.2813
[15:48:15.151] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.6056 for pixel 24/1 mean/min/max = 44.7432/32.7306/56.7558
[15:48:15.151] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.6252 for pixel 10/79 mean/min/max = 45.0541/32.2529/57.8553
[15:48:15.152] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:15.283] <TB0>     INFO: Expecting 411648 events.
[15:48:22.959] <TB0>     INFO: 411648 events read in total (6961ms).
[15:48:22.965] <TB0>     INFO: Expecting 411648 events.
[15:48:30.640] <TB0>     INFO: 411648 events read in total (7007ms).
[15:48:30.649] <TB0>     INFO: Expecting 411648 events.
[15:48:38.294] <TB0>     INFO: 411648 events read in total (6985ms).
[15:48:38.305] <TB0>     INFO: Expecting 411648 events.
[15:48:46.315] <TB0>     INFO: 411648 events read in total (7348ms).
[15:48:46.329] <TB0>     INFO: Expecting 411648 events.
[15:48:54.093] <TB0>     INFO: 411648 events read in total (7101ms).
[15:48:54.108] <TB0>     INFO: Expecting 411648 events.
[15:49:02.036] <TB0>     INFO: 411648 events read in total (7264ms).
[15:49:02.056] <TB0>     INFO: Expecting 411648 events.
[15:49:09.722] <TB0>     INFO: 411648 events read in total (7008ms).
[15:49:09.746] <TB0>     INFO: Expecting 411648 events.
[15:49:17.479] <TB0>     INFO: 411648 events read in total (7078ms).
[15:49:17.503] <TB0>     INFO: Expecting 411648 events.
[15:49:25.109] <TB0>     INFO: 411648 events read in total (6957ms).
[15:49:25.134] <TB0>     INFO: Expecting 411648 events.
[15:49:32.899] <TB0>     INFO: 411648 events read in total (7116ms).
[15:49:32.928] <TB0>     INFO: Expecting 411648 events.
[15:49:40.928] <TB0>     INFO: 411648 events read in total (7354ms).
[15:49:40.960] <TB0>     INFO: Expecting 411648 events.
[15:49:48.575] <TB0>     INFO: 411648 events read in total (6976ms).
[15:49:48.609] <TB0>     INFO: Expecting 411648 events.
[15:49:56.275] <TB0>     INFO: 411648 events read in total (7029ms).
[15:49:56.311] <TB0>     INFO: Expecting 411648 events.
[15:50:03.948] <TB0>     INFO: 411648 events read in total (7001ms).
[15:50:03.990] <TB0>     INFO: Expecting 411648 events.
[15:50:11.884] <TB0>     INFO: 411648 events read in total (7268ms).
[15:50:11.928] <TB0>     INFO: Expecting 411648 events.
[15:50:19.686] <TB0>     INFO: 411648 events read in total (7130ms).
[15:50:19.731] <TB0>     INFO: Test took 124580ms.
[15:50:20.233] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.19 < 35 for itrim = 118; old thr = 34.5661 ... break
[15:50:20.277] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1473 < 35 for itrim+1 = 110; old thr = 34.872 ... break
[15:50:20.318] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7875 < 35 for itrim = 94; old thr = 33.6526 ... break
[15:50:20.343] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2583 < 35 for itrim = 108; old thr = 34.1855 ... break
[15:50:20.372] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3766 < 35 for itrim = 104; old thr = 33.6975 ... break
[15:50:20.406] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.181 < 35 for itrim = 109; old thr = 34.1782 ... break
[15:50:20.453] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1099 < 35 for itrim+1 = 120; old thr = 34.806 ... break
[15:50:20.495] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6736 < 35 for itrim+1 = 108; old thr = 34.7886 ... break
[15:50:20.528] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.5138 < 35 for itrim = 95; old thr = 33.403 ... break
[15:50:20.569] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1093 < 35 for itrim = 102; old thr = 33.798 ... break
[15:50:20.606] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7662 < 35 for itrim+1 = 110; old thr = 34.5538 ... break
[15:50:20.647] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0289 < 35 for itrim = 101; old thr = 34.1639 ... break
[15:50:20.688] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6694 < 35 for itrim = 99; old thr = 34.2137 ... break
[15:50:20.730] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.635 < 35 for itrim+1 = 123; old thr = 34.3679 ... break
[15:50:20.771] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.072 < 35 for itrim = 100; old thr = 34.3934 ... break
[15:50:20.804] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4193 < 35 for itrim+1 = 104; old thr = 34.9228 ... break
[15:50:20.880] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:50:20.891] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:50:20.891] <TB0>     INFO:     run 1 of 1
[15:50:20.891] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:21.257] <TB0>     INFO: Expecting 5025280 events.
[15:50:57.346] <TB0>     INFO: 870752 events read in total (35374ms).
[15:51:32.878] <TB0>     INFO: 1740464 events read in total (70906ms).
[15:52:08.511] <TB0>     INFO: 2610624 events read in total (106539ms).
[15:52:43.985] <TB0>     INFO: 3470136 events read in total (142013ms).
[15:53:19.010] <TB0>     INFO: 4324784 events read in total (177038ms).
[15:53:47.922] <TB0>     INFO: 5025280 events read in total (205950ms).
[15:53:48.001] <TB0>     INFO: Test took 207110ms.
[15:53:48.186] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:48.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:50.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:51.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:53.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:54.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:56.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:57.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:59.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:54:00.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:54:02.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:54:04.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:54:05.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:07.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:08.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:10.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:12.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:13.825] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264286208
[15:54:13.827] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.239817 .. 50.321622
[15:54:13.906] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[15:54:13.917] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:54:13.917] <TB0>     INFO:     run 1 of 1
[15:54:13.917] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:14.267] <TB0>     INFO: Expecting 1996800 events.
[15:54:54.956] <TB0>     INFO: 1155832 events read in total (39974ms).
[15:55:24.412] <TB0>     INFO: 1996800 events read in total (69430ms).
[15:55:24.437] <TB0>     INFO: Test took 70520ms.
[15:55:24.479] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:24.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:25.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:26.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:27.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:28.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:29.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:30.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:31.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:33.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:34.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:35.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:36.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:37.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:38.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:39.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:40.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:41.500] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240508928
[15:55:41.581] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.812045 .. 44.821233
[15:55:41.655] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:55:41.665] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:55:41.665] <TB0>     INFO:     run 1 of 1
[15:55:41.665] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:42.008] <TB0>     INFO: Expecting 1630720 events.
[15:56:23.795] <TB0>     INFO: 1170856 events read in total (41072ms).
[15:56:40.259] <TB0>     INFO: 1630720 events read in total (57536ms).
[15:56:40.273] <TB0>     INFO: Test took 58608ms.
[15:56:40.307] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:40.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:41.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:42.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:43.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:44.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:45.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:46.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:47.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:48.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:49.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:56:50.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:56:51.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:56:52.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:56:53.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:56:54.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:56:55.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:56:56.634] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296476672
[15:56:56.715] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.277886 .. 41.610100
[15:56:56.793] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:56:56.804] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:56:56.804] <TB0>     INFO:     run 1 of 1
[15:56:56.804] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:56:57.152] <TB0>     INFO: Expecting 1331200 events.
[15:57:38.895] <TB0>     INFO: 1157648 events read in total (41029ms).
[15:57:45.252] <TB0>     INFO: 1331200 events read in total (47386ms).
[15:57:45.269] <TB0>     INFO: Test took 48466ms.
[15:57:45.302] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:45.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:46.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:47.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:48.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:49.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:50.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:51.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:52.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:53.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:54.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:55.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:56.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:57.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:58.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:59.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:58:00.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:01.987] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265138176
[15:58:02.069] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.012074 .. 41.610100
[15:58:02.143] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:58:02.154] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:58:02.154] <TB0>     INFO:     run 1 of 1
[15:58:02.154] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:02.496] <TB0>     INFO: Expecting 1264640 events.
[15:58:43.870] <TB0>     INFO: 1139288 events read in total (40659ms).
[15:58:48.720] <TB0>     INFO: 1264640 events read in total (45509ms).
[15:58:48.732] <TB0>     INFO: Test took 46579ms.
[15:58:48.764] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:48.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:58:49.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:58:50.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:58:51.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:58:52.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:58:54.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:58:55.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:58:56.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:58:57.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:58:58.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:58:59.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:00.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:01.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:02.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:03.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:04.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:05.801] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243531776
[15:59:05.889] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:59:05.889] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:59:05.902] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:59:05.902] <TB0>     INFO:     run 1 of 1
[15:59:05.902] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:06.257] <TB0>     INFO: Expecting 1364480 events.
[15:59:46.421] <TB0>     INFO: 1075136 events read in total (39449ms).
[15:59:57.324] <TB0>     INFO: 1364480 events read in total (50352ms).
[15:59:57.338] <TB0>     INFO: Test took 51436ms.
[15:59:57.372] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:57.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:58.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:59.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:00:00.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:00:01.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:00:02.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:00:03.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:00:04.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:00:05.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:00:06.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:00:07.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:00:08.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:00:09.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:00:09.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:00:10.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:00:11.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:00:12.897] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251949056
[16:00:12.930] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C0.dat
[16:00:12.930] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C1.dat
[16:00:12.930] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C2.dat
[16:00:12.930] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C3.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C4.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C5.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C6.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C7.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C8.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C9.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C10.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C11.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C12.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C13.dat
[16:00:12.931] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C14.dat
[16:00:12.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C15.dat
[16:00:12.932] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C0.dat
[16:00:12.940] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C1.dat
[16:00:12.947] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C2.dat
[16:00:12.954] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C3.dat
[16:00:12.961] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C4.dat
[16:00:12.968] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C5.dat
[16:00:12.976] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C6.dat
[16:00:12.983] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C7.dat
[16:00:12.990] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C8.dat
[16:00:12.997] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C9.dat
[16:00:13.004] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C10.dat
[16:00:13.012] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C11.dat
[16:00:13.019] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C12.dat
[16:00:13.026] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C13.dat
[16:00:13.033] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C14.dat
[16:00:13.040] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//trimParameters35_C15.dat
[16:00:13.047] <TB0>     INFO: PixTestTrim::trimTest() done
[16:00:13.047] <TB0>     INFO: vtrim:     118 110  94 108 104 109 120 108  95 102 110 101  99 123 100 104 
[16:00:13.047] <TB0>     INFO: vthrcomp:  109  91  87  93  87 102 108  91  85  97 105  84  91 105  87 101 
[16:00:13.047] <TB0>     INFO: vcal mean:  34.99  34.98  34.94  34.98  34.95  35.00  35.01  34.99  34.96  34.97  34.99  34.96  34.97  34.98  34.97  34.98 
[16:00:13.047] <TB0>     INFO: vcal RMS:    0.88   0.78   0.74   0.94   0.82   0.87   0.80   0.81   0.79   0.80   0.87   0.97   0.78   0.81   0.79   0.84 
[16:00:13.047] <TB0>     INFO: bits mean:   9.09   9.43   9.91   9.28   9.53   9.27   9.36   9.21   9.50   9.24   9.37   9.59   8.98   9.14   9.75   9.26 
[16:00:13.047] <TB0>     INFO: bits RMS:    2.41   2.59   2.64   2.52   2.79   2.66   2.49   2.68   2.71   2.82   2.38   2.60   2.73   2.55   2.60   2.85 
[16:00:13.059] <TB0>     INFO:    ----------------------------------------------------------------------
[16:00:13.060] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:00:13.060] <TB0>     INFO:    ----------------------------------------------------------------------
[16:00:13.062] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:00:13.062] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:00:13.072] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:00:13.072] <TB0>     INFO:     run 1 of 1
[16:00:13.072] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:00:13.416] <TB0>     INFO: Expecting 4160000 events.
[16:01:00.328] <TB0>     INFO: 1147830 events read in total (46197ms).
[16:01:46.263] <TB0>     INFO: 2282810 events read in total (92132ms).
[16:02:31.428] <TB0>     INFO: 3403600 events read in total (137297ms).
[16:03:02.406] <TB0>     INFO: 4160000 events read in total (168275ms).
[16:03:02.467] <TB0>     INFO: Test took 169394ms.
[16:03:02.599] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:03:02.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:03:04.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:03:06.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:03:08.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:03:10.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:03:12.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:03:14.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:03:16.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:03:18.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:03:19.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:03:21.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:03:23.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:03:25.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:03:27.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:03:29.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:03:31.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:03:33.247] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304275456
[16:03:33.248] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:03:33.324] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:03:33.324] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[16:03:33.335] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:03:33.335] <TB0>     INFO:     run 1 of 1
[16:03:33.335] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:03:33.679] <TB0>     INFO: Expecting 3868800 events.
[16:04:20.551] <TB0>     INFO: 1142625 events read in total (46157ms).
[16:05:07.517] <TB0>     INFO: 2269790 events read in total (93123ms).
[16:05:52.932] <TB0>     INFO: 3384815 events read in total (138538ms).
[16:06:13.034] <TB0>     INFO: 3868800 events read in total (158640ms).
[16:06:13.092] <TB0>     INFO: Test took 159757ms.
[16:06:13.207] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:13.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:15.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:17.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:18.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:20.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:22.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:24.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:26.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:28.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:29.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:31.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:33.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:35.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:37.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:39.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:40.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:42.725] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242495488
[16:06:42.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:06:42.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:06:42.803] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:06:42.814] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:06:42.814] <TB0>     INFO:     run 1 of 1
[16:06:42.814] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:43.158] <TB0>     INFO: Expecting 3536000 events.
[16:07:31.272] <TB0>     INFO: 1197530 events read in total (47399ms).
[16:08:18.046] <TB0>     INFO: 2373820 events read in total (94173ms).
[16:09:04.885] <TB0>     INFO: 3536000 events read in total (141012ms).
[16:09:04.941] <TB0>     INFO: Test took 142128ms.
[16:09:05.043] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:09:05.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:09:06.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:09:08.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:09:10.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:09:12.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:09:13.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:09:15.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:09:17.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:09:19.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:09:20.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:09:22.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:09:24.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:09:25.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:09:27.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:09:29.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:09:31.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:09:32.932] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285487104
[16:09:32.934] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:09:33.008] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:09:33.008] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[16:09:33.019] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:09:33.019] <TB0>     INFO:     run 1 of 1
[16:09:33.019] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:09:33.370] <TB0>     INFO: Expecting 3556800 events.
[16:10:21.456] <TB0>     INFO: 1192985 events read in total (47371ms).
[16:11:08.526] <TB0>     INFO: 2365555 events read in total (94441ms).
[16:11:55.282] <TB0>     INFO: 3530175 events read in total (141197ms).
[16:11:56.710] <TB0>     INFO: 3556800 events read in total (142625ms).
[16:11:56.758] <TB0>     INFO: Test took 143739ms.
[16:11:56.860] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:11:57.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:11:58.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:00.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:02.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:04.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:06.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:07.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:09.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:11.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:13.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:12:15.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:17.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:18.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:20.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:22.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:24.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:26.137] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352952320
[16:12:26.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:12:26.213] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:12:26.213] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:12:26.223] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:12:26.224] <TB0>     INFO:     run 1 of 1
[16:12:26.224] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:26.566] <TB0>     INFO: Expecting 3536000 events.
[16:13:13.860] <TB0>     INFO: 1196565 events read in total (46579ms).
[16:14:00.854] <TB0>     INFO: 2372065 events read in total (93573ms).
[16:14:47.647] <TB0>     INFO: 3536000 events read in total (140367ms).
[16:14:47.708] <TB0>     INFO: Test took 141485ms.
[16:14:47.811] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:47.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:14:49.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:14:51.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:14:53.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:54.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:56.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:58.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:00.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:01.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:03.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:05.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:07.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:08.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:10.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:12.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:13.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:15.688] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296599552
[16:15:15.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 12.3272, thr difference RMS: 1.45737
[16:15:15.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.72923, thr difference RMS: 1.66951
[16:15:15.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.04308, thr difference RMS: 1.27338
[16:15:15.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.9608, thr difference RMS: 1.60113
[16:15:15.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.63405, thr difference RMS: 1.31656
[16:15:15.690] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.876, thr difference RMS: 1.3521
[16:15:15.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.22964, thr difference RMS: 1.39884
[16:15:15.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.41272, thr difference RMS: 1.57919
[16:15:15.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.58649, thr difference RMS: 1.26474
[16:15:15.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.95356, thr difference RMS: 1.70078
[16:15:15.691] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.2072, thr difference RMS: 1.25771
[16:15:15.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.08674, thr difference RMS: 1.2908
[16:15:15.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.58824, thr difference RMS: 1.3986
[16:15:15.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.85243, thr difference RMS: 1.59192
[16:15:15.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.06557, thr difference RMS: 1.41738
[16:15:15.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.62636, thr difference RMS: 1.54854
[16:15:15.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 12.3276, thr difference RMS: 1.39057
[16:15:15.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.65105, thr difference RMS: 1.65328
[16:15:15.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.077, thr difference RMS: 1.27555
[16:15:15.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.0708, thr difference RMS: 1.62735
[16:15:15.693] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.59711, thr difference RMS: 1.29619
[16:15:15.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.7407, thr difference RMS: 1.34429
[16:15:15.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.20622, thr difference RMS: 1.38865
[16:15:15.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.40308, thr difference RMS: 1.55983
[16:15:15.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.58589, thr difference RMS: 1.29076
[16:15:15.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.96242, thr difference RMS: 1.72306
[16:15:15.694] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3715, thr difference RMS: 1.26144
[16:15:15.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.16936, thr difference RMS: 1.28743
[16:15:15.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.65076, thr difference RMS: 1.36475
[16:15:15.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.85887, thr difference RMS: 1.59914
[16:15:15.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.17969, thr difference RMS: 1.36641
[16:15:15.695] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.63791, thr difference RMS: 1.5535
[16:15:15.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 12.2964, thr difference RMS: 1.41842
[16:15:15.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.66977, thr difference RMS: 1.64769
[16:15:15.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.08764, thr difference RMS: 1.25695
[16:15:15.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.2631, thr difference RMS: 1.61872
[16:15:15.696] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.60255, thr difference RMS: 1.29641
[16:15:15.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.8244, thr difference RMS: 1.31984
[16:15:15.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.26878, thr difference RMS: 1.3836
[16:15:15.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.47769, thr difference RMS: 1.53217
[16:15:15.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.73884, thr difference RMS: 1.26012
[16:15:15.697] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.06365, thr difference RMS: 1.70437
[16:15:15.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5167, thr difference RMS: 1.25995
[16:15:15.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.22674, thr difference RMS: 1.27787
[16:15:15.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.74926, thr difference RMS: 1.35526
[16:15:15.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.87121, thr difference RMS: 1.59367
[16:15:15.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.24596, thr difference RMS: 1.38475
[16:15:15.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.60988, thr difference RMS: 1.57576
[16:15:15.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 12.0863, thr difference RMS: 1.41733
[16:15:15.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.79477, thr difference RMS: 1.6662
[16:15:15.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.17601, thr difference RMS: 1.24484
[16:15:15.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.3047, thr difference RMS: 1.60565
[16:15:15.699] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.57136, thr difference RMS: 1.31875
[16:15:15.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.8216, thr difference RMS: 1.31582
[16:15:15.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.35933, thr difference RMS: 1.39289
[16:15:15.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.57883, thr difference RMS: 1.54359
[16:15:15.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.84521, thr difference RMS: 1.24755
[16:15:15.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.13396, thr difference RMS: 1.70534
[16:15:15.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.6033, thr difference RMS: 1.24333
[16:15:15.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.40072, thr difference RMS: 1.24952
[16:15:15.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.94139, thr difference RMS: 1.35621
[16:15:15.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.89778, thr difference RMS: 1.5939
[16:15:15.701] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.35265, thr difference RMS: 1.37042
[16:15:15.702] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.57265, thr difference RMS: 1.55231
[16:15:15.807] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:15:15.810] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2036 seconds
[16:15:15.810] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:15:16.517] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:15:16.517] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:15:16.520] <TB0>     INFO: ######################################################################
[16:15:16.521] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:15:16.521] <TB0>     INFO: ######################################################################
[16:15:16.521] <TB0>     INFO:    ----------------------------------------------------------------------
[16:15:16.521] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:15:16.521] <TB0>     INFO:    ----------------------------------------------------------------------
[16:15:16.521] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:15:16.532] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:15:16.532] <TB0>     INFO:     run 1 of 1
[16:15:16.532] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:16.880] <TB0>     INFO: Expecting 59072000 events.
[16:15:45.517] <TB0>     INFO: 1072800 events read in total (27922ms).
[16:16:13.925] <TB0>     INFO: 2141400 events read in total (56330ms).
[16:16:42.338] <TB0>     INFO: 3210800 events read in total (84743ms).
[16:17:10.792] <TB0>     INFO: 4282600 events read in total (113197ms).
[16:17:39.514] <TB0>     INFO: 5350600 events read in total (141919ms).
[16:18:07.866] <TB0>     INFO: 6419600 events read in total (170271ms).
[16:18:36.223] <TB0>     INFO: 7491400 events read in total (198628ms).
[16:19:04.469] <TB0>     INFO: 8560000 events read in total (226874ms).
[16:19:32.726] <TB0>     INFO: 9629600 events read in total (255131ms).
[16:20:01.077] <TB0>     INFO: 10701200 events read in total (283482ms).
[16:20:29.511] <TB0>     INFO: 11769800 events read in total (311916ms).
[16:20:57.832] <TB0>     INFO: 12839400 events read in total (340237ms).
[16:21:26.293] <TB0>     INFO: 13910400 events read in total (368698ms).
[16:21:54.300] <TB0>     INFO: 14978800 events read in total (396705ms).
[16:22:22.961] <TB0>     INFO: 16048800 events read in total (425366ms).
[16:22:51.657] <TB0>     INFO: 17120000 events read in total (454062ms).
[16:23:20.247] <TB0>     INFO: 18188400 events read in total (482652ms).
[16:23:48.907] <TB0>     INFO: 19259000 events read in total (511312ms).
[16:24:17.498] <TB0>     INFO: 20329200 events read in total (539903ms).
[16:24:45.999] <TB0>     INFO: 21398000 events read in total (568404ms).
[16:25:14.355] <TB0>     INFO: 22469200 events read in total (596760ms).
[16:25:42.647] <TB0>     INFO: 23539000 events read in total (625052ms).
[16:26:11.026] <TB0>     INFO: 24607200 events read in total (653431ms).
[16:26:39.558] <TB0>     INFO: 25678200 events read in total (681963ms).
[16:27:08.183] <TB0>     INFO: 26747800 events read in total (710588ms).
[16:27:36.765] <TB0>     INFO: 27816000 events read in total (739170ms).
[16:28:05.342] <TB0>     INFO: 28886600 events read in total (767747ms).
[16:28:33.937] <TB0>     INFO: 29956800 events read in total (796342ms).
[16:29:02.617] <TB0>     INFO: 31025000 events read in total (825022ms).
[16:29:31.229] <TB0>     INFO: 32095200 events read in total (853634ms).
[16:29:59.688] <TB0>     INFO: 33165800 events read in total (882093ms).
[16:30:27.999] <TB0>     INFO: 34234000 events read in total (910404ms).
[16:30:56.337] <TB0>     INFO: 35303600 events read in total (938742ms).
[16:31:24.745] <TB0>     INFO: 36374800 events read in total (967150ms).
[16:31:53.258] <TB0>     INFO: 37443000 events read in total (995663ms).
[16:32:21.792] <TB0>     INFO: 38512400 events read in total (1024197ms).
[16:32:50.517] <TB0>     INFO: 39583800 events read in total (1052922ms).
[16:33:19.025] <TB0>     INFO: 40652000 events read in total (1081430ms).
[16:33:47.539] <TB0>     INFO: 41721400 events read in total (1109944ms).
[16:34:16.061] <TB0>     INFO: 42792200 events read in total (1138466ms).
[16:34:44.491] <TB0>     INFO: 43860400 events read in total (1166896ms).
[16:35:12.836] <TB0>     INFO: 44929000 events read in total (1195241ms).
[16:35:41.282] <TB0>     INFO: 46000800 events read in total (1223687ms).
[16:36:09.485] <TB0>     INFO: 47068800 events read in total (1251890ms).
[16:36:37.985] <TB0>     INFO: 48137200 events read in total (1280390ms).
[16:37:06.472] <TB0>     INFO: 49208400 events read in total (1308877ms).
[16:37:35.114] <TB0>     INFO: 50277400 events read in total (1337519ms).
[16:38:03.708] <TB0>     INFO: 51345600 events read in total (1366113ms).
[16:38:32.386] <TB0>     INFO: 52416200 events read in total (1394791ms).
[16:39:01.229] <TB0>     INFO: 53486000 events read in total (1423634ms).
[16:39:29.756] <TB0>     INFO: 54554000 events read in total (1452161ms).
[16:39:57.000] <TB0>     INFO: 55622800 events read in total (1480405ms).
[16:40:26.164] <TB0>     INFO: 56693800 events read in total (1508569ms).
[16:40:54.344] <TB0>     INFO: 57761600 events read in total (1536749ms).
[16:41:22.569] <TB0>     INFO: 58830400 events read in total (1564974ms).
[16:41:29.191] <TB0>     INFO: 59072000 events read in total (1571596ms).
[16:41:29.212] <TB0>     INFO: Test took 1572681ms.
[16:41:29.271] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:29.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:41:29.401] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:30.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:41:30.596] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:31.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:41:31.761] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:32.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:41:32.926] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:34.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:41:34.102] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:35.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:41:35.287] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:36.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:41:36.464] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:37.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:41:37.636] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:38.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:41:38.822] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:39.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:41:39.996] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:41.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:41:41.144] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:42.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:41:42.318] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:43.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:41:43.488] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:44.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:41:44.653] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:45.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:41:45.855] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:47.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:41:47.044] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:41:48.199] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501846016
[16:41:48.229] <TB0>     INFO: PixTestScurves::scurves() done 
[16:41:48.229] <TB0>     INFO: Vcal mean:  35.08  35.09  35.02  35.14  35.05  35.11  35.08  35.09  35.05  35.09  35.12  35.07  35.08  35.01  35.05  35.20 
[16:41:48.229] <TB0>     INFO: Vcal RMS:    0.78   0.66   0.63   0.82   0.70   0.75   0.67   0.68   0.67   0.66   0.72   0.86   0.64   0.68   0.67   0.70 
[16:41:48.229] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:41:48.306] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:41:48.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:41:48.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:41:48.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:41:48.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:41:48.306] <TB0>     INFO: ######################################################################
[16:41:48.306] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:41:48.306] <TB0>     INFO: ######################################################################
[16:41:48.311] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:48.659] <TB0>     INFO: Expecting 41600 events.
[16:41:52.710] <TB0>     INFO: 41600 events read in total (3334ms).
[16:41:52.711] <TB0>     INFO: Test took 4400ms.
[16:41:52.719] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:52.719] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:41:52.719] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:41:52.724] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 17, 57] has eff 0/10
[16:41:52.724] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 17, 57]
[16:41:52.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:41:52.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:41:52.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:41:52.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:41:53.066] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:41:53.412] <TB0>     INFO: Expecting 41600 events.
[16:41:57.548] <TB0>     INFO: 41600 events read in total (3421ms).
[16:41:57.549] <TB0>     INFO: Test took 4482ms.
[16:41:57.557] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:57.557] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:41:57.557] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.41
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.38
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 167
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.429
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.315
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.121
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.543
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[16:41:57.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.11
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.351
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.226
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 179
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.162
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.514
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.301
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.185
[16:41:57.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.339
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.66
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.185
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:41:57.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:41:57.655] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:41:57.997] <TB0>     INFO: Expecting 41600 events.
[16:42:02.140] <TB0>     INFO: 41600 events read in total (3428ms).
[16:42:02.141] <TB0>     INFO: Test took 4486ms.
[16:42:02.149] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:02.149] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:42:02.149] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:42:02.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 3
[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2701
[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.4448
[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 58
[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0914
[16:42:02.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,66] phvalue 77
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.4923
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 54
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2859
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1063
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 78
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.992
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 65
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.339
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2201
[16:42:02.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 83
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1448
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 66
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9255
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 61
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8531
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,25] phvalue 72
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9394
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 69
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4667
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 62
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8903
[16:42:02.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,14] phvalue 89
[16:42:02.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9986
[16:42:02.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 73
[16:42:02.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:42:02.566] <TB0>     INFO: Expecting 2560 events.
[16:42:03.525] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:03.525] <TB0>     INFO: Test took 1366ms.
[16:42:03.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:03.526] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 1 1
[16:42:04.033] <TB0>     INFO: Expecting 2560 events.
[16:42:04.990] <TB0>     INFO: 2560 events read in total (242ms).
[16:42:04.991] <TB0>     INFO: Test took 1465ms.
[16:42:04.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:04.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 66, 2 2
[16:42:05.498] <TB0>     INFO: Expecting 2560 events.
[16:42:06.456] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:06.457] <TB0>     INFO: Test took 1466ms.
[16:42:06.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:06.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[16:42:06.964] <TB0>     INFO: Expecting 2560 events.
[16:42:07.922] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:07.922] <TB0>     INFO: Test took 1464ms.
[16:42:07.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:07.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[16:42:08.429] <TB0>     INFO: Expecting 2560 events.
[16:42:09.387] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:09.388] <TB0>     INFO: Test took 1466ms.
[16:42:09.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:09.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 5 5
[16:42:09.896] <TB0>     INFO: Expecting 2560 events.
[16:42:10.853] <TB0>     INFO: 2560 events read in total (242ms).
[16:42:10.853] <TB0>     INFO: Test took 1465ms.
[16:42:10.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:10.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 6 6
[16:42:11.361] <TB0>     INFO: Expecting 2560 events.
[16:42:12.319] <TB0>     INFO: 2560 events read in total (242ms).
[16:42:12.319] <TB0>     INFO: Test took 1465ms.
[16:42:12.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:12.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[16:42:12.827] <TB0>     INFO: Expecting 2560 events.
[16:42:13.791] <TB0>     INFO: 2560 events read in total (249ms).
[16:42:13.791] <TB0>     INFO: Test took 1471ms.
[16:42:13.792] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:13.792] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 8 8
[16:42:14.300] <TB0>     INFO: Expecting 2560 events.
[16:42:15.259] <TB0>     INFO: 2560 events read in total (244ms).
[16:42:15.259] <TB0>     INFO: Test took 1467ms.
[16:42:15.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:15.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 9 9
[16:42:15.767] <TB0>     INFO: Expecting 2560 events.
[16:42:16.724] <TB0>     INFO: 2560 events read in total (242ms).
[16:42:16.725] <TB0>     INFO: Test took 1465ms.
[16:42:16.725] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:16.725] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 10 10
[16:42:17.233] <TB0>     INFO: Expecting 2560 events.
[16:42:18.191] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:18.191] <TB0>     INFO: Test took 1466ms.
[16:42:18.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:18.192] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 25, 11 11
[16:42:18.699] <TB0>     INFO: Expecting 2560 events.
[16:42:19.656] <TB0>     INFO: 2560 events read in total (242ms).
[16:42:19.656] <TB0>     INFO: Test took 1464ms.
[16:42:19.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:19.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 12 12
[16:42:20.165] <TB0>     INFO: Expecting 2560 events.
[16:42:21.121] <TB0>     INFO: 2560 events read in total (241ms).
[16:42:21.121] <TB0>     INFO: Test took 1464ms.
[16:42:21.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:21.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[16:42:21.629] <TB0>     INFO: Expecting 2560 events.
[16:42:22.587] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:22.587] <TB0>     INFO: Test took 1465ms.
[16:42:22.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:22.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 14, 14 14
[16:42:23.095] <TB0>     INFO: Expecting 2560 events.
[16:42:24.051] <TB0>     INFO: 2560 events read in total (241ms).
[16:42:24.052] <TB0>     INFO: Test took 1465ms.
[16:42:24.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:24.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 15 15
[16:42:24.559] <TB0>     INFO: Expecting 2560 events.
[16:42:25.517] <TB0>     INFO: 2560 events read in total (243ms).
[16:42:25.517] <TB0>     INFO: Test took 1465ms.
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:42:25.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[16:42:25.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:42:25.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:42:25.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:42:25.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:42:25.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:42:25.520] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:26.026] <TB0>     INFO: Expecting 655360 events.
[16:42:37.812] <TB0>     INFO: 655360 events read in total (11071ms).
[16:42:37.823] <TB0>     INFO: Expecting 655360 events.
[16:42:49.446] <TB0>     INFO: 655360 events read in total (11061ms).
[16:42:49.461] <TB0>     INFO: Expecting 655360 events.
[16:43:01.091] <TB0>     INFO: 655360 events read in total (11069ms).
[16:43:01.110] <TB0>     INFO: Expecting 655360 events.
[16:43:12.712] <TB0>     INFO: 655360 events read in total (11045ms).
[16:43:12.735] <TB0>     INFO: Expecting 655360 events.
[16:43:24.360] <TB0>     INFO: 655360 events read in total (11074ms).
[16:43:24.388] <TB0>     INFO: Expecting 655360 events.
[16:43:35.969] <TB0>     INFO: 655360 events read in total (11031ms).
[16:43:36.001] <TB0>     INFO: Expecting 655360 events.
[16:43:47.613] <TB0>     INFO: 655360 events read in total (11065ms).
[16:43:47.651] <TB0>     INFO: Expecting 655360 events.
[16:43:59.308] <TB0>     INFO: 655360 events read in total (11120ms).
[16:43:59.350] <TB0>     INFO: Expecting 655360 events.
[16:44:10.994] <TB0>     INFO: 655360 events read in total (11110ms).
[16:44:11.040] <TB0>     INFO: Expecting 655360 events.
[16:44:22.695] <TB0>     INFO: 655360 events read in total (11128ms).
[16:44:22.744] <TB0>     INFO: Expecting 655360 events.
[16:44:34.396] <TB0>     INFO: 655360 events read in total (11126ms).
[16:44:34.457] <TB0>     INFO: Expecting 655360 events.
[16:44:46.099] <TB0>     INFO: 655360 events read in total (11115ms).
[16:44:46.165] <TB0>     INFO: Expecting 655360 events.
[16:44:57.876] <TB0>     INFO: 655360 events read in total (11185ms).
[16:44:57.937] <TB0>     INFO: Expecting 655360 events.
[16:45:09.530] <TB0>     INFO: 655360 events read in total (11066ms).
[16:45:09.603] <TB0>     INFO: Expecting 655360 events.
[16:45:21.196] <TB0>     INFO: 655360 events read in total (11066ms).
[16:45:21.274] <TB0>     INFO: Expecting 655360 events.
[16:45:32.909] <TB0>     INFO: 655360 events read in total (11108ms).
[16:45:32.984] <TB0>     INFO: Test took 187464ms.
[16:45:33.079] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:45:33.385] <TB0>     INFO: Expecting 655360 events.
[16:45:45.171] <TB0>     INFO: 655360 events read in total (11071ms).
[16:45:45.181] <TB0>     INFO: Expecting 655360 events.
[16:45:56.767] <TB0>     INFO: 655360 events read in total (11016ms).
[16:45:56.784] <TB0>     INFO: Expecting 655360 events.
[16:46:08.340] <TB0>     INFO: 655360 events read in total (10990ms).
[16:46:08.361] <TB0>     INFO: Expecting 655360 events.
[16:46:19.887] <TB0>     INFO: 655360 events read in total (10965ms).
[16:46:19.910] <TB0>     INFO: Expecting 655360 events.
[16:46:31.518] <TB0>     INFO: 655360 events read in total (11047ms).
[16:46:31.546] <TB0>     INFO: Expecting 655360 events.
[16:46:43.214] <TB0>     INFO: 655360 events read in total (11116ms).
[16:46:43.245] <TB0>     INFO: Expecting 655360 events.
[16:46:54.825] <TB0>     INFO: 655360 events read in total (11041ms).
[16:46:54.861] <TB0>     INFO: Expecting 655360 events.
[16:47:06.384] <TB0>     INFO: 655360 events read in total (10974ms).
[16:47:06.427] <TB0>     INFO: Expecting 655360 events.
[16:47:17.967] <TB0>     INFO: 655360 events read in total (11008ms).
[16:47:18.011] <TB0>     INFO: Expecting 655360 events.
[16:47:29.682] <TB0>     INFO: 655360 events read in total (11134ms).
[16:47:29.730] <TB0>     INFO: Expecting 655360 events.
[16:47:41.337] <TB0>     INFO: 655360 events read in total (11072ms).
[16:47:41.398] <TB0>     INFO: Expecting 655360 events.
[16:47:53.020] <TB0>     INFO: 655360 events read in total (11095ms).
[16:47:53.085] <TB0>     INFO: Expecting 655360 events.
[16:48:04.740] <TB0>     INFO: 655360 events read in total (11129ms).
[16:48:04.800] <TB0>     INFO: Expecting 655360 events.
[16:48:16.423] <TB0>     INFO: 655360 events read in total (11096ms).
[16:48:16.492] <TB0>     INFO: Expecting 655360 events.
[16:48:28.138] <TB0>     INFO: 655360 events read in total (11118ms).
[16:48:28.207] <TB0>     INFO: Expecting 655360 events.
[16:48:39.695] <TB0>     INFO: 655360 events read in total (10961ms).
[16:48:39.772] <TB0>     INFO: Test took 186693ms.
[16:48:39.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:48:39.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:48:39.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:48:39.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.956] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:48:39.956] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.956] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:48:39.956] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:48:39.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:48:39.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:48:39.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:48:39.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:48:39.958] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.959] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:48:39.959] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.959] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:48:39.959] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.960] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:48:39.960] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.960] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:48:39.960] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.961] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:48:39.961] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:48:39.961] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:48:39.961] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:39.970] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:39.977] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:39.985] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:39.993] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:39.000] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.007] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.015] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.022] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.030] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.037] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.045] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:48:40.052] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.060] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:48:40.068] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:48:40.075] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.082] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:48:40.089] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:48:40.097] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.104] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.111] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:48:40.119] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C0.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C1.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C2.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C3.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C4.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C5.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C6.dat
[16:48:40.154] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C7.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C8.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C9.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C10.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C11.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C12.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C13.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C14.dat
[16:48:40.155] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//dacParameters35_C15.dat
[16:48:40.502] <TB0>     INFO: Expecting 41600 events.
[16:48:44.340] <TB0>     INFO: 41600 events read in total (3123ms).
[16:48:44.341] <TB0>     INFO: Test took 4182ms.
[16:48:44.982] <TB0>     INFO: Expecting 41600 events.
[16:48:48.808] <TB0>     INFO: 41600 events read in total (3111ms).
[16:48:48.808] <TB0>     INFO: Test took 4168ms.
[16:48:49.473] <TB0>     INFO: Expecting 41600 events.
[16:48:53.300] <TB0>     INFO: 41600 events read in total (3112ms).
[16:48:53.300] <TB0>     INFO: Test took 4181ms.
[16:48:53.612] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:53.744] <TB0>     INFO: Expecting 2560 events.
[16:48:54.704] <TB0>     INFO: 2560 events read in total (245ms).
[16:48:54.704] <TB0>     INFO: Test took 1092ms.
[16:48:54.706] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:55.215] <TB0>     INFO: Expecting 2560 events.
[16:48:56.173] <TB0>     INFO: 2560 events read in total (244ms).
[16:48:56.174] <TB0>     INFO: Test took 1468ms.
[16:48:56.175] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:56.682] <TB0>     INFO: Expecting 2560 events.
[16:48:57.641] <TB0>     INFO: 2560 events read in total (245ms).
[16:48:57.642] <TB0>     INFO: Test took 1467ms.
[16:48:57.644] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:58.149] <TB0>     INFO: Expecting 2560 events.
[16:48:59.109] <TB0>     INFO: 2560 events read in total (245ms).
[16:48:59.110] <TB0>     INFO: Test took 1466ms.
[16:48:59.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:59.618] <TB0>     INFO: Expecting 2560 events.
[16:49:00.577] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:00.577] <TB0>     INFO: Test took 1465ms.
[16:49:00.579] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:01.086] <TB0>     INFO: Expecting 2560 events.
[16:49:02.045] <TB0>     INFO: 2560 events read in total (245ms).
[16:49:02.046] <TB0>     INFO: Test took 1467ms.
[16:49:02.047] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:02.555] <TB0>     INFO: Expecting 2560 events.
[16:49:03.512] <TB0>     INFO: 2560 events read in total (242ms).
[16:49:03.513] <TB0>     INFO: Test took 1466ms.
[16:49:03.515] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:04.022] <TB0>     INFO: Expecting 2560 events.
[16:49:04.980] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:04.980] <TB0>     INFO: Test took 1466ms.
[16:49:04.984] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:05.489] <TB0>     INFO: Expecting 2560 events.
[16:49:06.447] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:06.447] <TB0>     INFO: Test took 1463ms.
[16:49:06.449] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:06.956] <TB0>     INFO: Expecting 2560 events.
[16:49:07.915] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:07.915] <TB0>     INFO: Test took 1466ms.
[16:49:07.917] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:08.424] <TB0>     INFO: Expecting 2560 events.
[16:49:09.384] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:09.385] <TB0>     INFO: Test took 1468ms.
[16:49:09.386] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:09.893] <TB0>     INFO: Expecting 2560 events.
[16:49:10.851] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:10.851] <TB0>     INFO: Test took 1465ms.
[16:49:10.853] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:11.360] <TB0>     INFO: Expecting 2560 events.
[16:49:12.316] <TB0>     INFO: 2560 events read in total (241ms).
[16:49:12.317] <TB0>     INFO: Test took 1464ms.
[16:49:12.319] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:12.826] <TB0>     INFO: Expecting 2560 events.
[16:49:13.784] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:13.784] <TB0>     INFO: Test took 1465ms.
[16:49:13.788] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:14.293] <TB0>     INFO: Expecting 2560 events.
[16:49:15.251] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:15.251] <TB0>     INFO: Test took 1463ms.
[16:49:15.253] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:15.760] <TB0>     INFO: Expecting 2560 events.
[16:49:16.716] <TB0>     INFO: 2560 events read in total (242ms).
[16:49:16.716] <TB0>     INFO: Test took 1463ms.
[16:49:16.718] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:17.225] <TB0>     INFO: Expecting 2560 events.
[16:49:18.184] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:18.184] <TB0>     INFO: Test took 1466ms.
[16:49:18.186] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:18.693] <TB0>     INFO: Expecting 2560 events.
[16:49:19.652] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:19.653] <TB0>     INFO: Test took 1467ms.
[16:49:19.656] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:20.161] <TB0>     INFO: Expecting 2560 events.
[16:49:21.120] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:21.121] <TB0>     INFO: Test took 1466ms.
[16:49:21.122] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:21.629] <TB0>     INFO: Expecting 2560 events.
[16:49:22.589] <TB0>     INFO: 2560 events read in total (245ms).
[16:49:22.589] <TB0>     INFO: Test took 1467ms.
[16:49:22.591] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:23.098] <TB0>     INFO: Expecting 2560 events.
[16:49:24.058] <TB0>     INFO: 2560 events read in total (245ms).
[16:49:24.058] <TB0>     INFO: Test took 1467ms.
[16:49:24.060] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:24.567] <TB0>     INFO: Expecting 2560 events.
[16:49:25.525] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:25.526] <TB0>     INFO: Test took 1466ms.
[16:49:25.528] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:26.037] <TB0>     INFO: Expecting 2560 events.
[16:49:26.997] <TB0>     INFO: 2560 events read in total (245ms).
[16:49:26.997] <TB0>     INFO: Test took 1469ms.
[16:49:26.000] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:27.506] <TB0>     INFO: Expecting 2560 events.
[16:49:28.466] <TB0>     INFO: 2560 events read in total (245ms).
[16:49:28.467] <TB0>     INFO: Test took 1468ms.
[16:49:28.469] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:28.975] <TB0>     INFO: Expecting 2560 events.
[16:49:29.934] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:29.934] <TB0>     INFO: Test took 1465ms.
[16:49:29.936] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:30.443] <TB0>     INFO: Expecting 2560 events.
[16:49:31.403] <TB0>     INFO: 2560 events read in total (246ms).
[16:49:31.403] <TB0>     INFO: Test took 1467ms.
[16:49:31.406] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:31.912] <TB0>     INFO: Expecting 2560 events.
[16:49:32.870] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:32.870] <TB0>     INFO: Test took 1464ms.
[16:49:32.872] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:33.379] <TB0>     INFO: Expecting 2560 events.
[16:49:34.337] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:34.337] <TB0>     INFO: Test took 1465ms.
[16:49:34.340] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:34.846] <TB0>     INFO: Expecting 2560 events.
[16:49:35.808] <TB0>     INFO: 2560 events read in total (247ms).
[16:49:35.809] <TB0>     INFO: Test took 1469ms.
[16:49:35.810] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:36.317] <TB0>     INFO: Expecting 2560 events.
[16:49:37.273] <TB0>     INFO: 2560 events read in total (242ms).
[16:49:37.273] <TB0>     INFO: Test took 1463ms.
[16:49:37.275] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:37.783] <TB0>     INFO: Expecting 2560 events.
[16:49:38.741] <TB0>     INFO: 2560 events read in total (243ms).
[16:49:38.742] <TB0>     INFO: Test took 1467ms.
[16:49:38.744] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:39.250] <TB0>     INFO: Expecting 2560 events.
[16:49:40.209] <TB0>     INFO: 2560 events read in total (244ms).
[16:49:40.209] <TB0>     INFO: Test took 1465ms.
[16:49:41.227] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:49:41.227] <TB0>     INFO: PH scale (per ROC):    75  80  82  67  78  65  77  80  82  81  80  78  81  79  77  73
[16:49:41.227] <TB0>     INFO: PH offset (per ROC):  190 187 170 197 176 176 181 173 163 176 184 176 176 183 163 176
[16:49:41.403] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:49:41.406] <TB0>     INFO: ######################################################################
[16:49:41.406] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:49:41.406] <TB0>     INFO: ######################################################################
[16:49:41.406] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:49:41.419] <TB0>     INFO: scanning low vcal = 10
[16:49:41.762] <TB0>     INFO: Expecting 41600 events.
[16:49:45.476] <TB0>     INFO: 41600 events read in total (2999ms).
[16:49:45.476] <TB0>     INFO: Test took 4057ms.
[16:49:45.478] <TB0>     INFO: scanning low vcal = 20
[16:49:45.985] <TB0>     INFO: Expecting 41600 events.
[16:49:49.703] <TB0>     INFO: 41600 events read in total (3003ms).
[16:49:49.703] <TB0>     INFO: Test took 4225ms.
[16:49:49.705] <TB0>     INFO: scanning low vcal = 30
[16:49:50.212] <TB0>     INFO: Expecting 41600 events.
[16:49:53.944] <TB0>     INFO: 41600 events read in total (3018ms).
[16:49:53.945] <TB0>     INFO: Test took 4240ms.
[16:49:53.947] <TB0>     INFO: scanning low vcal = 40
[16:49:54.448] <TB0>     INFO: Expecting 41600 events.
[16:49:58.685] <TB0>     INFO: 41600 events read in total (3522ms).
[16:49:58.686] <TB0>     INFO: Test took 4739ms.
[16:49:58.689] <TB0>     INFO: scanning low vcal = 50
[16:49:59.111] <TB0>     INFO: Expecting 41600 events.
[16:50:03.356] <TB0>     INFO: 41600 events read in total (3530ms).
[16:50:03.357] <TB0>     INFO: Test took 4668ms.
[16:50:03.360] <TB0>     INFO: scanning low vcal = 60
[16:50:03.783] <TB0>     INFO: Expecting 41600 events.
[16:50:08.038] <TB0>     INFO: 41600 events read in total (3540ms).
[16:50:08.039] <TB0>     INFO: Test took 4678ms.
[16:50:08.044] <TB0>     INFO: scanning low vcal = 70
[16:50:08.462] <TB0>     INFO: Expecting 41600 events.
[16:50:12.687] <TB0>     INFO: 41600 events read in total (3509ms).
[16:50:12.687] <TB0>     INFO: Test took 4643ms.
[16:50:12.692] <TB0>     INFO: scanning low vcal = 80
[16:50:13.116] <TB0>     INFO: Expecting 41600 events.
[16:50:17.337] <TB0>     INFO: 41600 events read in total (3507ms).
[16:50:17.337] <TB0>     INFO: Test took 4645ms.
[16:50:17.342] <TB0>     INFO: scanning low vcal = 90
[16:50:17.766] <TB0>     INFO: Expecting 41600 events.
[16:50:22.005] <TB0>     INFO: 41600 events read in total (3523ms).
[16:50:22.006] <TB0>     INFO: Test took 4663ms.
[16:50:22.014] <TB0>     INFO: scanning low vcal = 100
[16:50:22.434] <TB0>     INFO: Expecting 41600 events.
[16:50:26.781] <TB0>     INFO: 41600 events read in total (3632ms).
[16:50:26.782] <TB0>     INFO: Test took 4768ms.
[16:50:26.785] <TB0>     INFO: scanning low vcal = 110
[16:50:27.208] <TB0>     INFO: Expecting 41600 events.
[16:50:31.443] <TB0>     INFO: 41600 events read in total (3520ms).
[16:50:31.443] <TB0>     INFO: Test took 4658ms.
[16:50:31.447] <TB0>     INFO: scanning low vcal = 120
[16:50:31.872] <TB0>     INFO: Expecting 41600 events.
[16:50:36.081] <TB0>     INFO: 41600 events read in total (3494ms).
[16:50:36.082] <TB0>     INFO: Test took 4634ms.
[16:50:36.086] <TB0>     INFO: scanning low vcal = 130
[16:50:36.511] <TB0>     INFO: Expecting 41600 events.
[16:50:40.739] <TB0>     INFO: 41600 events read in total (3513ms).
[16:50:40.740] <TB0>     INFO: Test took 4654ms.
[16:50:40.743] <TB0>     INFO: scanning low vcal = 140
[16:50:41.170] <TB0>     INFO: Expecting 41600 events.
[16:50:45.423] <TB0>     INFO: 41600 events read in total (3538ms).
[16:50:45.424] <TB0>     INFO: Test took 4681ms.
[16:50:45.428] <TB0>     INFO: scanning low vcal = 150
[16:50:45.846] <TB0>     INFO: Expecting 41600 events.
[16:50:50.097] <TB0>     INFO: 41600 events read in total (3537ms).
[16:50:50.097] <TB0>     INFO: Test took 4669ms.
[16:50:50.101] <TB0>     INFO: scanning low vcal = 160
[16:50:50.520] <TB0>     INFO: Expecting 41600 events.
[16:50:54.776] <TB0>     INFO: 41600 events read in total (3542ms).
[16:50:54.777] <TB0>     INFO: Test took 4676ms.
[16:50:54.781] <TB0>     INFO: scanning low vcal = 170
[16:50:55.204] <TB0>     INFO: Expecting 41600 events.
[16:50:59.490] <TB0>     INFO: 41600 events read in total (3571ms).
[16:50:59.491] <TB0>     INFO: Test took 4710ms.
[16:50:59.496] <TB0>     INFO: scanning low vcal = 180
[16:50:59.915] <TB0>     INFO: Expecting 41600 events.
[16:51:04.180] <TB0>     INFO: 41600 events read in total (3550ms).
[16:51:04.181] <TB0>     INFO: Test took 4685ms.
[16:51:04.184] <TB0>     INFO: scanning low vcal = 190
[16:51:04.609] <TB0>     INFO: Expecting 41600 events.
[16:51:08.857] <TB0>     INFO: 41600 events read in total (3533ms).
[16:51:08.858] <TB0>     INFO: Test took 4674ms.
[16:51:08.861] <TB0>     INFO: scanning low vcal = 200
[16:51:09.281] <TB0>     INFO: Expecting 41600 events.
[16:51:13.537] <TB0>     INFO: 41600 events read in total (3541ms).
[16:51:13.537] <TB0>     INFO: Test took 4676ms.
[16:51:13.540] <TB0>     INFO: scanning low vcal = 210
[16:51:13.966] <TB0>     INFO: Expecting 41600 events.
[16:51:18.226] <TB0>     INFO: 41600 events read in total (3545ms).
[16:51:18.226] <TB0>     INFO: Test took 4686ms.
[16:51:18.231] <TB0>     INFO: scanning low vcal = 220
[16:51:18.654] <TB0>     INFO: Expecting 41600 events.
[16:51:22.901] <TB0>     INFO: 41600 events read in total (3533ms).
[16:51:22.901] <TB0>     INFO: Test took 4670ms.
[16:51:22.904] <TB0>     INFO: scanning low vcal = 230
[16:51:23.328] <TB0>     INFO: Expecting 41600 events.
[16:51:27.591] <TB0>     INFO: 41600 events read in total (3549ms).
[16:51:27.592] <TB0>     INFO: Test took 4688ms.
[16:51:27.595] <TB0>     INFO: scanning low vcal = 240
[16:51:28.014] <TB0>     INFO: Expecting 41600 events.
[16:51:32.275] <TB0>     INFO: 41600 events read in total (3546ms).
[16:51:32.276] <TB0>     INFO: Test took 4681ms.
[16:51:32.279] <TB0>     INFO: scanning low vcal = 250
[16:51:32.699] <TB0>     INFO: Expecting 41600 events.
[16:51:36.946] <TB0>     INFO: 41600 events read in total (3532ms).
[16:51:36.947] <TB0>     INFO: Test took 4668ms.
[16:51:36.950] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:51:37.372] <TB0>     INFO: Expecting 41600 events.
[16:51:41.614] <TB0>     INFO: 41600 events read in total (3528ms).
[16:51:41.615] <TB0>     INFO: Test took 4665ms.
[16:51:41.618] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:51:42.037] <TB0>     INFO: Expecting 41600 events.
[16:51:46.277] <TB0>     INFO: 41600 events read in total (3525ms).
[16:51:46.278] <TB0>     INFO: Test took 4660ms.
[16:51:46.281] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:51:46.703] <TB0>     INFO: Expecting 41600 events.
[16:51:50.948] <TB0>     INFO: 41600 events read in total (3530ms).
[16:51:50.949] <TB0>     INFO: Test took 4668ms.
[16:51:50.952] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:51:51.377] <TB0>     INFO: Expecting 41600 events.
[16:51:55.648] <TB0>     INFO: 41600 events read in total (3556ms).
[16:51:55.649] <TB0>     INFO: Test took 4697ms.
[16:51:55.652] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:51:56.070] <TB0>     INFO: Expecting 41600 events.
[16:52:00.340] <TB0>     INFO: 41600 events read in total (3555ms).
[16:52:00.341] <TB0>     INFO: Test took 4689ms.
[16:52:00.891] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:52:00.895] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:52:00.895] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:52:00.895] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:52:00.895] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:52:00.896] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:52:00.896] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:52:00.896] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:52:00.896] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:52:00.896] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:52:00.897] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:52:00.897] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:52:00.897] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:52:00.897] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:52:00.898] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:52:00.898] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:52:00.898] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:52:39.670] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:52:39.670] <TB0>     INFO: non-linearity mean:  0.969 0.959 0.956 0.960 0.957 0.960 0.959 0.959 0.958 0.964 0.961 0.965 0.963 0.964 0.959 0.959
[16:52:39.670] <TB0>     INFO: non-linearity RMS:   0.004 0.007 0.006 0.008 0.006 0.007 0.005 0.005 0.006 0.007 0.005 0.005 0.005 0.005 0.006 0.006
[16:52:39.671] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:52:39.696] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:52:39.721] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:52:39.746] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:52:39.770] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:52:39.811] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:52:39.835] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:52:39.859] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:52:39.882] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:52:39.906] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:52:39.929] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:52:39.952] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:52:39.975] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:52:39.998] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:52:40.021] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:52:40.044] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-H-NX_FPIXTest-17C-Nebraska-160523-1455_2016-05-23_14h57m_1464033420//001_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:52:40.067] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:52:40.067] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:52:40.074] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:52:40.074] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:52:40.077] <TB0>     INFO: ######################################################################
[16:52:40.077] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:52:40.077] <TB0>     INFO: ######################################################################
[16:52:40.079] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:52:40.091] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:52:40.091] <TB0>     INFO:     run 1 of 1
[16:52:40.091] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:40.433] <TB0>     INFO: Expecting 3120000 events.
[16:53:30.566] <TB0>     INFO: 1267010 events read in total (49419ms).
[16:54:20.228] <TB0>     INFO: 2529870 events read in total (99081ms).
[16:54:43.430] <TB0>     INFO: 3120000 events read in total (122284ms).
[16:54:43.476] <TB0>     INFO: Test took 123386ms.
[16:54:43.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:43.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:45.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:46.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:48.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:49.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:51.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:53.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:54.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:56.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:57.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:59.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:00.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:02.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:03.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:05.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:55:07.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:55:08.614] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400556032
[16:55:08.647] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:55:08.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1048, RMS = 2.46185
[16:55:08.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:55:08.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:55:08.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0312, RMS = 2.22973
[16:55:08.648] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:55:08.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:55:08.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8751, RMS = 1.48442
[16:55:08.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:55:08.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:55:08.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8369, RMS = 1.48761
[16:55:08.649] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:55:08.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:55:08.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8735, RMS = 1.07304
[16:55:08.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:55:08.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:55:08.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2083, RMS = 1.14105
[16:55:08.650] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:55:08.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:55:08.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3647, RMS = 2.34582
[16:55:08.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:55:08.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:55:08.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.582, RMS = 2.66586
[16:55:08.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:55:08.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:55:08.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3634, RMS = 1.86265
[16:55:08.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:55:08.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:55:08.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6853, RMS = 2.05107
[16:55:08.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:55:08.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:55:08.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.376, RMS = 1.74499
[16:55:08.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:55:08.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:55:08.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9444, RMS = 2.026
[16:55:08.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:55:08.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:55:08.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.7814, RMS = 1.68957
[16:55:08.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[16:55:08.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:55:08.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.8653, RMS = 1.84297
[16:55:08.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[16:55:08.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:55:08.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2188, RMS = 1.76814
[16:55:08.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:55:08.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:55:08.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7739, RMS = 2.62188
[16:55:08.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:55:08.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:55:08.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9312, RMS = 1.25663
[16:55:08.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:55:08.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:55:08.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2051, RMS = 1.67109
[16:55:08.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:55:08.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:55:08.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5197, RMS = 1.3916
[16:55:08.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:55:08.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:55:08.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0798, RMS = 1.41308
[16:55:08.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:55:08.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:55:08.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6352, RMS = 1.63912
[16:55:08.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:55:08.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:55:08.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6362, RMS = 1.83238
[16:55:08.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:55:08.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:55:08.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.9871, RMS = 2.30727
[16:55:08.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:55:08.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:55:08.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.733, RMS = 2.33413
[16:55:08.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:55:08.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:55:08.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0794, RMS = 1.43494
[16:55:08.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:55:08.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:55:08.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1225, RMS = 1.81098
[16:55:08.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:55:08.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:55:08.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.706, RMS = 2.13431
[16:55:08.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:55:08.665] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:55:08.665] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5802, RMS = 2.07613
[16:55:08.665] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:55:08.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:55:08.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8136, RMS = 1.15872
[16:55:08.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:55:08.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:55:08.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2247, RMS = 1.38707
[16:55:08.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:55:08.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:55:08.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7599, RMS = 1.64048
[16:55:08.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:55:08.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:55:08.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4916, RMS = 1.60913
[16:55:08.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:55:08.670] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[16:55:08.670] <TB0>     INFO: number of dead bumps (per ROC):     0    2    1    0    0    5    0    0    0    0    2    2    0    0    0    0
[16:55:08.670] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:55:08.765] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:55:08.765] <TB0>     INFO: enter test to run
[16:55:08.765] <TB0>     INFO:   test:  no parameter change
[16:55:08.766] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[16:55:08.766] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[16:55:08.766] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[16:55:08.766] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:55:09.277] <TB0>    QUIET: Connection to board 133 closed.
[16:55:09.278] <TB0>     INFO: pXar: this is the end, my friend
[16:55:09.278] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
