# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dds_test.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \
"../../../../dds_test.gen/sources_1/ip/dds_compiler_0/demo_tb/tb_dds_compiler_0.vhd" \
"../../../../dds_test.srcs/sources_1/imports/TLV5637/tlv5637.vhd" \
"../../../../dds_test.srcs/sim_1/imports/demo_tb/tb_dds_compiler_0.vhd" \

# Do not sort compile order
nosort
