0.7
2020.2
May 22 2024
19:03:11
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1739737158,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v,,clk_wiz_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1739737158,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1739742729,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fifo_generator_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,1739742206,verilog,,,,testbench_top_level,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v,1739742934,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,,simple_io,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
