
*** Running vivado
    with args -log flapga_mario.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source flapga_mario.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source flapga_mario.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 425.129 ; gain = 123.102
Command: synth_design -top flapga_mario -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 948.250 ; gain = 233.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'flapga_mario' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:1]
	Parameter LAYERS bound to: 3 - type: integer 
	Parameter GAME_BEGIN_DELAY bound to: 500000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_normal' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/clock_div.v:28]
	Parameter MAX_COUNT bound to: 99999999 - type: integer 
WARNING: [Synth 8-5788] Register clock_reg in module clock_normal is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/clock_div.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock_normal' (1#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/clock_div.v:28]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_sync.v:2]
	Parameter DISPLAY_H bound to: 640 - type: integer 
	Parameter DISPLAY_V bound to: 480 - type: integer 
	Parameter BORDER_LEFT bound to: 48 - type: integer 
	Parameter BORDER_RIGHT bound to: 16 - type: integer 
	Parameter BORDER_TOP bound to: 10 - type: integer 
	Parameter BORDER_BOTTOM bound to: 33 - type: integer 
	Parameter RETRACE_H bound to: 96 - type: integer 
	Parameter RETRACE_V bound to: 2 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter H_RETRACE_START bound to: 656 - type: integer 
	Parameter H_RETRACE_END bound to: 751 - type: integer 
	Parameter V_RETRACE_START bound to: 513 - type: integer 
	Parameter V_RETRACE_END bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (2#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_sync.v:2]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/clock_div.v:2]
	Parameter MAX_COUNT bound to: 49999 - type: integer 
WARNING: [Synth 8-5788] Register s_reg in module clock_div is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/clock_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (3#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/clock_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'seg_mux' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/seg_mux.v:23]
INFO: [Synth 8-226] default block is never used [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/seg_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'bcd_7seg_anode' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/bcd_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_7seg_anode' (4#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/bcd_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_mux' (5#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/seg_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'audio_output' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:91]
	Parameter NOTES bound to: 80 - type: integer 
	Parameter BASS bound to: 9'b010100101 
	Parameter PLAY_DELAY bound to: 99999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wave_generator' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'wave_generator' (7#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:3]
WARNING: [Synth 8-3848] Net music_data3[165] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[166] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[167] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[168] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[169] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[170] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[171] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[172] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[173] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[174] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[175] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[176] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[177] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[178] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[179] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
WARNING: [Synth 8-3848] Net music_data3[180] in module/entity audio_output does not have driver. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:102]
INFO: [Synth 8-6155] done synthesizing module 'audio_output' (8#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:91]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:6]
	Parameter RAM_WIDTH bound to: 9 - type: integer 
	Parameter RAM_DEPTH bound to: 1208 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: splash.bin - type: string 
INFO: [Synth 8-3876] $readmem data file 'splash.bin' is read successfully [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ram' (9#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (11) of module 'ram' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:54]
WARNING: [Synth 8-689] width (16) of port connection 'doutb' does not match port width (9) of module 'ram' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:59]
INFO: [Synth 8-6157] synthesizing module 'ram__parameterized0' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:6]
	Parameter RAM_WIDTH bound to: 9 - type: integer 
	Parameter RAM_DEPTH bound to: 1208 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ram__parameterized0' (9#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'ram__parameterized0' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (11) of module 'ram__parameterized0' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:68]
WARNING: [Synth 8-689] width (39) of port connection 'dina' does not match port width (9) of module 'ram__parameterized0' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'doutb' does not match port width (9) of module 'ram__parameterized0' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:73]
INFO: [Synth 8-6157] synthesizing module 'ram__parameterized1' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:6]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 8 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ram__parameterized1' (9#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/ram.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (3) of module 'ram__parameterized1' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:77]
WARNING: [Synth 8-689] width (39) of port connection 'dina' does not match port width (32) of module 'ram__parameterized1' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:79]
INFO: [Synth 8-6157] synthesizing module 'cloud_bg' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/cloud_bg.hex.v:2]
	Parameter ROM_WIDTH bound to: 12 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/cloud_bg.hex.v:7]
INFO: [Synth 8-3876] $readmem data file 'cloud_bg.hex' is read successfully [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/cloud_bg.hex.v:16]
INFO: [Synth 8-6155] done synthesizing module 'cloud_bg' (10#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/cloud_bg.hex.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'x' does not match port width (8) of module 'cloud_bg' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (8) of module 'cloud_bg' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:85]
INFO: [Synth 8-6157] synthesizing module 'background_engine' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/background_engine.v:3]
	Parameter TILE_WIDTH bound to: 16 - type: integer 
	Parameter TILE_HEIGHT bound to: 16 - type: integer 
	Parameter TILE_COLS bound to: 40 - type: integer 
	Parameter TILE_ROWS bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bg_rom' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/bg_rom.hex.v:2]
	Parameter ROM_WIDTH bound to: 12 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/bg_rom.hex.v:7]
INFO: [Synth 8-3876] $readmem data file 'bg_rom.hex' is read successfully [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/bg_rom.hex.v:16]
INFO: [Synth 8-6155] done synthesizing module 'bg_rom' (11#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/bg_rom.hex.v:2]
INFO: [Synth 8-6155] done synthesizing module 'background_engine' (12#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/background_engine.v:3]
INFO: [Synth 8-6157] synthesizing module 'object_engine' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:3]
	Parameter OAM_WIDTH bound to: 32 - type: integer 
	Parameter OAM_DEPTH bound to: 8 - type: integer 
	Parameter TILE_WIDTH bound to: 32 - type: integer 
	Parameter TILE_HEIGHT bound to: 32 - type: integer 
	Parameter OAM_CACHE_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mario_rom' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.hex.v:2]
	Parameter ROM_WIDTH bound to: 12 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.hex.v:7]
INFO: [Synth 8-3876] $readmem data file 'mario.hex' is read successfully [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.hex.v:16]
INFO: [Synth 8-6155] done synthesizing module 'mario_rom' (13#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.hex.v:2]
WARNING: [Synth 8-689] width (7) of port connection 'x' does not match port width (6) of module 'mario_rom' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:35]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (6) of module 'mario_rom' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:35]
INFO: [Synth 8-6155] done synthesizing module 'object_engine' (14#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:3]
INFO: [Synth 8-6157] synthesizing module 'game_engine' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/game_engine.v:2]
	Parameter TILE_WIDTH bound to: 16 - type: integer 
	Parameter TILE_HEIGHT bound to: 16 - type: integer 
	Parameter TILE_COLS bound to: 40 - type: integer 
	Parameter TILE_ROWS bound to: 30 - type: integer 
	Parameter MAX_SCROLL_DELAY bound to: 1000000 - type: integer 
	Parameter MIN_SCROLL_DELAY bound to: 200000 - type: integer 
	Parameter COIN_ANIMATE_DELAY bound to: 15000000 - type: integer 
	Parameter COIN_SCORE bound to: 10 - type: integer 
	Parameter SPEED_UP_STEP bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mario' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.v:2]
	Parameter TIME_START_Y bound to: 100000 - type: integer 
	Parameter TIME_STEP_Y bound to: 10000 - type: integer 
	Parameter TIME_MAX_Y bound to: 800000 - type: integer 
	Parameter TIME_TERM_Y bound to: 250000 - type: integer 
	Parameter jump_down bound to: 3'b000 
	Parameter jump_up bound to: 3'b100 
	Parameter MIN_Y bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.v:80]
WARNING: [Synth 8-6014] Unused sequential element extra_up_reg_reg was removed.  [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mario' (15#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'clk' does not match port width (1) of module 'mario' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/game_engine.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (3) of module 'mario' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/game_engine.v:50]
INFO: [Synth 8-6157] synthesizing module 'vga_num' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_num.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_num.v:39]
INFO: [Synth 8-6155] done synthesizing module 'vga_num' (16#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_num.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_over_text' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/game_over_text.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_over_text' (17#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/game_over_text.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_engine' (18#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/game_engine.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'obj_ram_addr' does not match port width (8) of module 'game_engine' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:88]
WARNING: [Synth 8-689] width (39) of port connection 'obj_ram_data' does not match port width (32) of module 'game_engine' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:88]
WARNING: [Synth 8-689] width (39) of port connection 'bg_ram_data' does not match port width (32) of module 'game_engine' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:88]
INFO: [Synth 8-6155] done synthesizing module 'flapga_mario' (19#1) [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/flapga_mario.v:1]
WARNING: [Synth 8-3917] design flapga_mario has port dp driven by constant 1
WARNING: [Synth 8-3331] design mario has unconnected port down
WARNING: [Synth 8-3331] design mario has unconnected port left
WARNING: [Synth 8-3331] design mario has unconnected port right
WARNING: [Synth 8-3331] design game_engine has unconnected port video_on
WARNING: [Synth 8-3331] design game_engine has unconnected port f_tick
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[15]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[14]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[13]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[12]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[11]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[10]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[9]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[15]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[14]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[13]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[12]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[11]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[10]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[9]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[8]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[7]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[6]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[5]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[4]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[3]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[2]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[1]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.051 ; gain = 348.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.051 ; gain = 348.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.051 ; gain = 348.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1063.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_cons.xdc]
Finished Parsing XDC File [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/vga_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/flapga_mario_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/flapga_mario_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1174.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1174.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.492 ; gain = 459.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1174.492 ; gain = 459.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1174.492 ; gain = 459.898
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register note_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-7031] Trying to map ROM "rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/mario.v:80]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_y_reg' in module 'mario'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               jump_down |                                0 |                              000
                 jump_up |                                1 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_y_reg' using encoding 'sequential' in module 'mario'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1174.492 ; gain = 459.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 9     
	   3 Input     12 Bit       Adders := 18    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 3     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 18    
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 30    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	              10K Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	 181 Input     32 Bit        Muxes := 1     
	  82 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 55    
	   3 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 41    
	   2 Input      6 Bit        Muxes := 15    
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 126   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flapga_mario 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clock_normal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module seg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module wave_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module audio_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	 181 Input     32 Bit        Muxes := 1     
	  82 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module cloud_bg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module bg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module background_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
Module mario_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
Module object_engine 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 16    
	   3 Input      7 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 10    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 22    
Module mario 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module vga_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module game_over_text 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 3     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 26    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 51    
	   3 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 84    
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'note_counter_reg_rep' and it is trimmed from '16' to '7' bits. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/audio_unit.v:453]
WARNING: [Synth 8-6040] Register note_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-4471] merging register 'oam_cache_reg[0][31:0]' into 'oam_cache_reg[0][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[0][31:0]' into 'oam_cache_reg[0][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[1][31:0]' into 'oam_cache_reg[1][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[1][31:0]' into 'oam_cache_reg[1][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[2][31:0]' into 'oam_cache_reg[2][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[2][31:0]' into 'oam_cache_reg[2][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[3][31:0]' into 'oam_cache_reg[3][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[3][31:0]' into 'oam_cache_reg[3][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[4][31:0]' into 'oam_cache_reg[4][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[4][31:0]' into 'oam_cache_reg[4][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[5][31:0]' into 'oam_cache_reg[5][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[5][31:0]' into 'oam_cache_reg[5][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[6][31:0]' into 'oam_cache_reg[6][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[6][31:0]' into 'oam_cache_reg[6][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[7][31:0]' into 'oam_cache_reg[7][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
INFO: [Synth 8-4471] merging register 'oam_cache_reg[7][31:0]' into 'oam_cache_reg[7][31:0]' [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'rom_y_reg' and it is trimmed from '7' to '6' bits. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'rom_x_reg' and it is trimmed from '7' to '6' bits. [D:/flapga-mario_test/flapga-mario_test.srcs/sources_1/new/object_engine.v:35]
DSP Report: Generating DSP bam_addr_reg[3], operation Mode is: C+A*(B:0x28).
DSP Report: register bam_addr_reg[3] is absorbed into DSP bam_addr_reg[3].
DSP Report: operator p_3_out is absorbed into DSP bam_addr_reg[3].
DSP Report: operator p_2_in is absorbed into DSP bam_addr_reg[3].
DSP Report: Generating DSP bam_addr_reg[1], operation Mode is: C+A*(B:0x28).
DSP Report: register bam_addr_reg[1] is absorbed into DSP bam_addr_reg[1].
DSP Report: operator p_1_out is absorbed into DSP bam_addr_reg[1].
DSP Report: operator p_0_in is absorbed into DSP bam_addr_reg[1].
WARNING: [Synth 8-3917] design flapga_mario has port dp driven by constant 1
WARNING: [Synth 8-3331] design mario has unconnected port down
WARNING: [Synth 8-3331] design mario has unconnected port left
WARNING: [Synth 8-3331] design mario has unconnected port right
WARNING: [Synth 8-3331] design game_engine has unconnected port video_on
WARNING: [Synth 8-3331] design game_engine has unconnected port f_tick
WARNING: [Synth 8-3331] design game_engine has unconnected port x[9]
WARNING: [Synth 8-3331] design game_engine has unconnected port x[8]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[15]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[14]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[13]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[12]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[11]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[10]
WARNING: [Synth 8-3331] design background_engine has unconnected port ram_data[9]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[15]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[14]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[13]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[12]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[11]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[10]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[9]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[8]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[7]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[6]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[5]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[4]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[3]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[2]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[1]
WARNING: [Synth 8-3331] design flapga_mario has unconnected port sw[0]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM splash_ram/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bg_ram/BRAM_reg to conserve power
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__6' (FDE) to 'obj_eng/oam_cache_reg[7][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__6' (FDE) to 'obj_eng/oam_cache_reg[7][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__6' (FDE) to 'obj_eng/oam_cache_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__6' (FDE) to 'obj_eng/oam_cache_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__6' (FDE) to 'obj_eng/oam_cache_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__6' (FDE) to 'obj_eng/oam_cache_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[7][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__6'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__5' (FDE) to 'obj_eng/oam_cache_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__5' (FDE) to 'obj_eng/oam_cache_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__5' (FDE) to 'obj_eng/oam_cache_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__5' (FDE) to 'obj_eng/oam_cache_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__5' (FDE) to 'obj_eng/oam_cache_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__5' (FDE) to 'obj_eng/oam_cache_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[6][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__5'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__4' (FDE) to 'obj_eng/oam_cache_reg[5][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__4' (FDE) to 'obj_eng/oam_cache_reg[5][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__4' (FDE) to 'obj_eng/oam_cache_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__4' (FDE) to 'obj_eng/oam_cache_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__4' (FDE) to 'obj_eng/oam_cache_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__4' (FDE) to 'obj_eng/oam_cache_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[5][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__4'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__3' (FDE) to 'obj_eng/oam_cache_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__3' (FDE) to 'obj_eng/oam_cache_reg[4][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__3' (FDE) to 'obj_eng/oam_cache_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__3' (FDE) to 'obj_eng/oam_cache_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__3' (FDE) to 'obj_eng/oam_cache_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__3' (FDE) to 'obj_eng/oam_cache_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[4][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__3'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__2' (FDE) to 'obj_eng/oam_cache_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__2' (FDE) to 'obj_eng/oam_cache_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__2' (FDE) to 'obj_eng/oam_cache_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__2' (FDE) to 'obj_eng/oam_cache_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__2' (FDE) to 'obj_eng/oam_cache_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__2' (FDE) to 'obj_eng/oam_cache_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[3][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__2'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__1' (FDE) to 'obj_eng/oam_cache_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__1' (FDE) to 'obj_eng/oam_cache_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__1' (FDE) to 'obj_eng/oam_cache_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__1' (FDE) to 'obj_eng/oam_cache_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__1' (FDE) to 'obj_eng/oam_cache_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__1' (FDE) to 'obj_eng/oam_cache_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[2][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__1'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]__0' (FDE) to 'obj_eng/oam_cache_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]__0' (FDE) to 'obj_eng/oam_cache_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]__0' (FDE) to 'obj_eng/oam_cache_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]__0' (FDE) to 'obj_eng/oam_cache_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]__0' (FDE) to 'obj_eng/oam_cache_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]__0' (FDE) to 'obj_eng/oam_cache_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[1][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]__0'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111107]' (FDE) to 'obj_eng/oam_cache_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111108]' (FDE) to 'obj_eng/oam_cache_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111109]' (FDE) to 'obj_eng/oam_cache_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111110]' (FDE) to 'obj_eng/oam_cache_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111111]' (FDE) to 'obj_eng/oam_cache_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'obj_eng/rom_y0[-1111111106]' (FDE) to 'obj_eng/oam_cache_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'obj_eng/oam_cache_reg[0][3]' (FDE) to 'obj_eng/rom_y1[-1111111111]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_data_col_reg[2]' (FDE) to 'game_eng/bam_data_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\pipe_data_props_reg[0] )
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[6]' (FDRE) to 'game_eng/coin_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[7]' (FDRE) to 'game_eng/coin_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[8]' (FDRE) to 'game_eng/coin_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[9]' (FDRE) to 'game_eng/coin_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[10]' (FDRE) to 'game_eng/coin_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[11]' (FDRE) to 'game_eng/coin_y_reg[12]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[12]' (FDRE) to 'game_eng/coin_y_reg[13]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[13]' (FDRE) to 'game_eng/coin_y_reg[14]'
INFO: [Synth 8-3886] merging instance 'game_eng/coin_y_reg[14]' (FDRE) to 'game_eng/coin_y_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\coin_y_reg[15] )
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][4]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][4]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][4]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][5]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][5]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][5]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][6]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][6]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][6]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][7]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][7]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][7]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][8]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][8]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][8]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][9]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][9]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][9]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][10]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][10]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][10]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][11]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][11]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][11]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][12]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][12]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][12]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][13]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][13]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][13]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][14]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[1][14]' (FDE) to 'game_eng/pipe_gap_end_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[0][14]' (FDE) to 'game_eng/pipe_gap_end_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'game_eng/pipe_up_end_reg[2][15]' (FDE) to 'game_eng/pipe_gap_end_reg[2][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\pipe_gap_end_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\pipe_gap_end_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\pipe_gap_end_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio/\note_data_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\bam_data_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\bam_data_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\bam_data_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (game_eng/\bam_addr_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (game_eng/\bam_addr_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (game_eng/\bam_data_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio/\note_data2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clock_normal/\clock_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clock_normal/\clock_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:43 . Memory (MB): peak = 1275.055 ; gain = 560.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+-------------+---------------+----------------+
|Module Name    | RTL Object  | Depth x Width | Implemented As | 
+---------------+-------------+---------------+----------------+
|wave_generator | p_0_out     | 64x8          | LUT            | 
|audio_output   | music_data2 | 128x24        | LUT            | 
|audio_output   | music_data2 | 128x24        | LUT            | 
|audio_output   | p_0_out     | 64x8          | LUT            | 
|audio_output   | p_0_out     | 64x8          | LUT            | 
|audio_output   | p_0_out     | 64x8          | LUT            | 
+---------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:         | BRAM_reg        | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|flapga_mario | bg_ram/BRAM_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------+--------------+-----------+----------------------+-------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives  | 
+-------------+--------------+-----------+----------------------+-------------+
|flapga_mario | oam/BRAM_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+-------------+--------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|game_engine | C+A*(B:0x28) | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|game_engine | C+A*(B:0x28) | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:21 . Memory (MB): peak = 1276.883 ; gain = 562.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:03:29 . Memory (MB): peak = 1318.453 ; gain = 603.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:         | BRAM_reg        | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|flapga_mario | bg_ram/BRAM_reg | 2 K x 9(READ_FIRST)    | W |   | 2 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------+--------------+-----------+----------------------+-------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives  | 
+-------------+--------------+-----------+----------------------+-------------+
|flapga_mario | oam/BRAM_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+-------------+--------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:28 ; elapsed = 00:03:41 . Memory (MB): peak = 1404.516 ; gain = 689.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net video_on is driving 64 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:45 ; elapsed = 00:03:59 . Memory (MB): peak = 1409.094 ; gain = 694.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:45 ; elapsed = 00:03:59 . Memory (MB): peak = 1409.094 ; gain = 694.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:04:01 . Memory (MB): peak = 1409.094 ; gain = 694.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:47 ; elapsed = 00:04:01 . Memory (MB): peak = 1409.094 ; gain = 694.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:04:01 . Memory (MB): peak = 1409.121 ; gain = 694.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:48 ; elapsed = 00:04:01 . Memory (MB): peak = 1409.121 ; gain = 694.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   399|
|3     |DSP48E1     |     2|
|4     |LUT1        |   198|
|5     |LUT2        |   610|
|6     |LUT3        |   299|
|7     |LUT4        |   501|
|8     |LUT5        |   433|
|9     |LUT6        |   747|
|10    |MUXF7       |    14|
|11    |RAM32M      |     6|
|12    |RAMB18E1_3  |     1|
|13    |RAMB18E1_4  |     1|
|14    |RAMB18E1_5  |     1|
|15    |RAMB36E1    |     1|
|16    |RAMB36E1_10 |     1|
|17    |RAMB36E1_12 |     1|
|18    |RAMB36E1_14 |     1|
|19    |RAMB36E1_16 |     1|
|20    |RAMB36E1_18 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     1|
|23    |RAMB36E1_22 |     1|
|24    |RAMB36E1_4  |     1|
|25    |RAMB36E1_55 |     1|
|26    |RAMB36E1_56 |     1|
|27    |RAMB36E1_57 |     1|
|28    |RAMB36E1_58 |     1|
|29    |RAMB36E1_59 |     1|
|30    |RAMB36E1_6  |     1|
|31    |RAMB36E1_60 |     1|
|32    |RAMB36E1_61 |     1|
|33    |RAMB36E1_62 |     1|
|34    |RAMB36E1_63 |     1|
|35    |RAMB36E1_64 |     1|
|36    |RAMB36E1_65 |     1|
|37    |RAMB36E1_66 |     1|
|38    |RAMB36E1_67 |     1|
|39    |RAMB36E1_68 |     1|
|40    |RAMB36E1_69 |     1|
|41    |RAMB36E1_70 |     1|
|42    |RAMB36E1_71 |     1|
|43    |RAMB36E1_72 |     1|
|44    |RAMB36E1_73 |     1|
|45    |RAMB36E1_8  |     1|
|46    |FDRE        |  1122|
|47    |FDSE        |    26|
|48    |IBUF        |     3|
|49    |OBUF        |    27|
+------+------------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |  4423|
|2     |  audio         |audio_output        |   750|
|3     |    ch0         |wave_generator      |    65|
|4     |    ch1         |wave_generator_0    |    85|
|5     |    ch2         |wave_generator_1    |    70|
|6     |  bg_engine     |background_engine   |    22|
|7     |    bg_rom      |bg_rom              |    22|
|8     |  bg_ram        |ram__parameterized0 |     8|
|9     |  clock_normal  |clock_normal        |   127|
|10    |  cloud_bg      |cloud_bg            |    35|
|11    |  display       |display             |    58|
|12    |    clock_div   |clock_div           |    58|
|13    |  game_eng      |game_engine         |  1982|
|14    |    mario       |mario               |   336|
|15    |    text        |game_over_text      |    25|
|16    |    vga_num     |vga_num             |   120|
|17    |  oam           |ram__parameterized1 |    54|
|18    |  obj_eng       |object_engine       |   617|
|19    |    mario_rom   |mario_rom           |     7|
|20    |  splash_ram    |ram                 |     6|
|21    |  vga_sync_unit |vga_sync            |   472|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:48 ; elapsed = 00:04:01 . Memory (MB): peak = 1409.121 ; gain = 694.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:03:54 . Memory (MB): peak = 1409.121 ; gain = 583.086
Synthesis Optimization Complete : Time (s): cpu = 00:03:48 ; elapsed = 00:04:02 . Memory (MB): peak = 1409.121 ; gain = 694.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1420.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1420.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:04:22 . Memory (MB): peak = 1420.809 ; gain = 995.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1420.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/flapga-mario_test/flapga-mario_test.runs/synth_1/flapga_mario.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file flapga_mario_utilization_synth.rpt -pb flapga_mario_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 17 19:06:26 2022...
