$date
	Sun Oct 23 00:45:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187046
b1010 &
b1010 %
1$
b1010 !
1"
#187047
0"
#187050
b101 &
b101 %
#187054
b10000 &
b10000 %
#187058
b1000 &
b1000 %
#187062
b100 &
b100 %
#187066
b10 &
b10 %
#187070
b1 &
1#
b1 %
#187074
b0 &
b0 %
0#
0$
#1176759
b11101 !
1"
#1176762
b11101 &
b11101 %
1$
#1176763
0"
#1176766
b1011000 &
b1011000 %
#1176770
b101100 &
b101100 %
#1176774
b10110 &
b10110 %
#1176778
b1011 &
b1011 %
#1176782
b100010 &
b100010 %
#1176786
b10001 &
b10001 %
#1176790
b110100 &
b110100 %
#1176794
b11010 &
b11010 %
#1176798
b1101 &
b1101 %
#1176802
b101000 &
b101000 %
#1176806
b10100 &
b10100 %
#1176810
b1010 &
b1010 %
#1176814
b101 &
b101 %
#1176818
b10000 &
b10000 %
#1176822
b1000 &
b1000 %
#1176826
b100 &
b100 %
#1176830
b10 &
b10 %
#1176834
b1 &
b1 %
1#
#1176838
b0 &
0#
b0 %
0$
#2231142
b1010 &
b1010 %
1$
b1010 !
1"
#2231143
0"
#2231146
b101 &
b101 %
#2231150
b10000 &
b10000 %
#2231154
b1000 &
b1000 %
#2231158
b100 &
b100 %
#2231162
b10 &
b10 %
#2231166
b1 &
1#
b1 %
#2231170
b0 &
b0 %
0#
0$
#4500012
