/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [29:0] _06_;
  wire [29:0] _07_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_18z ? celloutsig_0_31z[0] : celloutsig_0_31z[3]);
  assign celloutsig_0_67z = !(celloutsig_0_56z ? celloutsig_0_9z : celloutsig_0_41z);
  assign celloutsig_0_7z = !(celloutsig_0_6z[2] ? _01_ : in_data[68]);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_10z = !(celloutsig_0_3z[1] ? celloutsig_0_8z : celloutsig_0_1z);
  assign celloutsig_0_13z = !(celloutsig_0_1z ? celloutsig_0_8z : _02_);
  assign celloutsig_0_14z = !(celloutsig_0_12z ? celloutsig_0_12z : celloutsig_0_2z);
  assign celloutsig_0_16z = !(celloutsig_0_1z ? celloutsig_0_7z : in_data[9]);
  assign celloutsig_0_18z = !(celloutsig_0_7z ? celloutsig_0_8z : celloutsig_0_16z);
  assign celloutsig_0_19z = !(celloutsig_0_1z ? celloutsig_0_6z[1] : celloutsig_0_13z);
  assign celloutsig_0_25z = !(celloutsig_0_10z ? celloutsig_0_19z : celloutsig_0_17z);
  assign celloutsig_0_26z = !(celloutsig_0_15z[1] ? celloutsig_0_17z : celloutsig_0_3z[6]);
  assign celloutsig_0_27z = !(_03_ ? celloutsig_0_26z : celloutsig_0_13z);
  assign celloutsig_0_41z = ~(celloutsig_0_15z[0] | celloutsig_0_25z);
  assign celloutsig_0_47z = ~(celloutsig_0_27z | celloutsig_0_31z[4]);
  assign celloutsig_1_3z = ~(in_data[152] | in_data[159]);
  assign celloutsig_0_20z = ~(celloutsig_0_8z | celloutsig_0_10z);
  assign celloutsig_0_39z = ~((celloutsig_0_29z[1] | celloutsig_0_16z) & celloutsig_0_24z[8]);
  assign celloutsig_0_43z = ~((celloutsig_0_12z | celloutsig_0_21z) & celloutsig_0_6z[3]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_1_18z = ~((in_data[174] | celloutsig_1_7z) & celloutsig_1_2z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_13z[8] | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_0_12z = ~((_04_ | celloutsig_0_7z) & celloutsig_0_11z);
  assign celloutsig_0_38z = ~(celloutsig_0_35z[8] ^ in_data[41]);
  assign celloutsig_0_42z = ~(celloutsig_0_4z ^ celloutsig_0_35z[9]);
  assign celloutsig_0_52z = ~(celloutsig_0_19z ^ celloutsig_0_41z);
  assign celloutsig_0_58z = ~(celloutsig_0_52z ^ celloutsig_0_21z);
  assign celloutsig_0_59z = ~(celloutsig_0_54z ^ celloutsig_0_39z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[0] ^ in_data[113]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z ^ celloutsig_1_0z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_8z ^ _05_);
  assign celloutsig_0_2z = ~(in_data[60] ^ in_data[63]);
  reg [5:0] _40_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _40_ <= 6'h00;
    else _40_ <= in_data[11:6];
  assign { _04_, _06_[7:4], _05_ } = _40_;
  reg [29:0] _41_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _41_ <= 30'h00000000;
    else _41_ <= { in_data[78:72], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, _04_, _06_[7:4], _05_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _07_[29:21], _02_, _07_[19:18], _01_, _07_[16:11], _00_, _07_[9:6], _03_, _07_[4:0] } = _41_;
  assign celloutsig_0_30z = { _07_[23:21], _02_, _07_[19:18], _01_, _07_[16:12], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_8z } >= { celloutsig_0_23z[13:2], celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_29z };
  assign celloutsig_0_36z = { _04_, _06_[7:5], celloutsig_0_2z } >= { celloutsig_0_24z[8:5], celloutsig_0_30z };
  assign celloutsig_0_54z = { celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_43z, celloutsig_0_11z } >= { _07_[8:6], _03_, _07_[4:3] };
  assign celloutsig_0_56z = { celloutsig_0_55z[2:0], celloutsig_0_31z, celloutsig_0_16z } >= { celloutsig_0_48z[10:7], celloutsig_0_34z, celloutsig_0_33z };
  assign celloutsig_0_9z = { in_data[68:65], celloutsig_0_8z } >= in_data[5:1];
  assign celloutsig_0_11z = in_data[24] & ~(_06_[4]);
  assign celloutsig_0_1z = _06_[6] & ~(in_data[60]);
  assign celloutsig_0_17z = celloutsig_0_15z[2] & ~(celloutsig_0_12z);
  assign celloutsig_0_31z = - { in_data[39], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_33z = - celloutsig_0_6z;
  assign celloutsig_0_3z = - { _06_[6:4], _05_, _04_, _06_[7:4], _05_, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_40z = - celloutsig_0_28z[4:0];
  assign celloutsig_0_48z = - { celloutsig_0_29z[2:1], celloutsig_0_42z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_2z, celloutsig_0_39z, celloutsig_0_1z };
  assign celloutsig_0_55z = - { _07_[23:21], _02_ };
  assign celloutsig_0_70z = - { celloutsig_0_40z[3:0], celloutsig_0_41z, celloutsig_0_58z };
  assign celloutsig_0_6z = - { celloutsig_0_3z[9:7], celloutsig_0_4z };
  assign celloutsig_1_13z = - { in_data[173:164], celloutsig_1_6z };
  assign celloutsig_0_24z = - { celloutsig_0_3z[10:9], celloutsig_0_7z, _04_, _06_[7:4], _05_, celloutsig_0_9z };
  assign celloutsig_0_28z = - { in_data[13:3], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_2z };
  assign celloutsig_1_0z = ~ in_data[104:102];
  assign celloutsig_1_2z = ~ in_data[109:107];
  assign celloutsig_0_15z = ~ { celloutsig_0_3z[4:3], celloutsig_0_2z };
  assign celloutsig_0_23z = ~ { celloutsig_0_3z[10:3], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_29z = ~ celloutsig_0_24z[3:1];
  assign { celloutsig_0_35z[6], celloutsig_0_35z[7], celloutsig_0_35z[5:3], celloutsig_0_35z[8], celloutsig_0_35z[2], celloutsig_0_35z[0], celloutsig_0_35z[10:9] } = ~ { celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_2z, _06_[7:6] };
  assign { out_data[40], out_data[35], out_data[32], out_data[33], out_data[41], out_data[39:36], out_data[43], out_data[34] } = ~ { celloutsig_0_67z, celloutsig_0_59z, celloutsig_0_58z, celloutsig_0_47z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_4z };
  assign { _06_[29:8], _06_[3:0] } = { in_data[78:72], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, _04_, _05_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _07_[20], _07_[17], _07_[10], _07_[5] } = { _02_, _01_, _00_, _03_ };
  assign celloutsig_0_35z[1] = celloutsig_0_35z[8];
  assign { out_data[128], out_data[96], out_data[42], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[43], celloutsig_0_70z };
endmodule
