//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<44>;
	.reg .b32 	%r<106>;
	.reg .f32 	%f<49>;
	.reg .b64 	%rd<39>;
	.loc	1 19 0                          // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_0];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_1];
$L__tmp0:
	.loc	1 21 28                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:21:33
	shl.b32 	%r40, %r1, 8;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_2];
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_3];
	.loc	1 22 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:22:36
	mov.u32 	%r41, %tid.x;
	shl.b32 	%r42, %r41, 1;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_4];
	and.b32  	%r43, %r42, 254;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_5];
	.loc	1 22 23                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:22:23
	or.b32  	%r44, %r40, %r43;
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_6];
	or.b32  	%r45, %r44, 1;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0_param_7];
	.loc	1 24 21                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:24:21
	bfe.s32 	%r46, %r1, 23, 1;
	shr.u32 	%r47, %r46, 22;
	add.s32 	%r48, %r44, %r47;
	shr.s32 	%r49, %r48, 10;
	.loc	1 24 29                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:24:29
	mul.hi.s32 	%r50, %r49, -1840700269;
	mad.lo.s32 	%r51, %r49, 1, %r50;
	shr.u32 	%r52, %r51, 31;
	shr.s32 	%r53, %r51, 2;
	add.s32 	%r54, %r53, %r52;
	mul.lo.s32 	%r55, %r54, 7;
	sub.s32 	%r56, %r49, %r55;
	.loc	1 25 19                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:25:19
	mul.hi.s32 	%r58, %r44, -1840700269;
	mad.lo.s32 	%r59, %r44, 1, %r58;
	shr.u32 	%r60, %r59, 31;
	shr.s32 	%r61, %r59, 12;
	add.s32 	%r62, %r61, %r60;
	.loc	1 28 21                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:28:21
	shr.s32 	%r63, %r44, 31;
	shr.u32 	%r64, %r63, 27;
	add.s32 	%r65, %r44, %r64;
	shr.s32 	%r66, %r65, 5;
	.loc	1 27 19                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:27:19
	and.b32  	%r67, %r65, 2147483616;
	sub.s32 	%r68, %r44, %r67;
	shr.u32 	%r69, %r46, 27;
	add.s32 	%r70, %r45, %r69;
	and.b32  	%r71, %r70, 2147483616;
	sub.s32 	%r72, %r45, %r71;
	.loc	1 28 27                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:28:27
	shr.u32 	%r73, %r66, 27;
	add.s32 	%r74, %r66, %r73;
	and.b32  	%r75, %r74, 33554400;
	sub.s32 	%r76, %r66, %r75;
	.loc	1 30 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:30:31
	mul.wide.s32 	%rd28, %r56, 4;
	add.s64 	%rd1, %rd23, %rd28;
	mov.pred 	%p1, -1;
	.loc	1 30 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:30:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 31 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:31:31
	add.s64 	%rd3, %rd24, %rd28;
	.loc	1 31 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:31:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r5;
	.loc	1 32 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:32:31
	add.s64 	%rd5, %rd25, %rd28;
	.loc	1 32 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:32:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 33 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:33:31
	add.s64 	%rd7, %rd26, %rd28;
	.loc	1 33 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:33:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 38 18                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:38:18
	setp.lt.s32 	%p9, %r56, 4;
	.loc	1 39 35                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:35
	mul.lo.s32 	%r77, %r62, 7168;
	sub.s32 	%r78, %r44, %r77;
	.loc	1 39 52                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:52
	shl.b32 	%r79, %r62, 12;
	.loc	1 39 47                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:47
	add.s32 	%r80, %r79, %r78;
	.loc	1 39 30                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:30
	mul.wide.s32 	%rd29, %r80, 4;
	add.s64 	%rd9, %rd21, %rd29;
	mov.b32 	%r12, 0;
	.loc	1 39 57                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:57
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p9 ld.global.v2.b32 { %r10, %r11 }, [ %rd9 + 0 ];
	@!%p9 mov.u32 %r10, %r12;
	@!%p9 mov.u32 %r11, %r12;
	// end inline asm
	.loc	1 40 19                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:40:19
	setp.gt.s32 	%p12, %r56, 3;
	.loc	1 43 32                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:32
	shl.b32 	%r81, %r68, 1;
	shl.b32 	%r82, %r72, 1;
	.loc	1 43 41                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:41
	shl.b32 	%r83, %r76, 7;
	.loc	1 43 52                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:52
	shl.b32 	%r84, %r56, 12;
	add.s32 	%r85, %r84, -16384;
	.loc	1 43 37                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:37
	mad.lo.s32 	%r86, %r62, 12288, %r83;
	.loc	1 43 46                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:46
	add.s32 	%r87, %r86, %r81;
	.loc	1 43 65                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:65
	add.s32 	%r88, %r87, %r85;
	.loc	1 43 46                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:46
	add.s32 	%r89, %r86, %r82;
	.loc	1 43 65                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:65
	add.s32 	%r90, %r89, %r85;
	.loc	1 43 30                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:30
	mul.wide.s32 	%rd30, %r88, 4;
	add.s64 	%rd10, %rd22, %rd30;
	mul.wide.s32 	%rd31, %r90, 4;
	add.s64 	%rd11, %rd22, %rd31;
	.loc	1 43 76                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:76
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	@!%p12 mov.u32 %r14, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r16 }, [ %rd11 + 0 ];
	@!%p12 mov.u32 %r16, %r12;
	// end inline asm
	.loc	1 44 42                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:42
	or.b32  	%r91, %r86, 1;
	.loc	1 44 51                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:51
	add.s32 	%r92, %r91, %r81;
	.loc	1 44 70                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:70
	add.s32 	%r93, %r92, %r85;
	.loc	1 44 51                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:51
	add.s32 	%r94, %r91, %r82;
	.loc	1 44 70                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:70
	add.s32 	%r95, %r94, %r85;
	.loc	1 44 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:31
	mul.wide.s32 	%rd32, %r93, 4;
	add.s64 	%rd12, %rd22, %rd32;
	mul.wide.s32 	%rd33, %r95, 4;
	add.s64 	%rd13, %rd22, %rd33;
	.loc	1 44 81                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:81
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r18 }, [ %rd12 + 0 ];
	@!%p12 mov.u32 %r18, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r20 }, [ %rd13 + 0 ];
	@!%p12 mov.u32 %r20, %r12;
	// end inline asm
	.loc	1 46 43                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:43
	or.b32  	%r96, %r86, 64;
	.loc	1 46 52                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:52
	add.s32 	%r97, %r96, %r81;
	.loc	1 46 71                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:71
	add.s32 	%r98, %r97, %r85;
	.loc	1 46 52                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:52
	add.s32 	%r99, %r96, %r82;
	.loc	1 46 71                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:71
	add.s32 	%r100, %r99, %r85;
	.loc	1 46 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:31
	mul.wide.s32 	%rd34, %r98, 4;
	add.s64 	%rd14, %rd22, %rd34;
	mul.wide.s32 	%rd35, %r100, 4;
	add.s64 	%rd15, %rd22, %rd35;
	.loc	1 46 82                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:82
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r22 }, [ %rd14 + 0 ];
	@!%p12 mov.u32 %r22, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r24 }, [ %rd15 + 0 ];
	@!%p12 mov.u32 %r24, %r12;
	// end inline asm
	.loc	1 48 43                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:43
	or.b32  	%r101, %r86, 65;
	.loc	1 48 52                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:52
	add.s32 	%r102, %r101, %r81;
	.loc	1 48 71                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:71
	add.s32 	%r103, %r102, %r85;
	.loc	1 48 52                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:52
	add.s32 	%r104, %r101, %r82;
	.loc	1 48 71                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:71
	add.s32 	%r105, %r104, %r85;
	.loc	1 48 31                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:31
	mul.wide.s32 	%rd36, %r103, 4;
	add.s64 	%rd16, %rd22, %rd36;
	mul.wide.s32 	%rd37, %r105, 4;
	add.s64 	%rd17, %rd22, %rd37;
	.loc	1 48 82                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:82
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r26 }, [ %rd16 + 0 ];
	@!%p12 mov.u32 %r26, %r12;
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r28 }, [ %rd17 + 0 ];
	@!%p12 mov.u32 %r28, %r12;
	// end inline asm
	.loc	1 55 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:55:20
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 56 27                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:56:27
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 39 57                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:57
	mov.b32 	%f7, %r11;
	.loc	1 44 81                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:81
	mov.b32 	%f8, %r20;
	.loc	1 43 76                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:76
	mov.b32 	%f9, %r16;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p30, %f8, %f9;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p31, %f8, %f8;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f10, %f8, %f9, %p31;
	selp.f32 	%f11, %f8, %f10, %p30;
$L__tmp2:
	.loc	1 46 82                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:82
	mov.b32 	%f12, %r24;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p32, %f11, %f12;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p33, %f12, %f12;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f13, %f12, %f11, %p32;
	selp.f32 	%f14, %f12, %f13, %p33;
$L__tmp4:
	.loc	1 48 82                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:82
	mov.b32 	%f15, %r28;
$L__tmp5:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p34, %f14, %f15;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p35, %f15, %f15;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f16, %f15, %f14, %p34;
	selp.f32 	%f17, %f15, %f16, %p35;
$L__tmp6:
	.loc	1 52 33                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:52:33
	selp.f32 	%f18, %f7, %f17, %p9;
	.loc	1 30 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:30:36
	mov.b32 	%f19, %r3;
	.loc	1 53 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:53:20
	sub.f32 	%f20, %f18, %f19;
	.loc	1 39 57                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:39:57
	mov.b32 	%f21, %r10;
	.loc	1 44 81                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:44:81
	mov.b32 	%f22, %r18;
	.loc	1 43 76                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:43:76
	mov.b32 	%f23, %r14;
$L__tmp7:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.gt.f32 	%p36, %f22, %f23;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p37, %f22, %f22;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f24, %f22, %f23, %p37;
	selp.f32 	%f25, %f22, %f24, %p36;
$L__tmp8:
	.loc	1 46 82                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:46:82
	mov.b32 	%f26, %r22;
$L__tmp9:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p38, %f25, %f26;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p39, %f26, %f26;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f27, %f26, %f25, %p38;
	selp.f32 	%f28, %f26, %f27, %p39;
$L__tmp10:
	.loc	1 48 82                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:48:82
	mov.b32 	%f29, %r26;
$L__tmp11:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p40, %f28, %f29;
	.loc	2 120 21                        // triton_helpers.py:120:21
	setp.nan.f32 	%p41, %f29, %f29;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f30, %f29, %f28, %p40;
	selp.f32 	%f31, %f29, %f30, %p41;
$L__tmp12:
	.loc	1 52 33                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:52:33
	selp.f32 	%f32, %f21, %f31, %p9;
	.loc	1 30 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:30:36
	mov.b32 	%f33, %r2;
	.loc	1 53 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:53:20
	sub.f32 	%f34, %f32, %f33;
	.loc	1 33 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:33:36
	mov.b32 	%f35, %r9;
	mov.b32 	%f36, %r8;
	.loc	1 32 36                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:32:36
	mov.b32 	%f37, %r7;
	mov.b32 	%f38, %r6;
	.loc	1 58 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:58:20
	mov.b32 	%r32, %f5;
	mov.b32 	%r31, 1065353216;
	// begin inline asm
	div.full.f32 %r30, %r31, %r32;
	// end inline asm
	mov.b32 	%f39, %r30;
	mov.b32 	%r35, %f6;
	// begin inline asm
	div.full.f32 %r33, %r31, %r35;
	// end inline asm
	mov.b32 	%f40, %r33;
	.loc	1 61 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:61:20
	mul.f32 	%f41, %f34, %f39;
	mul.f32 	%f42, %f20, %f40;
	.loc	1 63 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:63:20
	fma.rn.f32 	%f43, %f41, %f38, %f36;
	fma.rn.f32 	%f44, %f42, %f37, %f35;
	.loc	1 65 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:65:20
	setp.gt.f32 	%p42, %f43, 0f00000000;
	setp.gt.f32 	%p43, %f44, 0f00000000;
	.loc	1 67 20                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:67:20
	mul.f32 	%f45, %f43, 0f3E6AAAAB;
	mul.f32 	%f46, %f44, 0f3E6AAAAB;
	.loc	1 68 35                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:68:35
	selp.f32 	%f47, %f43, %f45, %p42;
	selp.f32 	%f48, %f44, %f46, %p43;
	.loc	1 69 25                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:69:25
	mul.wide.s32 	%rd38, %r44, 4;
	add.s64 	%rd18, %rd27, %rd38;
	.loc	1 69 37                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:69:37
	mov.b32 	%r36, %f32;
	mov.b32 	%r37, %f18;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd18 + 0 ], { %r36, %r37 };
	// end inline asm
	.loc	1 70 28                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:70:28
	add.s64 	%rd19, %rd20, %rd38;
	.loc	1 70 40                         // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:70:40
	mov.b32 	%r38, %f47;
	mov.b32 	%r39, %f48;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd19 + 0 ], { %r38, %r39 };
	// end inline asm
	.loc	1 70 4                          // c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py:70:4
	ret;
$L__tmp13:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/4v/c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 280                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x111 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 118
.b8 120
.b8 111
.b8 53
.b8 107
.b8 52
.b8 117
.b8 53
.b8 118
.b8 101
.b8 121
.b8 112
.b8 118
.b8 55
.b8 118
.b8 50
.b8 110
.b8 101
.b8 107
.b8 99
.b8 103
.b8 103
.b8 50
.b8 106
.b8 52
.b8 120
.b8 116
.b8 118
.b8 104
.b8 52
.b8 99
.b8 98
.b8 103
.b8 122
.b8 97
.b8 101
.b8 107
.b8 110
.b8 119
.b8 105
.b8 117
.b8 113
.b8 54
.b8 52
.b8 102
.b8 101
.b8 112
.b8 54
.b8 122
.b8 99
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x5a DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 99
.b8 97
.b8 116
.b8 95
.b8 114
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 119
.b8 105
.b8 116
.b8 104
.b8 95
.b8 110
.b8 111
.b8 105
.b8 115
.b8 101
.b8 95
.b8 102
.b8 117
.b8 110
.b8 99
.b8 116
.b8 105
.b8 111
.b8 110
.b8 97
.b8 108
.b8 95
.b8 48
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xbd:0x5e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xd2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp8                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 45                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xea:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp10                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 47                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x102:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp5                           // DW_AT_low_pc
.b64 $L__tmp12                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
