ARM R0055
"PosWR DpAddrdR DpAddrdW Wse DMBdWR Fre"
Cycle=Fre PosWR DpAddrdR DpAddrdW Wse DMBdWR
Relax=[Wse,DMBdWR,Fre]
Safe=PosWR DpAddrdW DpAddrdR
Prefetch=0:x=F,0:z=W,1:z=F,1:x=T
Com=Ws Fr
Orig=PosWR DpAddrdR DpAddrdW Wse DMBdWR Fre
{
%x0=x; %y0=y; %z0=z;
%z1=z; %x1=x;
}
 P0              | P1           ;
 MOV R0,#1       | MOV R0,#2    ;
 STR R0,[%x0]    | STR R0,[%z1] ;
 LDR R1,[%x0]    | DMB          ;
 EOR R2,R1,R1    | LDR R1,[%x1] ;
 LDR R3,[R2,%y0] |              ;
 EOR R4,R3,R3    |              ;
 MOV R5,#1       |              ;
 STR R5,[R4,%z0] |              ;
exists
(z=2 /\ 1:R1=0)
