-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_bnn_xcel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of dut_bnn_xcel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (38 downto 0) := "000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (38 downto 0) := "000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (38 downto 0) := "000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (38 downto 0) := "000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (38 downto 0) := "000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (38 downto 0) := "000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (38 downto 0) := "000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (38 downto 0) := "000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (38 downto 0) := "000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (38 downto 0) := "001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (38 downto 0) := "010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (38 downto 0) := "100000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_sign_fu_4023_ap_return : STD_LOGIC_VECTOR (255 downto 0);
    signal signed1_reg_4055 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal input_padded_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_ce0 : STD_LOGIC;
    signal input_padded_we0 : STD_LOGIC;
    signal input_padded_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_1_ce0 : STD_LOGIC;
    signal input_padded_1_we0 : STD_LOGIC;
    signal input_padded_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_2_ce0 : STD_LOGIC;
    signal input_padded_2_we0 : STD_LOGIC;
    signal input_padded_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_3_ce0 : STD_LOGIC;
    signal input_padded_3_we0 : STD_LOGIC;
    signal input_padded_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_4_ce0 : STD_LOGIC;
    signal input_padded_4_we0 : STD_LOGIC;
    signal input_padded_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_5_ce0 : STD_LOGIC;
    signal input_padded_5_we0 : STD_LOGIC;
    signal input_padded_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_6_ce0 : STD_LOGIC;
    signal input_padded_6_we0 : STD_LOGIC;
    signal input_padded_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_7_ce0 : STD_LOGIC;
    signal input_padded_7_we0 : STD_LOGIC;
    signal input_padded_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_8_ce0 : STD_LOGIC;
    signal input_padded_8_we0 : STD_LOGIC;
    signal input_padded_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_9_ce0 : STD_LOGIC;
    signal input_padded_9_we0 : STD_LOGIC;
    signal input_padded_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_10_ce0 : STD_LOGIC;
    signal input_padded_10_we0 : STD_LOGIC;
    signal input_padded_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_11_ce0 : STD_LOGIC;
    signal input_padded_11_we0 : STD_LOGIC;
    signal input_padded_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_12_ce0 : STD_LOGIC;
    signal input_padded_12_we0 : STD_LOGIC;
    signal input_padded_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_13_ce0 : STD_LOGIC;
    signal input_padded_13_we0 : STD_LOGIC;
    signal input_padded_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_14_ce0 : STD_LOGIC;
    signal input_padded_14_we0 : STD_LOGIC;
    signal input_padded_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_padded_15_ce0 : STD_LOGIC;
    signal input_padded_15_we0 : STD_LOGIC;
    signal input_padded_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_padded_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_ce0 : STD_LOGIC;
    signal conv1_we0 : STD_LOGIC;
    signal conv1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_ce1 : STD_LOGIC;
    signal conv1_we1 : STD_LOGIC;
    signal conv1_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_1_ce0 : STD_LOGIC;
    signal conv1_1_we0 : STD_LOGIC;
    signal conv1_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_1_ce1 : STD_LOGIC;
    signal conv1_1_we1 : STD_LOGIC;
    signal conv1_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_2_ce0 : STD_LOGIC;
    signal conv1_2_we0 : STD_LOGIC;
    signal conv1_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_2_ce1 : STD_LOGIC;
    signal conv1_2_we1 : STD_LOGIC;
    signal conv1_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_3_ce0 : STD_LOGIC;
    signal conv1_3_we0 : STD_LOGIC;
    signal conv1_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_3_ce1 : STD_LOGIC;
    signal conv1_3_we1 : STD_LOGIC;
    signal conv1_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_4_ce0 : STD_LOGIC;
    signal conv1_4_we0 : STD_LOGIC;
    signal conv1_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_4_ce1 : STD_LOGIC;
    signal conv1_4_we1 : STD_LOGIC;
    signal conv1_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_5_ce0 : STD_LOGIC;
    signal conv1_5_we0 : STD_LOGIC;
    signal conv1_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_5_ce1 : STD_LOGIC;
    signal conv1_5_we1 : STD_LOGIC;
    signal conv1_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_6_ce0 : STD_LOGIC;
    signal conv1_6_we0 : STD_LOGIC;
    signal conv1_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_6_ce1 : STD_LOGIC;
    signal conv1_6_we1 : STD_LOGIC;
    signal conv1_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_7_ce0 : STD_LOGIC;
    signal conv1_7_we0 : STD_LOGIC;
    signal conv1_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_7_ce1 : STD_LOGIC;
    signal conv1_7_we1 : STD_LOGIC;
    signal conv1_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_8_ce0 : STD_LOGIC;
    signal conv1_8_we0 : STD_LOGIC;
    signal conv1_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_8_ce1 : STD_LOGIC;
    signal conv1_8_we1 : STD_LOGIC;
    signal conv1_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_9_ce0 : STD_LOGIC;
    signal conv1_9_we0 : STD_LOGIC;
    signal conv1_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_9_ce1 : STD_LOGIC;
    signal conv1_9_we1 : STD_LOGIC;
    signal conv1_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_10_ce0 : STD_LOGIC;
    signal conv1_10_we0 : STD_LOGIC;
    signal conv1_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_10_ce1 : STD_LOGIC;
    signal conv1_10_we1 : STD_LOGIC;
    signal conv1_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_11_ce0 : STD_LOGIC;
    signal conv1_11_we0 : STD_LOGIC;
    signal conv1_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_11_ce1 : STD_LOGIC;
    signal conv1_11_we1 : STD_LOGIC;
    signal conv1_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_12_ce0 : STD_LOGIC;
    signal conv1_12_we0 : STD_LOGIC;
    signal conv1_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_12_ce1 : STD_LOGIC;
    signal conv1_12_we1 : STD_LOGIC;
    signal conv1_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_13_ce0 : STD_LOGIC;
    signal conv1_13_we0 : STD_LOGIC;
    signal conv1_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_13_ce1 : STD_LOGIC;
    signal conv1_13_we1 : STD_LOGIC;
    signal conv1_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_14_ce0 : STD_LOGIC;
    signal conv1_14_we0 : STD_LOGIC;
    signal conv1_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_14_ce1 : STD_LOGIC;
    signal conv1_14_we1 : STD_LOGIC;
    signal conv1_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_15_ce0 : STD_LOGIC;
    signal conv1_15_we0 : STD_LOGIC;
    signal conv1_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_15_ce1 : STD_LOGIC;
    signal conv1_15_we1 : STD_LOGIC;
    signal conv1_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_16_ce0 : STD_LOGIC;
    signal conv1_16_we0 : STD_LOGIC;
    signal conv1_16_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_16_ce1 : STD_LOGIC;
    signal conv1_16_we1 : STD_LOGIC;
    signal conv1_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_17_ce0 : STD_LOGIC;
    signal conv1_17_we0 : STD_LOGIC;
    signal conv1_17_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_17_ce1 : STD_LOGIC;
    signal conv1_17_we1 : STD_LOGIC;
    signal conv1_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_18_ce0 : STD_LOGIC;
    signal conv1_18_we0 : STD_LOGIC;
    signal conv1_18_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_18_ce1 : STD_LOGIC;
    signal conv1_18_we1 : STD_LOGIC;
    signal conv1_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_19_ce0 : STD_LOGIC;
    signal conv1_19_we0 : STD_LOGIC;
    signal conv1_19_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_19_ce1 : STD_LOGIC;
    signal conv1_19_we1 : STD_LOGIC;
    signal conv1_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_20_ce0 : STD_LOGIC;
    signal conv1_20_we0 : STD_LOGIC;
    signal conv1_20_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_20_ce1 : STD_LOGIC;
    signal conv1_20_we1 : STD_LOGIC;
    signal conv1_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_21_ce0 : STD_LOGIC;
    signal conv1_21_we0 : STD_LOGIC;
    signal conv1_21_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_21_ce1 : STD_LOGIC;
    signal conv1_21_we1 : STD_LOGIC;
    signal conv1_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_22_ce0 : STD_LOGIC;
    signal conv1_22_we0 : STD_LOGIC;
    signal conv1_22_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_22_ce1 : STD_LOGIC;
    signal conv1_22_we1 : STD_LOGIC;
    signal conv1_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_23_ce0 : STD_LOGIC;
    signal conv1_23_we0 : STD_LOGIC;
    signal conv1_23_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_23_ce1 : STD_LOGIC;
    signal conv1_23_we1 : STD_LOGIC;
    signal conv1_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_24_ce0 : STD_LOGIC;
    signal conv1_24_we0 : STD_LOGIC;
    signal conv1_24_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_24_ce1 : STD_LOGIC;
    signal conv1_24_we1 : STD_LOGIC;
    signal conv1_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_25_ce0 : STD_LOGIC;
    signal conv1_25_we0 : STD_LOGIC;
    signal conv1_25_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_25_ce1 : STD_LOGIC;
    signal conv1_25_we1 : STD_LOGIC;
    signal conv1_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_26_ce0 : STD_LOGIC;
    signal conv1_26_we0 : STD_LOGIC;
    signal conv1_26_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_26_ce1 : STD_LOGIC;
    signal conv1_26_we1 : STD_LOGIC;
    signal conv1_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_27_ce0 : STD_LOGIC;
    signal conv1_27_we0 : STD_LOGIC;
    signal conv1_27_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_27_ce1 : STD_LOGIC;
    signal conv1_27_we1 : STD_LOGIC;
    signal conv1_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_28_ce0 : STD_LOGIC;
    signal conv1_28_we0 : STD_LOGIC;
    signal conv1_28_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_28_ce1 : STD_LOGIC;
    signal conv1_28_we1 : STD_LOGIC;
    signal conv1_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_29_ce0 : STD_LOGIC;
    signal conv1_29_we0 : STD_LOGIC;
    signal conv1_29_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_29_ce1 : STD_LOGIC;
    signal conv1_29_we1 : STD_LOGIC;
    signal conv1_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_30_ce0 : STD_LOGIC;
    signal conv1_30_we0 : STD_LOGIC;
    signal conv1_30_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_30_ce1 : STD_LOGIC;
    signal conv1_30_we1 : STD_LOGIC;
    signal conv1_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_31_ce0 : STD_LOGIC;
    signal conv1_31_we0 : STD_LOGIC;
    signal conv1_31_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_31_ce1 : STD_LOGIC;
    signal conv1_31_we1 : STD_LOGIC;
    signal conv1_pooled_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_0_ce0 : STD_LOGIC;
    signal conv1_pooled_0_we0 : STD_LOGIC;
    signal conv1_pooled_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_1_ce0 : STD_LOGIC;
    signal conv1_pooled_1_we0 : STD_LOGIC;
    signal conv1_pooled_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_2_ce0 : STD_LOGIC;
    signal conv1_pooled_2_we0 : STD_LOGIC;
    signal conv1_pooled_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_3_ce0 : STD_LOGIC;
    signal conv1_pooled_3_we0 : STD_LOGIC;
    signal conv1_pooled_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_4_ce0 : STD_LOGIC;
    signal conv1_pooled_4_we0 : STD_LOGIC;
    signal conv1_pooled_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_5_ce0 : STD_LOGIC;
    signal conv1_pooled_5_we0 : STD_LOGIC;
    signal conv1_pooled_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_6_ce0 : STD_LOGIC;
    signal conv1_pooled_6_we0 : STD_LOGIC;
    signal conv1_pooled_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_pooled_7_ce0 : STD_LOGIC;
    signal conv1_pooled_7_we0 : STD_LOGIC;
    signal conv1_pooled_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv1_pooled_padded_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_we0 : STD_LOGIC;
    signal conv1_pooled_padded_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_we1 : STD_LOGIC;
    signal conv1_pooled_padded_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_1_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_1_we0 : STD_LOGIC;
    signal conv1_pooled_padded_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_1_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_1_we1 : STD_LOGIC;
    signal conv1_pooled_padded_1_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_2_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_2_we0 : STD_LOGIC;
    signal conv1_pooled_padded_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_2_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_2_we1 : STD_LOGIC;
    signal conv1_pooled_padded_2_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_3_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_3_we0 : STD_LOGIC;
    signal conv1_pooled_padded_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_3_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_3_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_3_we1 : STD_LOGIC;
    signal conv1_pooled_padded_3_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_4_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_4_we0 : STD_LOGIC;
    signal conv1_pooled_padded_4_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_4_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_4_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_4_we1 : STD_LOGIC;
    signal conv1_pooled_padded_4_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_5_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_5_we0 : STD_LOGIC;
    signal conv1_pooled_padded_5_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_5_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_5_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_5_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_5_we1 : STD_LOGIC;
    signal conv1_pooled_padded_5_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_6_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_6_we0 : STD_LOGIC;
    signal conv1_pooled_padded_6_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_6_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_6_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_6_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_6_we1 : STD_LOGIC;
    signal conv1_pooled_padded_6_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_7_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_7_we0 : STD_LOGIC;
    signal conv1_pooled_padded_7_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_7_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_7_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_7_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_7_we1 : STD_LOGIC;
    signal conv1_pooled_padded_7_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_8_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_8_we0 : STD_LOGIC;
    signal conv1_pooled_padded_8_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_8_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_8_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_8_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_8_we1 : STD_LOGIC;
    signal conv1_pooled_padded_8_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_9_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_9_we0 : STD_LOGIC;
    signal conv1_pooled_padded_9_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_9_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_9_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_9_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_9_we1 : STD_LOGIC;
    signal conv1_pooled_padded_9_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_10_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_10_we0 : STD_LOGIC;
    signal conv1_pooled_padded_10_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_10_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_10_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_10_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_10_we1 : STD_LOGIC;
    signal conv1_pooled_padded_10_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_11_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_11_we0 : STD_LOGIC;
    signal conv1_pooled_padded_11_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_11_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_11_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_11_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_11_we1 : STD_LOGIC;
    signal conv1_pooled_padded_11_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_12_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_12_we0 : STD_LOGIC;
    signal conv1_pooled_padded_12_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_12_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_12_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_12_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_12_we1 : STD_LOGIC;
    signal conv1_pooled_padded_12_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_13_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_13_we0 : STD_LOGIC;
    signal conv1_pooled_padded_13_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_13_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_13_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_13_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_13_we1 : STD_LOGIC;
    signal conv1_pooled_padded_13_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_14_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_14_we0 : STD_LOGIC;
    signal conv1_pooled_padded_14_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_14_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_14_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_14_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_14_we1 : STD_LOGIC;
    signal conv1_pooled_padded_14_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_15_ce0 : STD_LOGIC;
    signal conv1_pooled_padded_15_we0 : STD_LOGIC;
    signal conv1_pooled_padded_15_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_15_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_pooled_padded_15_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv1_pooled_padded_15_ce1 : STD_LOGIC;
    signal conv1_pooled_padded_15_we1 : STD_LOGIC;
    signal conv1_pooled_padded_15_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_0_ce0 : STD_LOGIC;
    signal conv2_0_0_we0 : STD_LOGIC;
    signal conv2_0_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_1_ce0 : STD_LOGIC;
    signal conv2_0_1_we0 : STD_LOGIC;
    signal conv2_0_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_2_ce0 : STD_LOGIC;
    signal conv2_0_2_we0 : STD_LOGIC;
    signal conv2_0_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_3_ce0 : STD_LOGIC;
    signal conv2_0_3_we0 : STD_LOGIC;
    signal conv2_0_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_4_ce0 : STD_LOGIC;
    signal conv2_0_4_we0 : STD_LOGIC;
    signal conv2_0_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_5_ce0 : STD_LOGIC;
    signal conv2_0_5_we0 : STD_LOGIC;
    signal conv2_0_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_6_ce0 : STD_LOGIC;
    signal conv2_0_6_we0 : STD_LOGIC;
    signal conv2_0_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_0_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_0_7_ce0 : STD_LOGIC;
    signal conv2_0_7_we0 : STD_LOGIC;
    signal conv2_0_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_0_ce0 : STD_LOGIC;
    signal conv2_1_0_we0 : STD_LOGIC;
    signal conv2_1_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_1_ce0 : STD_LOGIC;
    signal conv2_1_1_we0 : STD_LOGIC;
    signal conv2_1_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_2_ce0 : STD_LOGIC;
    signal conv2_1_2_we0 : STD_LOGIC;
    signal conv2_1_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_3_ce0 : STD_LOGIC;
    signal conv2_1_3_we0 : STD_LOGIC;
    signal conv2_1_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_4_ce0 : STD_LOGIC;
    signal conv2_1_4_we0 : STD_LOGIC;
    signal conv2_1_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_5_ce0 : STD_LOGIC;
    signal conv2_1_5_we0 : STD_LOGIC;
    signal conv2_1_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_6_ce0 : STD_LOGIC;
    signal conv2_1_6_we0 : STD_LOGIC;
    signal conv2_1_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_1_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_1_7_ce0 : STD_LOGIC;
    signal conv2_1_7_we0 : STD_LOGIC;
    signal conv2_1_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_0_ce0 : STD_LOGIC;
    signal conv2_2_0_we0 : STD_LOGIC;
    signal conv2_2_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_1_ce0 : STD_LOGIC;
    signal conv2_2_1_we0 : STD_LOGIC;
    signal conv2_2_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_2_ce0 : STD_LOGIC;
    signal conv2_2_2_we0 : STD_LOGIC;
    signal conv2_2_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_3_ce0 : STD_LOGIC;
    signal conv2_2_3_we0 : STD_LOGIC;
    signal conv2_2_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_4_ce0 : STD_LOGIC;
    signal conv2_2_4_we0 : STD_LOGIC;
    signal conv2_2_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_5_ce0 : STD_LOGIC;
    signal conv2_2_5_we0 : STD_LOGIC;
    signal conv2_2_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_6_ce0 : STD_LOGIC;
    signal conv2_2_6_we0 : STD_LOGIC;
    signal conv2_2_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_2_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_2_7_ce0 : STD_LOGIC;
    signal conv2_2_7_we0 : STD_LOGIC;
    signal conv2_2_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_0_ce0 : STD_LOGIC;
    signal conv2_3_0_we0 : STD_LOGIC;
    signal conv2_3_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_1_ce0 : STD_LOGIC;
    signal conv2_3_1_we0 : STD_LOGIC;
    signal conv2_3_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_2_ce0 : STD_LOGIC;
    signal conv2_3_2_we0 : STD_LOGIC;
    signal conv2_3_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_3_ce0 : STD_LOGIC;
    signal conv2_3_3_we0 : STD_LOGIC;
    signal conv2_3_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_4_ce0 : STD_LOGIC;
    signal conv2_3_4_we0 : STD_LOGIC;
    signal conv2_3_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_5_ce0 : STD_LOGIC;
    signal conv2_3_5_we0 : STD_LOGIC;
    signal conv2_3_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_6_ce0 : STD_LOGIC;
    signal conv2_3_6_we0 : STD_LOGIC;
    signal conv2_3_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_3_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_3_7_ce0 : STD_LOGIC;
    signal conv2_3_7_we0 : STD_LOGIC;
    signal conv2_3_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_0_ce0 : STD_LOGIC;
    signal conv2_4_0_we0 : STD_LOGIC;
    signal conv2_4_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_1_ce0 : STD_LOGIC;
    signal conv2_4_1_we0 : STD_LOGIC;
    signal conv2_4_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_2_ce0 : STD_LOGIC;
    signal conv2_4_2_we0 : STD_LOGIC;
    signal conv2_4_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_3_ce0 : STD_LOGIC;
    signal conv2_4_3_we0 : STD_LOGIC;
    signal conv2_4_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_4_ce0 : STD_LOGIC;
    signal conv2_4_4_we0 : STD_LOGIC;
    signal conv2_4_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_5_ce0 : STD_LOGIC;
    signal conv2_4_5_we0 : STD_LOGIC;
    signal conv2_4_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_6_ce0 : STD_LOGIC;
    signal conv2_4_6_we0 : STD_LOGIC;
    signal conv2_4_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_4_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_4_7_ce0 : STD_LOGIC;
    signal conv2_4_7_we0 : STD_LOGIC;
    signal conv2_4_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_0_ce0 : STD_LOGIC;
    signal conv2_5_0_we0 : STD_LOGIC;
    signal conv2_5_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_1_ce0 : STD_LOGIC;
    signal conv2_5_1_we0 : STD_LOGIC;
    signal conv2_5_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_2_ce0 : STD_LOGIC;
    signal conv2_5_2_we0 : STD_LOGIC;
    signal conv2_5_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_3_ce0 : STD_LOGIC;
    signal conv2_5_3_we0 : STD_LOGIC;
    signal conv2_5_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_4_ce0 : STD_LOGIC;
    signal conv2_5_4_we0 : STD_LOGIC;
    signal conv2_5_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_5_ce0 : STD_LOGIC;
    signal conv2_5_5_we0 : STD_LOGIC;
    signal conv2_5_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_6_ce0 : STD_LOGIC;
    signal conv2_5_6_we0 : STD_LOGIC;
    signal conv2_5_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_5_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_5_7_ce0 : STD_LOGIC;
    signal conv2_5_7_we0 : STD_LOGIC;
    signal conv2_5_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_0_ce0 : STD_LOGIC;
    signal conv2_6_0_we0 : STD_LOGIC;
    signal conv2_6_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_1_ce0 : STD_LOGIC;
    signal conv2_6_1_we0 : STD_LOGIC;
    signal conv2_6_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_2_ce0 : STD_LOGIC;
    signal conv2_6_2_we0 : STD_LOGIC;
    signal conv2_6_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_3_ce0 : STD_LOGIC;
    signal conv2_6_3_we0 : STD_LOGIC;
    signal conv2_6_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_4_ce0 : STD_LOGIC;
    signal conv2_6_4_we0 : STD_LOGIC;
    signal conv2_6_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_5_ce0 : STD_LOGIC;
    signal conv2_6_5_we0 : STD_LOGIC;
    signal conv2_6_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_6_ce0 : STD_LOGIC;
    signal conv2_6_6_we0 : STD_LOGIC;
    signal conv2_6_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_6_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_6_7_ce0 : STD_LOGIC;
    signal conv2_6_7_we0 : STD_LOGIC;
    signal conv2_6_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_0_ce0 : STD_LOGIC;
    signal conv2_7_0_we0 : STD_LOGIC;
    signal conv2_7_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_1_ce0 : STD_LOGIC;
    signal conv2_7_1_we0 : STD_LOGIC;
    signal conv2_7_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_2_ce0 : STD_LOGIC;
    signal conv2_7_2_we0 : STD_LOGIC;
    signal conv2_7_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_3_ce0 : STD_LOGIC;
    signal conv2_7_3_we0 : STD_LOGIC;
    signal conv2_7_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_4_ce0 : STD_LOGIC;
    signal conv2_7_4_we0 : STD_LOGIC;
    signal conv2_7_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_5_ce0 : STD_LOGIC;
    signal conv2_7_5_we0 : STD_LOGIC;
    signal conv2_7_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_6_ce0 : STD_LOGIC;
    signal conv2_7_6_we0 : STD_LOGIC;
    signal conv2_7_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_7_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_7_7_ce0 : STD_LOGIC;
    signal conv2_7_7_we0 : STD_LOGIC;
    signal conv2_7_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv2_pooled_ce0 : STD_LOGIC;
    signal conv2_pooled_we0 : STD_LOGIC;
    signal conv2_pooled_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_ce1 : STD_LOGIC;
    signal conv2_pooled_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_ce2 : STD_LOGIC;
    signal conv2_pooled_q2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_ce3 : STD_LOGIC;
    signal conv2_pooled_q3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv2_pooled_1_ce0 : STD_LOGIC;
    signal conv2_pooled_1_we0 : STD_LOGIC;
    signal conv2_pooled_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_1_ce1 : STD_LOGIC;
    signal conv2_pooled_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_1_ce2 : STD_LOGIC;
    signal conv2_pooled_1_q2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_1_ce3 : STD_LOGIC;
    signal conv2_pooled_1_q3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv2_pooled_2_ce0 : STD_LOGIC;
    signal conv2_pooled_2_we0 : STD_LOGIC;
    signal conv2_pooled_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_2_ce1 : STD_LOGIC;
    signal conv2_pooled_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_2_ce2 : STD_LOGIC;
    signal conv2_pooled_2_q2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_2_ce3 : STD_LOGIC;
    signal conv2_pooled_2_q3 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv2_pooled_3_ce0 : STD_LOGIC;
    signal conv2_pooled_3_we0 : STD_LOGIC;
    signal conv2_pooled_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_3_ce1 : STD_LOGIC;
    signal conv2_pooled_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_3_ce2 : STD_LOGIC;
    signal conv2_pooled_3_q2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv2_pooled_3_ce3 : STD_LOGIC;
    signal conv2_pooled_3_q3 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense1_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dense1_V_ce0 : STD_LOGIC;
    signal dense1_V_we0 : STD_LOGIC;
    signal dense1_V_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense2_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense2_V_ce0 : STD_LOGIC;
    signal dense2_V_we0 : STD_LOGIC;
    signal dense2_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_idle : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_ready : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0 : STD_LOGIC;
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_idle : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_ready : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_ap_start : STD_LOGIC;
    signal grp_conv1_f_fu_3412_ap_done : STD_LOGIC;
    signal grp_conv1_f_fu_3412_ap_idle : STD_LOGIC;
    signal grp_conv1_f_fu_3412_ap_ready : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_2_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_3_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_4_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_5_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_6_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_7_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_8_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_9_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_10_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_11_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_12_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_13_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_14_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_15_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_input_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv1_f_fu_3412_input_16_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_0_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_0_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_0_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_0_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_0_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_0_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_0_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_0_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_1_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_1_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_1_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_1_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_1_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_1_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_1_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_1_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_1_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_2_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_2_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_2_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_2_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_2_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_2_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_2_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_2_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_3_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_3_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_3_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_3_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_3_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_3_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_3_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_3_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_3_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_4_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_4_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_4_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_4_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_4_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_4_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_4_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_4_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_4_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_5_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_5_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_5_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_5_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_5_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_5_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_5_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_5_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_5_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_6_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_6_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_6_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_6_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_6_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_6_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_6_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_6_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_6_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_7_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_7_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_7_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_7_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_7_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_7_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_7_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_7_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_7_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_8_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_8_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_8_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_8_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_8_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_8_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_8_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_8_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_8_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_9_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_9_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_9_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_9_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_9_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_9_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_9_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_9_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_9_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_10_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_10_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_10_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_10_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_10_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_10_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_10_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_10_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_10_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_11_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_11_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_11_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_11_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_11_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_11_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_11_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_11_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_11_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_12_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_12_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_12_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_12_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_12_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_12_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_12_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_12_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_12_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_13_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_13_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_13_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_13_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_13_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_13_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_13_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_13_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_13_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_14_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_14_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_14_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_14_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_14_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_14_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_14_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_14_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_14_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_15_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_15_0_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_0_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_15_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_15_0_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_0_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_15_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_15_1_ce0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_1_we0 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv1_f_fu_3412_output_15_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv1_f_fu_3412_output_15_1_ce1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_1_we1 : STD_LOGIC;
    signal grp_conv1_f_fu_3412_output_15_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_ap_start : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_ap_done : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_ap_idle : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_ap_ready : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_0_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_0_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_0_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_1_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_1_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_1_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_1_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_2_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_2_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_2_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_3_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_3_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_3_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_3_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_4_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_4_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_4_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_4_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_5_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_5_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_5_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_5_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_6_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_6_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_6_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_6_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_7_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_7_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_7_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_7_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_8_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_8_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_8_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_8_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_9_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_9_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_9_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_9_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_10_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_10_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_10_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_10_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_11_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_11_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_11_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_11_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_12_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_12_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_12_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_12_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_13_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_13_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_13_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_13_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_14_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_14_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_14_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_14_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_15_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_15_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_input_15_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_input_15_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_0_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_0_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_1_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_1_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_2_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_2_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_3_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_3_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_4_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_4_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_5_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_5_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_6_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_6_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_max_pool_16_16_s_fu_3488_output_7_ce0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_7_we0 : STD_LOGIC;
    signal grp_max_pool_16_16_s_fu_3488_output_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_idle : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_ready : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_ap_start : STD_LOGIC;
    signal grp_conv2_f_fu_3560_ap_done : STD_LOGIC;
    signal grp_conv2_f_fu_3560_ap_idle : STD_LOGIC;
    signal grp_conv2_f_fu_3560_ap_ready : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_0_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_1_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_2_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_3_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_4_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_5_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_5_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_6_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_6_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_7_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_7_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_8_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_8_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_8_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_9_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_9_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_9_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_10_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_10_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_10_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_11_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_11_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_11_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_12_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_12_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_12_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_13_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_13_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_13_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_14_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_14_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_14_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_15_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_input_15_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv2_f_fu_3560_input_15_ce1 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_0_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_0_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_0_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_1_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_1_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_1_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_2_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_2_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_2_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_3_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_3_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_3_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_4_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_4_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_4_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_5_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_5_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_5_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_6_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_6_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_6_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_0_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_0_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_1_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_1_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_2_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_2_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_3_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_3_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_4_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_4_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_5_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_5_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_6_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_6_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv2_f_fu_3560_output_7_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv2_f_fu_3560_output_7_7_ce0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_7_we0 : STD_LOGIC;
    signal grp_conv2_f_fu_3560_output_7_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_idle : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_ready : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_ap_idle : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_ap_ready : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3 : STD_LOGIC;
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out_ap_vld : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_ap_start : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_ap_done : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_ap_idle : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_ap_ready : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_output_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dense_512_256_s_fu_4015_output_r_ce0 : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_output_r_we0 : STD_LOGIC;
    signal grp_dense_512_256_s_fu_4015_output_r_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sign_fu_4023_ap_start : STD_LOGIC;
    signal grp_sign_fu_4023_ap_done : STD_LOGIC;
    signal grp_sign_fu_4023_ap_idle : STD_LOGIC;
    signal grp_sign_fu_4023_ap_ready : STD_LOGIC;
    signal grp_sign_fu_4023_input_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sign_fu_4023_input_r_ce0 : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_ap_start : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_ap_done : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_ap_idle : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_ap_ready : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_output_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_256_10_s_fu_4028_output_r_ce0 : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_output_r_we0 : STD_LOGIC;
    signal grp_dense_256_10_s_fu_4028_output_r_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_argmax_fu_4037_ap_start : STD_LOGIC;
    signal grp_argmax_fu_4037_ap_done : STD_LOGIC;
    signal grp_argmax_fu_4037_ap_idle : STD_LOGIC;
    signal grp_argmax_fu_4037_ap_ready : STD_LOGIC;
    signal grp_argmax_fu_4037_input_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_argmax_fu_4037_input_r_ce0 : STD_LOGIC;
    signal grp_argmax_fu_4037_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv1_f_fu_3412_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_max_pool_16_16_s_fu_3488_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_conv2_f_fu_3560_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_dense_512_256_s_fu_4015_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_sign_fu_4023_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_dense_256_10_s_fu_4028_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_argmax_fu_4037_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_return_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_block_state20_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dut_initialize_padded_memory_16_10_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_we0 : OUT STD_LOGIC;
        input_0_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_we0 : OUT STD_LOGIC;
        input_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_we0 : OUT STD_LOGIC;
        input_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_we0 : OUT STD_LOGIC;
        input_3_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_we0 : OUT STD_LOGIC;
        input_4_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_we0 : OUT STD_LOGIC;
        input_5_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_we0 : OUT STD_LOGIC;
        input_6_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_we0 : OUT STD_LOGIC;
        input_7_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_8_ce0 : OUT STD_LOGIC;
        input_8_we0 : OUT STD_LOGIC;
        input_8_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_9_ce0 : OUT STD_LOGIC;
        input_9_we0 : OUT STD_LOGIC;
        input_9_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_10_ce0 : OUT STD_LOGIC;
        input_10_we0 : OUT STD_LOGIC;
        input_10_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_11_ce0 : OUT STD_LOGIC;
        input_11_we0 : OUT STD_LOGIC;
        input_11_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_12_ce0 : OUT STD_LOGIC;
        input_12_we0 : OUT STD_LOGIC;
        input_12_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_13_ce0 : OUT STD_LOGIC;
        input_13_we0 : OUT STD_LOGIC;
        input_13_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_14_ce0 : OUT STD_LOGIC;
        input_14_we0 : OUT STD_LOGIC;
        input_14_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_15_ce0 : OUT STD_LOGIC;
        input_15_we0 : OUT STD_LOGIC;
        input_15_d0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component dut_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_padded_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_ce0 : OUT STD_LOGIC;
        input_padded_we0 : OUT STD_LOGIC;
        input_padded_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_1_ce0 : OUT STD_LOGIC;
        input_padded_1_we0 : OUT STD_LOGIC;
        input_padded_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_2_ce0 : OUT STD_LOGIC;
        input_padded_2_we0 : OUT STD_LOGIC;
        input_padded_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_3_ce0 : OUT STD_LOGIC;
        input_padded_3_we0 : OUT STD_LOGIC;
        input_padded_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_4_ce0 : OUT STD_LOGIC;
        input_padded_4_we0 : OUT STD_LOGIC;
        input_padded_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_5_ce0 : OUT STD_LOGIC;
        input_padded_5_we0 : OUT STD_LOGIC;
        input_padded_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_6_ce0 : OUT STD_LOGIC;
        input_padded_6_we0 : OUT STD_LOGIC;
        input_padded_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_7_ce0 : OUT STD_LOGIC;
        input_padded_7_we0 : OUT STD_LOGIC;
        input_padded_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_8_ce0 : OUT STD_LOGIC;
        input_padded_8_we0 : OUT STD_LOGIC;
        input_padded_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_9_ce0 : OUT STD_LOGIC;
        input_padded_9_we0 : OUT STD_LOGIC;
        input_padded_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_10_ce0 : OUT STD_LOGIC;
        input_padded_10_we0 : OUT STD_LOGIC;
        input_padded_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_11_ce0 : OUT STD_LOGIC;
        input_padded_11_we0 : OUT STD_LOGIC;
        input_padded_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_12_ce0 : OUT STD_LOGIC;
        input_padded_12_we0 : OUT STD_LOGIC;
        input_padded_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_13_ce0 : OUT STD_LOGIC;
        input_padded_13_we0 : OUT STD_LOGIC;
        input_padded_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_14_ce0 : OUT STD_LOGIC;
        input_padded_14_we0 : OUT STD_LOGIC;
        input_padded_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        input_padded_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_padded_15_ce0 : OUT STD_LOGIC;
        input_padded_15_we0 : OUT STD_LOGIC;
        input_padded_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_conv1_f IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_8_ce0 : OUT STD_LOGIC;
        input_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_9_ce0 : OUT STD_LOGIC;
        input_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_10_ce0 : OUT STD_LOGIC;
        input_10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_11_ce0 : OUT STD_LOGIC;
        input_11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_12_ce0 : OUT STD_LOGIC;
        input_12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_13_ce0 : OUT STD_LOGIC;
        input_13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_14_ce0 : OUT STD_LOGIC;
        input_14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_15_ce0 : OUT STD_LOGIC;
        input_15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_16_ce0 : OUT STD_LOGIC;
        input_16_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_0_0_ce0 : OUT STD_LOGIC;
        output_0_0_we0 : OUT STD_LOGIC;
        output_0_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_0_0_ce1 : OUT STD_LOGIC;
        output_0_0_we1 : OUT STD_LOGIC;
        output_0_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_0_1_ce0 : OUT STD_LOGIC;
        output_0_1_we0 : OUT STD_LOGIC;
        output_0_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_0_1_ce1 : OUT STD_LOGIC;
        output_0_1_we1 : OUT STD_LOGIC;
        output_0_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_0_ce0 : OUT STD_LOGIC;
        output_1_0_we0 : OUT STD_LOGIC;
        output_1_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_0_ce1 : OUT STD_LOGIC;
        output_1_0_we1 : OUT STD_LOGIC;
        output_1_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_1_ce0 : OUT STD_LOGIC;
        output_1_1_we0 : OUT STD_LOGIC;
        output_1_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_1_ce1 : OUT STD_LOGIC;
        output_1_1_we1 : OUT STD_LOGIC;
        output_1_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_0_ce0 : OUT STD_LOGIC;
        output_2_0_we0 : OUT STD_LOGIC;
        output_2_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_0_ce1 : OUT STD_LOGIC;
        output_2_0_we1 : OUT STD_LOGIC;
        output_2_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_1_ce0 : OUT STD_LOGIC;
        output_2_1_we0 : OUT STD_LOGIC;
        output_2_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_1_ce1 : OUT STD_LOGIC;
        output_2_1_we1 : OUT STD_LOGIC;
        output_2_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_0_ce0 : OUT STD_LOGIC;
        output_3_0_we0 : OUT STD_LOGIC;
        output_3_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_0_ce1 : OUT STD_LOGIC;
        output_3_0_we1 : OUT STD_LOGIC;
        output_3_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_1_ce0 : OUT STD_LOGIC;
        output_3_1_we0 : OUT STD_LOGIC;
        output_3_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_1_ce1 : OUT STD_LOGIC;
        output_3_1_we1 : OUT STD_LOGIC;
        output_3_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_0_ce0 : OUT STD_LOGIC;
        output_4_0_we0 : OUT STD_LOGIC;
        output_4_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_0_ce1 : OUT STD_LOGIC;
        output_4_0_we1 : OUT STD_LOGIC;
        output_4_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_1_ce0 : OUT STD_LOGIC;
        output_4_1_we0 : OUT STD_LOGIC;
        output_4_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_1_ce1 : OUT STD_LOGIC;
        output_4_1_we1 : OUT STD_LOGIC;
        output_4_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_0_ce0 : OUT STD_LOGIC;
        output_5_0_we0 : OUT STD_LOGIC;
        output_5_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_0_ce1 : OUT STD_LOGIC;
        output_5_0_we1 : OUT STD_LOGIC;
        output_5_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_1_ce0 : OUT STD_LOGIC;
        output_5_1_we0 : OUT STD_LOGIC;
        output_5_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_1_ce1 : OUT STD_LOGIC;
        output_5_1_we1 : OUT STD_LOGIC;
        output_5_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_0_ce0 : OUT STD_LOGIC;
        output_6_0_we0 : OUT STD_LOGIC;
        output_6_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_0_ce1 : OUT STD_LOGIC;
        output_6_0_we1 : OUT STD_LOGIC;
        output_6_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_1_ce0 : OUT STD_LOGIC;
        output_6_1_we0 : OUT STD_LOGIC;
        output_6_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_1_ce1 : OUT STD_LOGIC;
        output_6_1_we1 : OUT STD_LOGIC;
        output_6_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_0_ce0 : OUT STD_LOGIC;
        output_7_0_we0 : OUT STD_LOGIC;
        output_7_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_0_ce1 : OUT STD_LOGIC;
        output_7_0_we1 : OUT STD_LOGIC;
        output_7_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_1_ce0 : OUT STD_LOGIC;
        output_7_1_we0 : OUT STD_LOGIC;
        output_7_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_1_ce1 : OUT STD_LOGIC;
        output_7_1_we1 : OUT STD_LOGIC;
        output_7_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_0_ce0 : OUT STD_LOGIC;
        output_8_0_we0 : OUT STD_LOGIC;
        output_8_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_0_ce1 : OUT STD_LOGIC;
        output_8_0_we1 : OUT STD_LOGIC;
        output_8_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_1_ce0 : OUT STD_LOGIC;
        output_8_1_we0 : OUT STD_LOGIC;
        output_8_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_8_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_1_ce1 : OUT STD_LOGIC;
        output_8_1_we1 : OUT STD_LOGIC;
        output_8_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_0_ce0 : OUT STD_LOGIC;
        output_9_0_we0 : OUT STD_LOGIC;
        output_9_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_0_ce1 : OUT STD_LOGIC;
        output_9_0_we1 : OUT STD_LOGIC;
        output_9_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_1_ce0 : OUT STD_LOGIC;
        output_9_1_we0 : OUT STD_LOGIC;
        output_9_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_9_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_1_ce1 : OUT STD_LOGIC;
        output_9_1_we1 : OUT STD_LOGIC;
        output_9_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_0_ce0 : OUT STD_LOGIC;
        output_10_0_we0 : OUT STD_LOGIC;
        output_10_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_0_ce1 : OUT STD_LOGIC;
        output_10_0_we1 : OUT STD_LOGIC;
        output_10_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_1_ce0 : OUT STD_LOGIC;
        output_10_1_we0 : OUT STD_LOGIC;
        output_10_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_10_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_1_ce1 : OUT STD_LOGIC;
        output_10_1_we1 : OUT STD_LOGIC;
        output_10_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_0_ce0 : OUT STD_LOGIC;
        output_11_0_we0 : OUT STD_LOGIC;
        output_11_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_0_ce1 : OUT STD_LOGIC;
        output_11_0_we1 : OUT STD_LOGIC;
        output_11_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_1_ce0 : OUT STD_LOGIC;
        output_11_1_we0 : OUT STD_LOGIC;
        output_11_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_11_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_1_ce1 : OUT STD_LOGIC;
        output_11_1_we1 : OUT STD_LOGIC;
        output_11_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_0_ce0 : OUT STD_LOGIC;
        output_12_0_we0 : OUT STD_LOGIC;
        output_12_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_0_ce1 : OUT STD_LOGIC;
        output_12_0_we1 : OUT STD_LOGIC;
        output_12_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_1_ce0 : OUT STD_LOGIC;
        output_12_1_we0 : OUT STD_LOGIC;
        output_12_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_12_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_1_ce1 : OUT STD_LOGIC;
        output_12_1_we1 : OUT STD_LOGIC;
        output_12_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_0_ce0 : OUT STD_LOGIC;
        output_13_0_we0 : OUT STD_LOGIC;
        output_13_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_0_ce1 : OUT STD_LOGIC;
        output_13_0_we1 : OUT STD_LOGIC;
        output_13_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_1_ce0 : OUT STD_LOGIC;
        output_13_1_we0 : OUT STD_LOGIC;
        output_13_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_13_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_1_ce1 : OUT STD_LOGIC;
        output_13_1_we1 : OUT STD_LOGIC;
        output_13_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_0_ce0 : OUT STD_LOGIC;
        output_14_0_we0 : OUT STD_LOGIC;
        output_14_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_0_ce1 : OUT STD_LOGIC;
        output_14_0_we1 : OUT STD_LOGIC;
        output_14_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_1_ce0 : OUT STD_LOGIC;
        output_14_1_we0 : OUT STD_LOGIC;
        output_14_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_14_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_1_ce1 : OUT STD_LOGIC;
        output_14_1_we1 : OUT STD_LOGIC;
        output_14_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_0_ce0 : OUT STD_LOGIC;
        output_15_0_we0 : OUT STD_LOGIC;
        output_15_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_0_ce1 : OUT STD_LOGIC;
        output_15_0_we1 : OUT STD_LOGIC;
        output_15_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_1_ce0 : OUT STD_LOGIC;
        output_15_1_we0 : OUT STD_LOGIC;
        output_15_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_15_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_1_ce1 : OUT STD_LOGIC;
        output_15_1_we1 : OUT STD_LOGIC;
        output_15_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_max_pool_16_16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_0_ce0 : OUT STD_LOGIC;
        input_0_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_0_1_ce0 : OUT STD_LOGIC;
        input_0_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_0_ce0 : OUT STD_LOGIC;
        input_1_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_1_1_ce0 : OUT STD_LOGIC;
        input_1_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_0_ce0 : OUT STD_LOGIC;
        input_2_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_2_1_ce0 : OUT STD_LOGIC;
        input_2_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_3_0_ce0 : OUT STD_LOGIC;
        input_3_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_3_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_3_1_ce0 : OUT STD_LOGIC;
        input_3_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_4_0_ce0 : OUT STD_LOGIC;
        input_4_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_4_1_ce0 : OUT STD_LOGIC;
        input_4_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_5_0_ce0 : OUT STD_LOGIC;
        input_5_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_5_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_5_1_ce0 : OUT STD_LOGIC;
        input_5_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_6_0_ce0 : OUT STD_LOGIC;
        input_6_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_6_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_6_1_ce0 : OUT STD_LOGIC;
        input_6_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_7_0_ce0 : OUT STD_LOGIC;
        input_7_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_7_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_7_1_ce0 : OUT STD_LOGIC;
        input_7_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_8_0_ce0 : OUT STD_LOGIC;
        input_8_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_8_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_8_1_ce0 : OUT STD_LOGIC;
        input_8_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_9_0_ce0 : OUT STD_LOGIC;
        input_9_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_9_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_9_1_ce0 : OUT STD_LOGIC;
        input_9_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_10_0_ce0 : OUT STD_LOGIC;
        input_10_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_10_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_10_1_ce0 : OUT STD_LOGIC;
        input_10_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_11_0_ce0 : OUT STD_LOGIC;
        input_11_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_11_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_11_1_ce0 : OUT STD_LOGIC;
        input_11_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_12_0_ce0 : OUT STD_LOGIC;
        input_12_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_12_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_12_1_ce0 : OUT STD_LOGIC;
        input_12_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_13_0_ce0 : OUT STD_LOGIC;
        input_13_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_13_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_13_1_ce0 : OUT STD_LOGIC;
        input_13_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_14_0_ce0 : OUT STD_LOGIC;
        input_14_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_14_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_14_1_ce0 : OUT STD_LOGIC;
        input_14_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_15_0_ce0 : OUT STD_LOGIC;
        input_15_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        input_15_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_15_1_ce0 : OUT STD_LOGIC;
        input_15_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv1_pooled_padded_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_15_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_15_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_15_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_15_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_15_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_15_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_15_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_15_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_14_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_14_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_14_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_14_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_14_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_14_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_14_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_14_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_14_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_13_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_13_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_13_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_13_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_13_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_13_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_13_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_13_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_12_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_12_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_12_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_12_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_12_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_12_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_12_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_12_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_12_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_11_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_11_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_11_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_11_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_11_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_11_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_11_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_11_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_10_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_10_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_10_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_10_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_10_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_10_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_10_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_10_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_10_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_9_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_9_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_9_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_9_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_9_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_9_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_9_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_9_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_8_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_8_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_8_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_8_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_8_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_8_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_8_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_8_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_8_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_7_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_7_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_7_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_7_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_7_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_7_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_7_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_7_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_6_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_6_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_6_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_6_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_6_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_6_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_6_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_6_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_5_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_5_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_5_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_5_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_5_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_5_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_5_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_5_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_4_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_4_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_4_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_4_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_4_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_4_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_4_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_4_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_3_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_3_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_3_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_3_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_3_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_3_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_3_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_3_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_2_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_2_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_2_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_2_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_2_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_2_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_2_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_1_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_1_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_1_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_1_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_1_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_1_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_1_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_ce0 : OUT STD_LOGIC;
        conv1_pooled_padded_we0 : OUT STD_LOGIC;
        conv1_pooled_padded_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        conv1_pooled_padded_ce1 : OUT STD_LOGIC;
        conv1_pooled_padded_we1 : OUT STD_LOGIC;
        conv1_pooled_padded_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_padded_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv1_pooled_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_0_ce0 : OUT STD_LOGIC;
        conv1_pooled_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_1_ce0 : OUT STD_LOGIC;
        conv1_pooled_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_2_ce0 : OUT STD_LOGIC;
        conv1_pooled_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_3_ce0 : OUT STD_LOGIC;
        conv1_pooled_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_4_ce0 : OUT STD_LOGIC;
        conv1_pooled_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_5_ce0 : OUT STD_LOGIC;
        conv1_pooled_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_6_ce0 : OUT STD_LOGIC;
        conv1_pooled_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_pooled_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv1_pooled_7_ce0 : OUT STD_LOGIC;
        conv1_pooled_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_conv2_f IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_2_ce1 : OUT STD_LOGIC;
        input_2_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_3_ce1 : OUT STD_LOGIC;
        input_3_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_4_ce0 : OUT STD_LOGIC;
        input_4_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_4_ce1 : OUT STD_LOGIC;
        input_4_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_5_ce0 : OUT STD_LOGIC;
        input_5_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_5_ce1 : OUT STD_LOGIC;
        input_5_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_6_ce0 : OUT STD_LOGIC;
        input_6_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_6_ce1 : OUT STD_LOGIC;
        input_6_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_7_ce0 : OUT STD_LOGIC;
        input_7_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_7_ce1 : OUT STD_LOGIC;
        input_7_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_8_ce0 : OUT STD_LOGIC;
        input_8_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_8_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_8_ce1 : OUT STD_LOGIC;
        input_8_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_9_ce0 : OUT STD_LOGIC;
        input_9_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_9_ce1 : OUT STD_LOGIC;
        input_9_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_10_ce0 : OUT STD_LOGIC;
        input_10_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_10_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_10_ce1 : OUT STD_LOGIC;
        input_10_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_11_ce0 : OUT STD_LOGIC;
        input_11_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_11_ce1 : OUT STD_LOGIC;
        input_11_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_12_ce0 : OUT STD_LOGIC;
        input_12_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_12_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_12_ce1 : OUT STD_LOGIC;
        input_12_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_13_ce0 : OUT STD_LOGIC;
        input_13_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_13_ce1 : OUT STD_LOGIC;
        input_13_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_14_ce0 : OUT STD_LOGIC;
        input_14_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_14_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_14_ce1 : OUT STD_LOGIC;
        input_14_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_15_ce0 : OUT STD_LOGIC;
        input_15_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        input_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_15_ce1 : OUT STD_LOGIC;
        input_15_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        output_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_0_ce0 : OUT STD_LOGIC;
        output_0_0_we0 : OUT STD_LOGIC;
        output_0_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_1_ce0 : OUT STD_LOGIC;
        output_0_1_we0 : OUT STD_LOGIC;
        output_0_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_2_ce0 : OUT STD_LOGIC;
        output_0_2_we0 : OUT STD_LOGIC;
        output_0_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_3_ce0 : OUT STD_LOGIC;
        output_0_3_we0 : OUT STD_LOGIC;
        output_0_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_4_ce0 : OUT STD_LOGIC;
        output_0_4_we0 : OUT STD_LOGIC;
        output_0_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_5_ce0 : OUT STD_LOGIC;
        output_0_5_we0 : OUT STD_LOGIC;
        output_0_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_6_ce0 : OUT STD_LOGIC;
        output_0_6_we0 : OUT STD_LOGIC;
        output_0_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_0_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_7_ce0 : OUT STD_LOGIC;
        output_0_7_we0 : OUT STD_LOGIC;
        output_0_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_0_ce0 : OUT STD_LOGIC;
        output_1_0_we0 : OUT STD_LOGIC;
        output_1_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_1_ce0 : OUT STD_LOGIC;
        output_1_1_we0 : OUT STD_LOGIC;
        output_1_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_2_ce0 : OUT STD_LOGIC;
        output_1_2_we0 : OUT STD_LOGIC;
        output_1_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_3_ce0 : OUT STD_LOGIC;
        output_1_3_we0 : OUT STD_LOGIC;
        output_1_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_4_ce0 : OUT STD_LOGIC;
        output_1_4_we0 : OUT STD_LOGIC;
        output_1_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_5_ce0 : OUT STD_LOGIC;
        output_1_5_we0 : OUT STD_LOGIC;
        output_1_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_6_ce0 : OUT STD_LOGIC;
        output_1_6_we0 : OUT STD_LOGIC;
        output_1_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_1_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_1_7_ce0 : OUT STD_LOGIC;
        output_1_7_we0 : OUT STD_LOGIC;
        output_1_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_0_ce0 : OUT STD_LOGIC;
        output_2_0_we0 : OUT STD_LOGIC;
        output_2_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_1_ce0 : OUT STD_LOGIC;
        output_2_1_we0 : OUT STD_LOGIC;
        output_2_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_2_ce0 : OUT STD_LOGIC;
        output_2_2_we0 : OUT STD_LOGIC;
        output_2_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_3_ce0 : OUT STD_LOGIC;
        output_2_3_we0 : OUT STD_LOGIC;
        output_2_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_4_ce0 : OUT STD_LOGIC;
        output_2_4_we0 : OUT STD_LOGIC;
        output_2_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_5_ce0 : OUT STD_LOGIC;
        output_2_5_we0 : OUT STD_LOGIC;
        output_2_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_6_ce0 : OUT STD_LOGIC;
        output_2_6_we0 : OUT STD_LOGIC;
        output_2_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_2_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_2_7_ce0 : OUT STD_LOGIC;
        output_2_7_we0 : OUT STD_LOGIC;
        output_2_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_0_ce0 : OUT STD_LOGIC;
        output_3_0_we0 : OUT STD_LOGIC;
        output_3_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_1_ce0 : OUT STD_LOGIC;
        output_3_1_we0 : OUT STD_LOGIC;
        output_3_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_2_ce0 : OUT STD_LOGIC;
        output_3_2_we0 : OUT STD_LOGIC;
        output_3_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_3_ce0 : OUT STD_LOGIC;
        output_3_3_we0 : OUT STD_LOGIC;
        output_3_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_4_ce0 : OUT STD_LOGIC;
        output_3_4_we0 : OUT STD_LOGIC;
        output_3_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_5_ce0 : OUT STD_LOGIC;
        output_3_5_we0 : OUT STD_LOGIC;
        output_3_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_6_ce0 : OUT STD_LOGIC;
        output_3_6_we0 : OUT STD_LOGIC;
        output_3_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_3_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_3_7_ce0 : OUT STD_LOGIC;
        output_3_7_we0 : OUT STD_LOGIC;
        output_3_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_0_ce0 : OUT STD_LOGIC;
        output_4_0_we0 : OUT STD_LOGIC;
        output_4_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_1_ce0 : OUT STD_LOGIC;
        output_4_1_we0 : OUT STD_LOGIC;
        output_4_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_2_ce0 : OUT STD_LOGIC;
        output_4_2_we0 : OUT STD_LOGIC;
        output_4_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_3_ce0 : OUT STD_LOGIC;
        output_4_3_we0 : OUT STD_LOGIC;
        output_4_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_4_ce0 : OUT STD_LOGIC;
        output_4_4_we0 : OUT STD_LOGIC;
        output_4_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_5_ce0 : OUT STD_LOGIC;
        output_4_5_we0 : OUT STD_LOGIC;
        output_4_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_6_ce0 : OUT STD_LOGIC;
        output_4_6_we0 : OUT STD_LOGIC;
        output_4_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_4_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_4_7_ce0 : OUT STD_LOGIC;
        output_4_7_we0 : OUT STD_LOGIC;
        output_4_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_0_ce0 : OUT STD_LOGIC;
        output_5_0_we0 : OUT STD_LOGIC;
        output_5_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_1_ce0 : OUT STD_LOGIC;
        output_5_1_we0 : OUT STD_LOGIC;
        output_5_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_2_ce0 : OUT STD_LOGIC;
        output_5_2_we0 : OUT STD_LOGIC;
        output_5_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_3_ce0 : OUT STD_LOGIC;
        output_5_3_we0 : OUT STD_LOGIC;
        output_5_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_4_ce0 : OUT STD_LOGIC;
        output_5_4_we0 : OUT STD_LOGIC;
        output_5_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_5_ce0 : OUT STD_LOGIC;
        output_5_5_we0 : OUT STD_LOGIC;
        output_5_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_6_ce0 : OUT STD_LOGIC;
        output_5_6_we0 : OUT STD_LOGIC;
        output_5_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_5_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_5_7_ce0 : OUT STD_LOGIC;
        output_5_7_we0 : OUT STD_LOGIC;
        output_5_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_0_ce0 : OUT STD_LOGIC;
        output_6_0_we0 : OUT STD_LOGIC;
        output_6_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_1_ce0 : OUT STD_LOGIC;
        output_6_1_we0 : OUT STD_LOGIC;
        output_6_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_2_ce0 : OUT STD_LOGIC;
        output_6_2_we0 : OUT STD_LOGIC;
        output_6_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_3_ce0 : OUT STD_LOGIC;
        output_6_3_we0 : OUT STD_LOGIC;
        output_6_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_4_ce0 : OUT STD_LOGIC;
        output_6_4_we0 : OUT STD_LOGIC;
        output_6_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_5_ce0 : OUT STD_LOGIC;
        output_6_5_we0 : OUT STD_LOGIC;
        output_6_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_6_ce0 : OUT STD_LOGIC;
        output_6_6_we0 : OUT STD_LOGIC;
        output_6_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_6_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_6_7_ce0 : OUT STD_LOGIC;
        output_6_7_we0 : OUT STD_LOGIC;
        output_6_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_0_ce0 : OUT STD_LOGIC;
        output_7_0_we0 : OUT STD_LOGIC;
        output_7_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_1_ce0 : OUT STD_LOGIC;
        output_7_1_we0 : OUT STD_LOGIC;
        output_7_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_2_ce0 : OUT STD_LOGIC;
        output_7_2_we0 : OUT STD_LOGIC;
        output_7_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_3_ce0 : OUT STD_LOGIC;
        output_7_3_we0 : OUT STD_LOGIC;
        output_7_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_4_ce0 : OUT STD_LOGIC;
        output_7_4_we0 : OUT STD_LOGIC;
        output_7_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_5_ce0 : OUT STD_LOGIC;
        output_7_5_we0 : OUT STD_LOGIC;
        output_7_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_6_ce0 : OUT STD_LOGIC;
        output_7_6_we0 : OUT STD_LOGIC;
        output_7_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_7_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_7_7_ce0 : OUT STD_LOGIC;
        output_7_7_we0 : OUT STD_LOGIC;
        output_7_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_Pipeline_m_loop_x_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_0_ce0 : OUT STD_LOGIC;
        conv2_0_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_2_ce0 : OUT STD_LOGIC;
        conv2_0_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_4_ce0 : OUT STD_LOGIC;
        conv2_0_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_6_ce0 : OUT STD_LOGIC;
        conv2_0_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_0_ce0 : OUT STD_LOGIC;
        conv2_1_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_2_ce0 : OUT STD_LOGIC;
        conv2_1_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_4_ce0 : OUT STD_LOGIC;
        conv2_1_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_6_ce0 : OUT STD_LOGIC;
        conv2_1_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_1_ce0 : OUT STD_LOGIC;
        conv2_0_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_3_ce0 : OUT STD_LOGIC;
        conv2_0_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_5_ce0 : OUT STD_LOGIC;
        conv2_0_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_0_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_0_7_ce0 : OUT STD_LOGIC;
        conv2_0_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_1_ce0 : OUT STD_LOGIC;
        conv2_1_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_3_ce0 : OUT STD_LOGIC;
        conv2_1_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_5_ce0 : OUT STD_LOGIC;
        conv2_1_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_1_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_1_7_ce0 : OUT STD_LOGIC;
        conv2_1_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_0_ce0 : OUT STD_LOGIC;
        conv2_2_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_2_ce0 : OUT STD_LOGIC;
        conv2_2_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_4_ce0 : OUT STD_LOGIC;
        conv2_2_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_6_ce0 : OUT STD_LOGIC;
        conv2_2_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_0_ce0 : OUT STD_LOGIC;
        conv2_3_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_2_ce0 : OUT STD_LOGIC;
        conv2_3_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_4_ce0 : OUT STD_LOGIC;
        conv2_3_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_6_ce0 : OUT STD_LOGIC;
        conv2_3_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_1_ce0 : OUT STD_LOGIC;
        conv2_2_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_3_ce0 : OUT STD_LOGIC;
        conv2_2_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_5_ce0 : OUT STD_LOGIC;
        conv2_2_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_2_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_2_7_ce0 : OUT STD_LOGIC;
        conv2_2_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_1_ce0 : OUT STD_LOGIC;
        conv2_3_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_3_ce0 : OUT STD_LOGIC;
        conv2_3_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_5_ce0 : OUT STD_LOGIC;
        conv2_3_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_3_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_3_7_ce0 : OUT STD_LOGIC;
        conv2_3_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_0_ce0 : OUT STD_LOGIC;
        conv2_4_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_2_ce0 : OUT STD_LOGIC;
        conv2_4_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_4_ce0 : OUT STD_LOGIC;
        conv2_4_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_6_ce0 : OUT STD_LOGIC;
        conv2_4_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_0_ce0 : OUT STD_LOGIC;
        conv2_5_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_2_ce0 : OUT STD_LOGIC;
        conv2_5_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_4_ce0 : OUT STD_LOGIC;
        conv2_5_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_6_ce0 : OUT STD_LOGIC;
        conv2_5_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_1_ce0 : OUT STD_LOGIC;
        conv2_4_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_3_ce0 : OUT STD_LOGIC;
        conv2_4_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_5_ce0 : OUT STD_LOGIC;
        conv2_4_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_4_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_4_7_ce0 : OUT STD_LOGIC;
        conv2_4_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_1_ce0 : OUT STD_LOGIC;
        conv2_5_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_3_ce0 : OUT STD_LOGIC;
        conv2_5_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_5_ce0 : OUT STD_LOGIC;
        conv2_5_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_5_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_5_7_ce0 : OUT STD_LOGIC;
        conv2_5_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_0_ce0 : OUT STD_LOGIC;
        conv2_6_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_2_ce0 : OUT STD_LOGIC;
        conv2_6_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_4_ce0 : OUT STD_LOGIC;
        conv2_6_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_6_ce0 : OUT STD_LOGIC;
        conv2_6_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_0_ce0 : OUT STD_LOGIC;
        conv2_7_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_2_ce0 : OUT STD_LOGIC;
        conv2_7_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_4_ce0 : OUT STD_LOGIC;
        conv2_7_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_6_ce0 : OUT STD_LOGIC;
        conv2_7_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_1_ce0 : OUT STD_LOGIC;
        conv2_6_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_3_ce0 : OUT STD_LOGIC;
        conv2_6_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_5_ce0 : OUT STD_LOGIC;
        conv2_6_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_6_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_6_7_ce0 : OUT STD_LOGIC;
        conv2_6_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_1_ce0 : OUT STD_LOGIC;
        conv2_7_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_3_ce0 : OUT STD_LOGIC;
        conv2_7_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_5_ce0 : OUT STD_LOGIC;
        conv2_7_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_7_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        conv2_7_7_ce0 : OUT STD_LOGIC;
        conv2_7_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_ce0 : OUT STD_LOGIC;
        conv2_pooled_we0 : OUT STD_LOGIC;
        conv2_pooled_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_1_ce0 : OUT STD_LOGIC;
        conv2_pooled_1_we0 : OUT STD_LOGIC;
        conv2_pooled_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_2_ce0 : OUT STD_LOGIC;
        conv2_pooled_2_we0 : OUT STD_LOGIC;
        conv2_pooled_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_3_ce0 : OUT STD_LOGIC;
        conv2_pooled_3_we0 : OUT STD_LOGIC;
        conv2_pooled_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_Pipeline_outer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_pooled_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_ce0 : OUT STD_LOGIC;
        conv2_pooled_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_ce1 : OUT STD_LOGIC;
        conv2_pooled_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_ce2 : OUT STD_LOGIC;
        conv2_pooled_q2 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_ce3 : OUT STD_LOGIC;
        conv2_pooled_q3 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_1_ce0 : OUT STD_LOGIC;
        conv2_pooled_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_1_ce1 : OUT STD_LOGIC;
        conv2_pooled_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_1_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_1_ce2 : OUT STD_LOGIC;
        conv2_pooled_1_q2 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_1_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_1_ce3 : OUT STD_LOGIC;
        conv2_pooled_1_q3 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_2_ce0 : OUT STD_LOGIC;
        conv2_pooled_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_2_ce1 : OUT STD_LOGIC;
        conv2_pooled_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_2_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_2_ce2 : OUT STD_LOGIC;
        conv2_pooled_2_q2 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_2_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_2_ce3 : OUT STD_LOGIC;
        conv2_pooled_2_q3 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_3_ce0 : OUT STD_LOGIC;
        conv2_pooled_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_3_ce1 : OUT STD_LOGIC;
        conv2_pooled_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_3_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_3_ce2 : OUT STD_LOGIC;
        conv2_pooled_3_q2 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_pooled_3_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv2_pooled_3_ce3 : OUT STD_LOGIC;
        conv2_pooled_3_q3 : IN STD_LOGIC_VECTOR (0 downto 0);
        reshaped_out : OUT STD_LOGIC_VECTOR (511 downto 0);
        reshaped_out_ap_vld : OUT STD_LOGIC );
    end component;


    component dut_dense_512_256_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (511 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component dut_sign IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;


    component dut_dense_256_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (255 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component dut_argmax IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_conv1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (9 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address2 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address3 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (10 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    input_padded_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_address0,
        ce0 => input_padded_ce0,
        we0 => input_padded_we0,
        d0 => input_padded_d0,
        q0 => input_padded_q0);

    input_padded_1_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_1_address0,
        ce0 => input_padded_1_ce0,
        we0 => input_padded_1_we0,
        d0 => input_padded_1_d0,
        q0 => input_padded_1_q0);

    input_padded_2_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_2_address0,
        ce0 => input_padded_2_ce0,
        we0 => input_padded_2_we0,
        d0 => input_padded_2_d0,
        q0 => input_padded_2_q0);

    input_padded_3_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_3_address0,
        ce0 => input_padded_3_ce0,
        we0 => input_padded_3_we0,
        d0 => input_padded_3_d0,
        q0 => input_padded_3_q0);

    input_padded_4_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_4_address0,
        ce0 => input_padded_4_ce0,
        we0 => input_padded_4_we0,
        d0 => input_padded_4_d0,
        q0 => input_padded_4_q0);

    input_padded_5_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_5_address0,
        ce0 => input_padded_5_ce0,
        we0 => input_padded_5_we0,
        d0 => input_padded_5_d0,
        q0 => input_padded_5_q0);

    input_padded_6_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_6_address0,
        ce0 => input_padded_6_ce0,
        we0 => input_padded_6_we0,
        d0 => input_padded_6_d0,
        q0 => input_padded_6_q0);

    input_padded_7_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_7_address0,
        ce0 => input_padded_7_ce0,
        we0 => input_padded_7_we0,
        d0 => input_padded_7_d0,
        q0 => input_padded_7_q0);

    input_padded_8_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_8_address0,
        ce0 => input_padded_8_ce0,
        we0 => input_padded_8_we0,
        d0 => input_padded_8_d0,
        q0 => input_padded_8_q0);

    input_padded_9_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_9_address0,
        ce0 => input_padded_9_ce0,
        we0 => input_padded_9_we0,
        d0 => input_padded_9_d0,
        q0 => input_padded_9_q0);

    input_padded_10_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_10_address0,
        ce0 => input_padded_10_ce0,
        we0 => input_padded_10_we0,
        d0 => input_padded_10_d0,
        q0 => input_padded_10_q0);

    input_padded_11_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_11_address0,
        ce0 => input_padded_11_ce0,
        we0 => input_padded_11_we0,
        d0 => input_padded_11_d0,
        q0 => input_padded_11_q0);

    input_padded_12_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_12_address0,
        ce0 => input_padded_12_ce0,
        we0 => input_padded_12_we0,
        d0 => input_padded_12_d0,
        q0 => input_padded_12_q0);

    input_padded_13_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_13_address0,
        ce0 => input_padded_13_ce0,
        we0 => input_padded_13_we0,
        d0 => input_padded_13_d0,
        q0 => input_padded_13_q0);

    input_padded_14_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_14_address0,
        ce0 => input_padded_14_ce0,
        we0 => input_padded_14_we0,
        d0 => input_padded_14_d0,
        q0 => input_padded_14_q0);

    input_padded_15_U : component dut_bnn_xcel_input_padded_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 18,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_padded_15_address0,
        ce0 => input_padded_15_ce0,
        we0 => input_padded_15_we0,
        d0 => input_padded_15_d0,
        q0 => input_padded_15_q0);

    conv1_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_address0,
        ce0 => conv1_ce0,
        we0 => conv1_we0,
        d0 => grp_conv1_f_fu_3412_output_0_0_d0,
        q0 => conv1_q0,
        address1 => grp_conv1_f_fu_3412_output_0_0_address1,
        ce1 => conv1_ce1,
        we1 => conv1_we1,
        d1 => grp_conv1_f_fu_3412_output_0_0_d1);

    conv1_1_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_1_address0,
        ce0 => conv1_1_ce0,
        we0 => conv1_1_we0,
        d0 => grp_conv1_f_fu_3412_output_0_1_d0,
        q0 => conv1_1_q0,
        address1 => grp_conv1_f_fu_3412_output_0_1_address1,
        ce1 => conv1_1_ce1,
        we1 => conv1_1_we1,
        d1 => grp_conv1_f_fu_3412_output_0_1_d1);

    conv1_2_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_2_address0,
        ce0 => conv1_2_ce0,
        we0 => conv1_2_we0,
        d0 => grp_conv1_f_fu_3412_output_1_0_d0,
        q0 => conv1_2_q0,
        address1 => grp_conv1_f_fu_3412_output_1_0_address1,
        ce1 => conv1_2_ce1,
        we1 => conv1_2_we1,
        d1 => grp_conv1_f_fu_3412_output_1_0_d1);

    conv1_3_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_3_address0,
        ce0 => conv1_3_ce0,
        we0 => conv1_3_we0,
        d0 => grp_conv1_f_fu_3412_output_1_1_d0,
        q0 => conv1_3_q0,
        address1 => grp_conv1_f_fu_3412_output_1_1_address1,
        ce1 => conv1_3_ce1,
        we1 => conv1_3_we1,
        d1 => grp_conv1_f_fu_3412_output_1_1_d1);

    conv1_4_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_4_address0,
        ce0 => conv1_4_ce0,
        we0 => conv1_4_we0,
        d0 => grp_conv1_f_fu_3412_output_2_0_d0,
        q0 => conv1_4_q0,
        address1 => grp_conv1_f_fu_3412_output_2_0_address1,
        ce1 => conv1_4_ce1,
        we1 => conv1_4_we1,
        d1 => grp_conv1_f_fu_3412_output_2_0_d1);

    conv1_5_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_5_address0,
        ce0 => conv1_5_ce0,
        we0 => conv1_5_we0,
        d0 => grp_conv1_f_fu_3412_output_2_1_d0,
        q0 => conv1_5_q0,
        address1 => grp_conv1_f_fu_3412_output_2_1_address1,
        ce1 => conv1_5_ce1,
        we1 => conv1_5_we1,
        d1 => grp_conv1_f_fu_3412_output_2_1_d1);

    conv1_6_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_6_address0,
        ce0 => conv1_6_ce0,
        we0 => conv1_6_we0,
        d0 => grp_conv1_f_fu_3412_output_3_0_d0,
        q0 => conv1_6_q0,
        address1 => grp_conv1_f_fu_3412_output_3_0_address1,
        ce1 => conv1_6_ce1,
        we1 => conv1_6_we1,
        d1 => grp_conv1_f_fu_3412_output_3_0_d1);

    conv1_7_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_7_address0,
        ce0 => conv1_7_ce0,
        we0 => conv1_7_we0,
        d0 => grp_conv1_f_fu_3412_output_3_1_d0,
        q0 => conv1_7_q0,
        address1 => grp_conv1_f_fu_3412_output_3_1_address1,
        ce1 => conv1_7_ce1,
        we1 => conv1_7_we1,
        d1 => grp_conv1_f_fu_3412_output_3_1_d1);

    conv1_8_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_8_address0,
        ce0 => conv1_8_ce0,
        we0 => conv1_8_we0,
        d0 => grp_conv1_f_fu_3412_output_4_0_d0,
        q0 => conv1_8_q0,
        address1 => grp_conv1_f_fu_3412_output_4_0_address1,
        ce1 => conv1_8_ce1,
        we1 => conv1_8_we1,
        d1 => grp_conv1_f_fu_3412_output_4_0_d1);

    conv1_9_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_9_address0,
        ce0 => conv1_9_ce0,
        we0 => conv1_9_we0,
        d0 => grp_conv1_f_fu_3412_output_4_1_d0,
        q0 => conv1_9_q0,
        address1 => grp_conv1_f_fu_3412_output_4_1_address1,
        ce1 => conv1_9_ce1,
        we1 => conv1_9_we1,
        d1 => grp_conv1_f_fu_3412_output_4_1_d1);

    conv1_10_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_10_address0,
        ce0 => conv1_10_ce0,
        we0 => conv1_10_we0,
        d0 => grp_conv1_f_fu_3412_output_5_0_d0,
        q0 => conv1_10_q0,
        address1 => grp_conv1_f_fu_3412_output_5_0_address1,
        ce1 => conv1_10_ce1,
        we1 => conv1_10_we1,
        d1 => grp_conv1_f_fu_3412_output_5_0_d1);

    conv1_11_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_11_address0,
        ce0 => conv1_11_ce0,
        we0 => conv1_11_we0,
        d0 => grp_conv1_f_fu_3412_output_5_1_d0,
        q0 => conv1_11_q0,
        address1 => grp_conv1_f_fu_3412_output_5_1_address1,
        ce1 => conv1_11_ce1,
        we1 => conv1_11_we1,
        d1 => grp_conv1_f_fu_3412_output_5_1_d1);

    conv1_12_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_12_address0,
        ce0 => conv1_12_ce0,
        we0 => conv1_12_we0,
        d0 => grp_conv1_f_fu_3412_output_6_0_d0,
        q0 => conv1_12_q0,
        address1 => grp_conv1_f_fu_3412_output_6_0_address1,
        ce1 => conv1_12_ce1,
        we1 => conv1_12_we1,
        d1 => grp_conv1_f_fu_3412_output_6_0_d1);

    conv1_13_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_13_address0,
        ce0 => conv1_13_ce0,
        we0 => conv1_13_we0,
        d0 => grp_conv1_f_fu_3412_output_6_1_d0,
        q0 => conv1_13_q0,
        address1 => grp_conv1_f_fu_3412_output_6_1_address1,
        ce1 => conv1_13_ce1,
        we1 => conv1_13_we1,
        d1 => grp_conv1_f_fu_3412_output_6_1_d1);

    conv1_14_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_14_address0,
        ce0 => conv1_14_ce0,
        we0 => conv1_14_we0,
        d0 => grp_conv1_f_fu_3412_output_7_0_d0,
        q0 => conv1_14_q0,
        address1 => grp_conv1_f_fu_3412_output_7_0_address1,
        ce1 => conv1_14_ce1,
        we1 => conv1_14_we1,
        d1 => grp_conv1_f_fu_3412_output_7_0_d1);

    conv1_15_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_15_address0,
        ce0 => conv1_15_ce0,
        we0 => conv1_15_we0,
        d0 => grp_conv1_f_fu_3412_output_7_1_d0,
        q0 => conv1_15_q0,
        address1 => grp_conv1_f_fu_3412_output_7_1_address1,
        ce1 => conv1_15_ce1,
        we1 => conv1_15_we1,
        d1 => grp_conv1_f_fu_3412_output_7_1_d1);

    conv1_16_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_16_address0,
        ce0 => conv1_16_ce0,
        we0 => conv1_16_we0,
        d0 => grp_conv1_f_fu_3412_output_8_0_d0,
        q0 => conv1_16_q0,
        address1 => grp_conv1_f_fu_3412_output_8_0_address1,
        ce1 => conv1_16_ce1,
        we1 => conv1_16_we1,
        d1 => grp_conv1_f_fu_3412_output_8_0_d1);

    conv1_17_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_17_address0,
        ce0 => conv1_17_ce0,
        we0 => conv1_17_we0,
        d0 => grp_conv1_f_fu_3412_output_8_1_d0,
        q0 => conv1_17_q0,
        address1 => grp_conv1_f_fu_3412_output_8_1_address1,
        ce1 => conv1_17_ce1,
        we1 => conv1_17_we1,
        d1 => grp_conv1_f_fu_3412_output_8_1_d1);

    conv1_18_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_18_address0,
        ce0 => conv1_18_ce0,
        we0 => conv1_18_we0,
        d0 => grp_conv1_f_fu_3412_output_9_0_d0,
        q0 => conv1_18_q0,
        address1 => grp_conv1_f_fu_3412_output_9_0_address1,
        ce1 => conv1_18_ce1,
        we1 => conv1_18_we1,
        d1 => grp_conv1_f_fu_3412_output_9_0_d1);

    conv1_19_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_19_address0,
        ce0 => conv1_19_ce0,
        we0 => conv1_19_we0,
        d0 => grp_conv1_f_fu_3412_output_9_1_d0,
        q0 => conv1_19_q0,
        address1 => grp_conv1_f_fu_3412_output_9_1_address1,
        ce1 => conv1_19_ce1,
        we1 => conv1_19_we1,
        d1 => grp_conv1_f_fu_3412_output_9_1_d1);

    conv1_20_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_20_address0,
        ce0 => conv1_20_ce0,
        we0 => conv1_20_we0,
        d0 => grp_conv1_f_fu_3412_output_10_0_d0,
        q0 => conv1_20_q0,
        address1 => grp_conv1_f_fu_3412_output_10_0_address1,
        ce1 => conv1_20_ce1,
        we1 => conv1_20_we1,
        d1 => grp_conv1_f_fu_3412_output_10_0_d1);

    conv1_21_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_21_address0,
        ce0 => conv1_21_ce0,
        we0 => conv1_21_we0,
        d0 => grp_conv1_f_fu_3412_output_10_1_d0,
        q0 => conv1_21_q0,
        address1 => grp_conv1_f_fu_3412_output_10_1_address1,
        ce1 => conv1_21_ce1,
        we1 => conv1_21_we1,
        d1 => grp_conv1_f_fu_3412_output_10_1_d1);

    conv1_22_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_22_address0,
        ce0 => conv1_22_ce0,
        we0 => conv1_22_we0,
        d0 => grp_conv1_f_fu_3412_output_11_0_d0,
        q0 => conv1_22_q0,
        address1 => grp_conv1_f_fu_3412_output_11_0_address1,
        ce1 => conv1_22_ce1,
        we1 => conv1_22_we1,
        d1 => grp_conv1_f_fu_3412_output_11_0_d1);

    conv1_23_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_23_address0,
        ce0 => conv1_23_ce0,
        we0 => conv1_23_we0,
        d0 => grp_conv1_f_fu_3412_output_11_1_d0,
        q0 => conv1_23_q0,
        address1 => grp_conv1_f_fu_3412_output_11_1_address1,
        ce1 => conv1_23_ce1,
        we1 => conv1_23_we1,
        d1 => grp_conv1_f_fu_3412_output_11_1_d1);

    conv1_24_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_24_address0,
        ce0 => conv1_24_ce0,
        we0 => conv1_24_we0,
        d0 => grp_conv1_f_fu_3412_output_12_0_d0,
        q0 => conv1_24_q0,
        address1 => grp_conv1_f_fu_3412_output_12_0_address1,
        ce1 => conv1_24_ce1,
        we1 => conv1_24_we1,
        d1 => grp_conv1_f_fu_3412_output_12_0_d1);

    conv1_25_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_25_address0,
        ce0 => conv1_25_ce0,
        we0 => conv1_25_we0,
        d0 => grp_conv1_f_fu_3412_output_12_1_d0,
        q0 => conv1_25_q0,
        address1 => grp_conv1_f_fu_3412_output_12_1_address1,
        ce1 => conv1_25_ce1,
        we1 => conv1_25_we1,
        d1 => grp_conv1_f_fu_3412_output_12_1_d1);

    conv1_26_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_26_address0,
        ce0 => conv1_26_ce0,
        we0 => conv1_26_we0,
        d0 => grp_conv1_f_fu_3412_output_13_0_d0,
        q0 => conv1_26_q0,
        address1 => grp_conv1_f_fu_3412_output_13_0_address1,
        ce1 => conv1_26_ce1,
        we1 => conv1_26_we1,
        d1 => grp_conv1_f_fu_3412_output_13_0_d1);

    conv1_27_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_27_address0,
        ce0 => conv1_27_ce0,
        we0 => conv1_27_we0,
        d0 => grp_conv1_f_fu_3412_output_13_1_d0,
        q0 => conv1_27_q0,
        address1 => grp_conv1_f_fu_3412_output_13_1_address1,
        ce1 => conv1_27_ce1,
        we1 => conv1_27_we1,
        d1 => grp_conv1_f_fu_3412_output_13_1_d1);

    conv1_28_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_28_address0,
        ce0 => conv1_28_ce0,
        we0 => conv1_28_we0,
        d0 => grp_conv1_f_fu_3412_output_14_0_d0,
        q0 => conv1_28_q0,
        address1 => grp_conv1_f_fu_3412_output_14_0_address1,
        ce1 => conv1_28_ce1,
        we1 => conv1_28_we1,
        d1 => grp_conv1_f_fu_3412_output_14_0_d1);

    conv1_29_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_29_address0,
        ce0 => conv1_29_ce0,
        we0 => conv1_29_we0,
        d0 => grp_conv1_f_fu_3412_output_14_1_d0,
        q0 => conv1_29_q0,
        address1 => grp_conv1_f_fu_3412_output_14_1_address1,
        ce1 => conv1_29_ce1,
        we1 => conv1_29_we1,
        d1 => grp_conv1_f_fu_3412_output_14_1_d1);

    conv1_30_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_30_address0,
        ce0 => conv1_30_ce0,
        we0 => conv1_30_we0,
        d0 => grp_conv1_f_fu_3412_output_15_0_d0,
        q0 => conv1_30_q0,
        address1 => grp_conv1_f_fu_3412_output_15_0_address1,
        ce1 => conv1_30_ce1,
        we1 => conv1_30_we1,
        d1 => grp_conv1_f_fu_3412_output_15_0_d1);

    conv1_31_U : component dut_bnn_xcel_conv1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_31_address0,
        ce0 => conv1_31_ce0,
        we0 => conv1_31_we0,
        d0 => grp_conv1_f_fu_3412_output_15_1_d0,
        q0 => conv1_31_q0,
        address1 => grp_conv1_f_fu_3412_output_15_1_address1,
        ce1 => conv1_31_ce1,
        we1 => conv1_31_we1,
        d1 => grp_conv1_f_fu_3412_output_15_1_d1);

    conv1_pooled_0_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_0_address0,
        ce0 => conv1_pooled_0_ce0,
        we0 => conv1_pooled_0_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_0_d0,
        q0 => conv1_pooled_0_q0);

    conv1_pooled_1_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_1_address0,
        ce0 => conv1_pooled_1_ce0,
        we0 => conv1_pooled_1_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_1_d0,
        q0 => conv1_pooled_1_q0);

    conv1_pooled_2_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_2_address0,
        ce0 => conv1_pooled_2_ce0,
        we0 => conv1_pooled_2_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_2_d0,
        q0 => conv1_pooled_2_q0);

    conv1_pooled_3_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_3_address0,
        ce0 => conv1_pooled_3_ce0,
        we0 => conv1_pooled_3_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_3_d0,
        q0 => conv1_pooled_3_q0);

    conv1_pooled_4_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_4_address0,
        ce0 => conv1_pooled_4_ce0,
        we0 => conv1_pooled_4_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_4_d0,
        q0 => conv1_pooled_4_q0);

    conv1_pooled_5_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_5_address0,
        ce0 => conv1_pooled_5_ce0,
        we0 => conv1_pooled_5_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_5_d0,
        q0 => conv1_pooled_5_q0);

    conv1_pooled_6_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_6_address0,
        ce0 => conv1_pooled_6_ce0,
        we0 => conv1_pooled_6_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_6_d0,
        q0 => conv1_pooled_6_q0);

    conv1_pooled_7_U : component dut_bnn_xcel_conv1_pooled_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_7_address0,
        ce0 => conv1_pooled_7_ce0,
        we0 => conv1_pooled_7_we0,
        d0 => grp_max_pool_16_16_s_fu_3488_output_7_d0,
        q0 => conv1_pooled_7_q0);

    conv1_pooled_padded_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_address0,
        ce0 => conv1_pooled_padded_ce0,
        we0 => conv1_pooled_padded_we0,
        d0 => conv1_pooled_padded_d0,
        q0 => conv1_pooled_padded_q0,
        address1 => conv1_pooled_padded_address1,
        ce1 => conv1_pooled_padded_ce1,
        we1 => conv1_pooled_padded_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d1,
        q1 => conv1_pooled_padded_q1);

    conv1_pooled_padded_1_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_1_address0,
        ce0 => conv1_pooled_padded_1_ce0,
        we0 => conv1_pooled_padded_1_we0,
        d0 => conv1_pooled_padded_1_d0,
        q0 => conv1_pooled_padded_1_q0,
        address1 => conv1_pooled_padded_1_address1,
        ce1 => conv1_pooled_padded_1_ce1,
        we1 => conv1_pooled_padded_1_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d1,
        q1 => conv1_pooled_padded_1_q1);

    conv1_pooled_padded_2_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_2_address0,
        ce0 => conv1_pooled_padded_2_ce0,
        we0 => conv1_pooled_padded_2_we0,
        d0 => conv1_pooled_padded_2_d0,
        q0 => conv1_pooled_padded_2_q0,
        address1 => conv1_pooled_padded_2_address1,
        ce1 => conv1_pooled_padded_2_ce1,
        we1 => conv1_pooled_padded_2_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d1,
        q1 => conv1_pooled_padded_2_q1);

    conv1_pooled_padded_3_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_3_address0,
        ce0 => conv1_pooled_padded_3_ce0,
        we0 => conv1_pooled_padded_3_we0,
        d0 => conv1_pooled_padded_3_d0,
        q0 => conv1_pooled_padded_3_q0,
        address1 => conv1_pooled_padded_3_address1,
        ce1 => conv1_pooled_padded_3_ce1,
        we1 => conv1_pooled_padded_3_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d1,
        q1 => conv1_pooled_padded_3_q1);

    conv1_pooled_padded_4_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_4_address0,
        ce0 => conv1_pooled_padded_4_ce0,
        we0 => conv1_pooled_padded_4_we0,
        d0 => conv1_pooled_padded_4_d0,
        q0 => conv1_pooled_padded_4_q0,
        address1 => conv1_pooled_padded_4_address1,
        ce1 => conv1_pooled_padded_4_ce1,
        we1 => conv1_pooled_padded_4_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d1,
        q1 => conv1_pooled_padded_4_q1);

    conv1_pooled_padded_5_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_5_address0,
        ce0 => conv1_pooled_padded_5_ce0,
        we0 => conv1_pooled_padded_5_we0,
        d0 => conv1_pooled_padded_5_d0,
        q0 => conv1_pooled_padded_5_q0,
        address1 => conv1_pooled_padded_5_address1,
        ce1 => conv1_pooled_padded_5_ce1,
        we1 => conv1_pooled_padded_5_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d1,
        q1 => conv1_pooled_padded_5_q1);

    conv1_pooled_padded_6_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_6_address0,
        ce0 => conv1_pooled_padded_6_ce0,
        we0 => conv1_pooled_padded_6_we0,
        d0 => conv1_pooled_padded_6_d0,
        q0 => conv1_pooled_padded_6_q0,
        address1 => conv1_pooled_padded_6_address1,
        ce1 => conv1_pooled_padded_6_ce1,
        we1 => conv1_pooled_padded_6_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d1,
        q1 => conv1_pooled_padded_6_q1);

    conv1_pooled_padded_7_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_7_address0,
        ce0 => conv1_pooled_padded_7_ce0,
        we0 => conv1_pooled_padded_7_we0,
        d0 => conv1_pooled_padded_7_d0,
        q0 => conv1_pooled_padded_7_q0,
        address1 => conv1_pooled_padded_7_address1,
        ce1 => conv1_pooled_padded_7_ce1,
        we1 => conv1_pooled_padded_7_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d1,
        q1 => conv1_pooled_padded_7_q1);

    conv1_pooled_padded_8_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_8_address0,
        ce0 => conv1_pooled_padded_8_ce0,
        we0 => conv1_pooled_padded_8_we0,
        d0 => conv1_pooled_padded_8_d0,
        q0 => conv1_pooled_padded_8_q0,
        address1 => conv1_pooled_padded_8_address1,
        ce1 => conv1_pooled_padded_8_ce1,
        we1 => conv1_pooled_padded_8_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d1,
        q1 => conv1_pooled_padded_8_q1);

    conv1_pooled_padded_9_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_9_address0,
        ce0 => conv1_pooled_padded_9_ce0,
        we0 => conv1_pooled_padded_9_we0,
        d0 => conv1_pooled_padded_9_d0,
        q0 => conv1_pooled_padded_9_q0,
        address1 => conv1_pooled_padded_9_address1,
        ce1 => conv1_pooled_padded_9_ce1,
        we1 => conv1_pooled_padded_9_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d1,
        q1 => conv1_pooled_padded_9_q1);

    conv1_pooled_padded_10_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_10_address0,
        ce0 => conv1_pooled_padded_10_ce0,
        we0 => conv1_pooled_padded_10_we0,
        d0 => conv1_pooled_padded_10_d0,
        q0 => conv1_pooled_padded_10_q0,
        address1 => conv1_pooled_padded_10_address1,
        ce1 => conv1_pooled_padded_10_ce1,
        we1 => conv1_pooled_padded_10_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d1,
        q1 => conv1_pooled_padded_10_q1);

    conv1_pooled_padded_11_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_11_address0,
        ce0 => conv1_pooled_padded_11_ce0,
        we0 => conv1_pooled_padded_11_we0,
        d0 => conv1_pooled_padded_11_d0,
        q0 => conv1_pooled_padded_11_q0,
        address1 => conv1_pooled_padded_11_address1,
        ce1 => conv1_pooled_padded_11_ce1,
        we1 => conv1_pooled_padded_11_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d1,
        q1 => conv1_pooled_padded_11_q1);

    conv1_pooled_padded_12_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_12_address0,
        ce0 => conv1_pooled_padded_12_ce0,
        we0 => conv1_pooled_padded_12_we0,
        d0 => conv1_pooled_padded_12_d0,
        q0 => conv1_pooled_padded_12_q0,
        address1 => conv1_pooled_padded_12_address1,
        ce1 => conv1_pooled_padded_12_ce1,
        we1 => conv1_pooled_padded_12_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d1,
        q1 => conv1_pooled_padded_12_q1);

    conv1_pooled_padded_13_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_13_address0,
        ce0 => conv1_pooled_padded_13_ce0,
        we0 => conv1_pooled_padded_13_we0,
        d0 => conv1_pooled_padded_13_d0,
        q0 => conv1_pooled_padded_13_q0,
        address1 => conv1_pooled_padded_13_address1,
        ce1 => conv1_pooled_padded_13_ce1,
        we1 => conv1_pooled_padded_13_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d1,
        q1 => conv1_pooled_padded_13_q1);

    conv1_pooled_padded_14_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_14_address0,
        ce0 => conv1_pooled_padded_14_ce0,
        we0 => conv1_pooled_padded_14_we0,
        d0 => conv1_pooled_padded_14_d0,
        q0 => conv1_pooled_padded_14_q0,
        address1 => conv1_pooled_padded_14_address1,
        ce1 => conv1_pooled_padded_14_ce1,
        we1 => conv1_pooled_padded_14_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d1,
        q1 => conv1_pooled_padded_14_q1);

    conv1_pooled_padded_15_U : component dut_bnn_xcel_conv1_pooled_padded_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_pooled_padded_15_address0,
        ce0 => conv1_pooled_padded_15_ce0,
        we0 => conv1_pooled_padded_15_we0,
        d0 => conv1_pooled_padded_15_d0,
        q0 => conv1_pooled_padded_15_q0,
        address1 => conv1_pooled_padded_15_address1,
        ce1 => conv1_pooled_padded_15_ce1,
        we1 => conv1_pooled_padded_15_we1,
        d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d1,
        q1 => conv1_pooled_padded_15_q1);

    conv2_0_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_0_address0,
        ce0 => conv2_0_0_ce0,
        we0 => conv2_0_0_we0,
        d0 => grp_conv2_f_fu_3560_output_0_0_d0,
        q0 => conv2_0_0_q0);

    conv2_0_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_1_address0,
        ce0 => conv2_0_1_ce0,
        we0 => conv2_0_1_we0,
        d0 => grp_conv2_f_fu_3560_output_0_1_d0,
        q0 => conv2_0_1_q0);

    conv2_0_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_2_address0,
        ce0 => conv2_0_2_ce0,
        we0 => conv2_0_2_we0,
        d0 => grp_conv2_f_fu_3560_output_0_2_d0,
        q0 => conv2_0_2_q0);

    conv2_0_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_3_address0,
        ce0 => conv2_0_3_ce0,
        we0 => conv2_0_3_we0,
        d0 => grp_conv2_f_fu_3560_output_0_3_d0,
        q0 => conv2_0_3_q0);

    conv2_0_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_4_address0,
        ce0 => conv2_0_4_ce0,
        we0 => conv2_0_4_we0,
        d0 => grp_conv2_f_fu_3560_output_0_4_d0,
        q0 => conv2_0_4_q0);

    conv2_0_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_5_address0,
        ce0 => conv2_0_5_ce0,
        we0 => conv2_0_5_we0,
        d0 => grp_conv2_f_fu_3560_output_0_5_d0,
        q0 => conv2_0_5_q0);

    conv2_0_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_6_address0,
        ce0 => conv2_0_6_ce0,
        we0 => conv2_0_6_we0,
        d0 => grp_conv2_f_fu_3560_output_0_6_d0,
        q0 => conv2_0_6_q0);

    conv2_0_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_7_address0,
        ce0 => conv2_0_7_ce0,
        we0 => conv2_0_7_we0,
        d0 => grp_conv2_f_fu_3560_output_0_7_d0,
        q0 => conv2_0_7_q0);

    conv2_1_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_0_address0,
        ce0 => conv2_1_0_ce0,
        we0 => conv2_1_0_we0,
        d0 => grp_conv2_f_fu_3560_output_1_0_d0,
        q0 => conv2_1_0_q0);

    conv2_1_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_1_address0,
        ce0 => conv2_1_1_ce0,
        we0 => conv2_1_1_we0,
        d0 => grp_conv2_f_fu_3560_output_1_1_d0,
        q0 => conv2_1_1_q0);

    conv2_1_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_2_address0,
        ce0 => conv2_1_2_ce0,
        we0 => conv2_1_2_we0,
        d0 => grp_conv2_f_fu_3560_output_1_2_d0,
        q0 => conv2_1_2_q0);

    conv2_1_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_3_address0,
        ce0 => conv2_1_3_ce0,
        we0 => conv2_1_3_we0,
        d0 => grp_conv2_f_fu_3560_output_1_3_d0,
        q0 => conv2_1_3_q0);

    conv2_1_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_4_address0,
        ce0 => conv2_1_4_ce0,
        we0 => conv2_1_4_we0,
        d0 => grp_conv2_f_fu_3560_output_1_4_d0,
        q0 => conv2_1_4_q0);

    conv2_1_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_5_address0,
        ce0 => conv2_1_5_ce0,
        we0 => conv2_1_5_we0,
        d0 => grp_conv2_f_fu_3560_output_1_5_d0,
        q0 => conv2_1_5_q0);

    conv2_1_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_6_address0,
        ce0 => conv2_1_6_ce0,
        we0 => conv2_1_6_we0,
        d0 => grp_conv2_f_fu_3560_output_1_6_d0,
        q0 => conv2_1_6_q0);

    conv2_1_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_1_7_address0,
        ce0 => conv2_1_7_ce0,
        we0 => conv2_1_7_we0,
        d0 => grp_conv2_f_fu_3560_output_1_7_d0,
        q0 => conv2_1_7_q0);

    conv2_2_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_0_address0,
        ce0 => conv2_2_0_ce0,
        we0 => conv2_2_0_we0,
        d0 => grp_conv2_f_fu_3560_output_2_0_d0,
        q0 => conv2_2_0_q0);

    conv2_2_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_1_address0,
        ce0 => conv2_2_1_ce0,
        we0 => conv2_2_1_we0,
        d0 => grp_conv2_f_fu_3560_output_2_1_d0,
        q0 => conv2_2_1_q0);

    conv2_2_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_2_address0,
        ce0 => conv2_2_2_ce0,
        we0 => conv2_2_2_we0,
        d0 => grp_conv2_f_fu_3560_output_2_2_d0,
        q0 => conv2_2_2_q0);

    conv2_2_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_3_address0,
        ce0 => conv2_2_3_ce0,
        we0 => conv2_2_3_we0,
        d0 => grp_conv2_f_fu_3560_output_2_3_d0,
        q0 => conv2_2_3_q0);

    conv2_2_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_4_address0,
        ce0 => conv2_2_4_ce0,
        we0 => conv2_2_4_we0,
        d0 => grp_conv2_f_fu_3560_output_2_4_d0,
        q0 => conv2_2_4_q0);

    conv2_2_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_5_address0,
        ce0 => conv2_2_5_ce0,
        we0 => conv2_2_5_we0,
        d0 => grp_conv2_f_fu_3560_output_2_5_d0,
        q0 => conv2_2_5_q0);

    conv2_2_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_6_address0,
        ce0 => conv2_2_6_ce0,
        we0 => conv2_2_6_we0,
        d0 => grp_conv2_f_fu_3560_output_2_6_d0,
        q0 => conv2_2_6_q0);

    conv2_2_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_2_7_address0,
        ce0 => conv2_2_7_ce0,
        we0 => conv2_2_7_we0,
        d0 => grp_conv2_f_fu_3560_output_2_7_d0,
        q0 => conv2_2_7_q0);

    conv2_3_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_0_address0,
        ce0 => conv2_3_0_ce0,
        we0 => conv2_3_0_we0,
        d0 => grp_conv2_f_fu_3560_output_3_0_d0,
        q0 => conv2_3_0_q0);

    conv2_3_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_1_address0,
        ce0 => conv2_3_1_ce0,
        we0 => conv2_3_1_we0,
        d0 => grp_conv2_f_fu_3560_output_3_1_d0,
        q0 => conv2_3_1_q0);

    conv2_3_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_2_address0,
        ce0 => conv2_3_2_ce0,
        we0 => conv2_3_2_we0,
        d0 => grp_conv2_f_fu_3560_output_3_2_d0,
        q0 => conv2_3_2_q0);

    conv2_3_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_3_address0,
        ce0 => conv2_3_3_ce0,
        we0 => conv2_3_3_we0,
        d0 => grp_conv2_f_fu_3560_output_3_3_d0,
        q0 => conv2_3_3_q0);

    conv2_3_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_4_address0,
        ce0 => conv2_3_4_ce0,
        we0 => conv2_3_4_we0,
        d0 => grp_conv2_f_fu_3560_output_3_4_d0,
        q0 => conv2_3_4_q0);

    conv2_3_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_5_address0,
        ce0 => conv2_3_5_ce0,
        we0 => conv2_3_5_we0,
        d0 => grp_conv2_f_fu_3560_output_3_5_d0,
        q0 => conv2_3_5_q0);

    conv2_3_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_6_address0,
        ce0 => conv2_3_6_ce0,
        we0 => conv2_3_6_we0,
        d0 => grp_conv2_f_fu_3560_output_3_6_d0,
        q0 => conv2_3_6_q0);

    conv2_3_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_3_7_address0,
        ce0 => conv2_3_7_ce0,
        we0 => conv2_3_7_we0,
        d0 => grp_conv2_f_fu_3560_output_3_7_d0,
        q0 => conv2_3_7_q0);

    conv2_4_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_0_address0,
        ce0 => conv2_4_0_ce0,
        we0 => conv2_4_0_we0,
        d0 => grp_conv2_f_fu_3560_output_4_0_d0,
        q0 => conv2_4_0_q0);

    conv2_4_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_1_address0,
        ce0 => conv2_4_1_ce0,
        we0 => conv2_4_1_we0,
        d0 => grp_conv2_f_fu_3560_output_4_1_d0,
        q0 => conv2_4_1_q0);

    conv2_4_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_2_address0,
        ce0 => conv2_4_2_ce0,
        we0 => conv2_4_2_we0,
        d0 => grp_conv2_f_fu_3560_output_4_2_d0,
        q0 => conv2_4_2_q0);

    conv2_4_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_3_address0,
        ce0 => conv2_4_3_ce0,
        we0 => conv2_4_3_we0,
        d0 => grp_conv2_f_fu_3560_output_4_3_d0,
        q0 => conv2_4_3_q0);

    conv2_4_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_4_address0,
        ce0 => conv2_4_4_ce0,
        we0 => conv2_4_4_we0,
        d0 => grp_conv2_f_fu_3560_output_4_4_d0,
        q0 => conv2_4_4_q0);

    conv2_4_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_5_address0,
        ce0 => conv2_4_5_ce0,
        we0 => conv2_4_5_we0,
        d0 => grp_conv2_f_fu_3560_output_4_5_d0,
        q0 => conv2_4_5_q0);

    conv2_4_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_6_address0,
        ce0 => conv2_4_6_ce0,
        we0 => conv2_4_6_we0,
        d0 => grp_conv2_f_fu_3560_output_4_6_d0,
        q0 => conv2_4_6_q0);

    conv2_4_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_4_7_address0,
        ce0 => conv2_4_7_ce0,
        we0 => conv2_4_7_we0,
        d0 => grp_conv2_f_fu_3560_output_4_7_d0,
        q0 => conv2_4_7_q0);

    conv2_5_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_0_address0,
        ce0 => conv2_5_0_ce0,
        we0 => conv2_5_0_we0,
        d0 => grp_conv2_f_fu_3560_output_5_0_d0,
        q0 => conv2_5_0_q0);

    conv2_5_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_1_address0,
        ce0 => conv2_5_1_ce0,
        we0 => conv2_5_1_we0,
        d0 => grp_conv2_f_fu_3560_output_5_1_d0,
        q0 => conv2_5_1_q0);

    conv2_5_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_2_address0,
        ce0 => conv2_5_2_ce0,
        we0 => conv2_5_2_we0,
        d0 => grp_conv2_f_fu_3560_output_5_2_d0,
        q0 => conv2_5_2_q0);

    conv2_5_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_3_address0,
        ce0 => conv2_5_3_ce0,
        we0 => conv2_5_3_we0,
        d0 => grp_conv2_f_fu_3560_output_5_3_d0,
        q0 => conv2_5_3_q0);

    conv2_5_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_4_address0,
        ce0 => conv2_5_4_ce0,
        we0 => conv2_5_4_we0,
        d0 => grp_conv2_f_fu_3560_output_5_4_d0,
        q0 => conv2_5_4_q0);

    conv2_5_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_5_address0,
        ce0 => conv2_5_5_ce0,
        we0 => conv2_5_5_we0,
        d0 => grp_conv2_f_fu_3560_output_5_5_d0,
        q0 => conv2_5_5_q0);

    conv2_5_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_6_address0,
        ce0 => conv2_5_6_ce0,
        we0 => conv2_5_6_we0,
        d0 => grp_conv2_f_fu_3560_output_5_6_d0,
        q0 => conv2_5_6_q0);

    conv2_5_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_5_7_address0,
        ce0 => conv2_5_7_ce0,
        we0 => conv2_5_7_we0,
        d0 => grp_conv2_f_fu_3560_output_5_7_d0,
        q0 => conv2_5_7_q0);

    conv2_6_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_0_address0,
        ce0 => conv2_6_0_ce0,
        we0 => conv2_6_0_we0,
        d0 => grp_conv2_f_fu_3560_output_6_0_d0,
        q0 => conv2_6_0_q0);

    conv2_6_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_1_address0,
        ce0 => conv2_6_1_ce0,
        we0 => conv2_6_1_we0,
        d0 => grp_conv2_f_fu_3560_output_6_1_d0,
        q0 => conv2_6_1_q0);

    conv2_6_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_2_address0,
        ce0 => conv2_6_2_ce0,
        we0 => conv2_6_2_we0,
        d0 => grp_conv2_f_fu_3560_output_6_2_d0,
        q0 => conv2_6_2_q0);

    conv2_6_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_3_address0,
        ce0 => conv2_6_3_ce0,
        we0 => conv2_6_3_we0,
        d0 => grp_conv2_f_fu_3560_output_6_3_d0,
        q0 => conv2_6_3_q0);

    conv2_6_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_4_address0,
        ce0 => conv2_6_4_ce0,
        we0 => conv2_6_4_we0,
        d0 => grp_conv2_f_fu_3560_output_6_4_d0,
        q0 => conv2_6_4_q0);

    conv2_6_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_5_address0,
        ce0 => conv2_6_5_ce0,
        we0 => conv2_6_5_we0,
        d0 => grp_conv2_f_fu_3560_output_6_5_d0,
        q0 => conv2_6_5_q0);

    conv2_6_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_6_address0,
        ce0 => conv2_6_6_ce0,
        we0 => conv2_6_6_we0,
        d0 => grp_conv2_f_fu_3560_output_6_6_d0,
        q0 => conv2_6_6_q0);

    conv2_6_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_6_7_address0,
        ce0 => conv2_6_7_ce0,
        we0 => conv2_6_7_we0,
        d0 => grp_conv2_f_fu_3560_output_6_7_d0,
        q0 => conv2_6_7_q0);

    conv2_7_0_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_0_address0,
        ce0 => conv2_7_0_ce0,
        we0 => conv2_7_0_we0,
        d0 => grp_conv2_f_fu_3560_output_7_0_d0,
        q0 => conv2_7_0_q0);

    conv2_7_1_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_1_address0,
        ce0 => conv2_7_1_ce0,
        we0 => conv2_7_1_we0,
        d0 => grp_conv2_f_fu_3560_output_7_1_d0,
        q0 => conv2_7_1_q0);

    conv2_7_2_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_2_address0,
        ce0 => conv2_7_2_ce0,
        we0 => conv2_7_2_we0,
        d0 => grp_conv2_f_fu_3560_output_7_2_d0,
        q0 => conv2_7_2_q0);

    conv2_7_3_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_3_address0,
        ce0 => conv2_7_3_ce0,
        we0 => conv2_7_3_we0,
        d0 => grp_conv2_f_fu_3560_output_7_3_d0,
        q0 => conv2_7_3_q0);

    conv2_7_4_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_4_address0,
        ce0 => conv2_7_4_ce0,
        we0 => conv2_7_4_we0,
        d0 => grp_conv2_f_fu_3560_output_7_4_d0,
        q0 => conv2_7_4_q0);

    conv2_7_5_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_5_address0,
        ce0 => conv2_7_5_ce0,
        we0 => conv2_7_5_we0,
        d0 => grp_conv2_f_fu_3560_output_7_5_d0,
        q0 => conv2_7_5_q0);

    conv2_7_6_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_6_address0,
        ce0 => conv2_7_6_ce0,
        we0 => conv2_7_6_we0,
        d0 => grp_conv2_f_fu_3560_output_7_6_d0,
        q0 => conv2_7_6_q0);

    conv2_7_7_U : component dut_bnn_xcel_conv2_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_7_7_address0,
        ce0 => conv2_7_7_ce0,
        we0 => conv2_7_7_we0,
        d0 => grp_conv2_f_fu_3560_output_7_7_d0,
        q0 => conv2_7_7_q0);

    conv2_pooled_U : component dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_pooled_address0,
        ce0 => conv2_pooled_ce0,
        we0 => conv2_pooled_we0,
        d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_d0,
        q0 => conv2_pooled_q0,
        address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address1,
        ce1 => conv2_pooled_ce1,
        q1 => conv2_pooled_q1,
        address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address2,
        ce2 => conv2_pooled_ce2,
        q2 => conv2_pooled_q2,
        address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address3,
        ce3 => conv2_pooled_ce3,
        q3 => conv2_pooled_q3);

    conv2_pooled_1_U : component dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_pooled_1_address0,
        ce0 => conv2_pooled_1_ce0,
        we0 => conv2_pooled_1_we0,
        d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_d0,
        q0 => conv2_pooled_1_q0,
        address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address1,
        ce1 => conv2_pooled_1_ce1,
        q1 => conv2_pooled_1_q1,
        address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address2,
        ce2 => conv2_pooled_1_ce2,
        q2 => conv2_pooled_1_q2,
        address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address3,
        ce3 => conv2_pooled_1_ce3,
        q3 => conv2_pooled_1_q3);

    conv2_pooled_2_U : component dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_pooled_2_address0,
        ce0 => conv2_pooled_2_ce0,
        we0 => conv2_pooled_2_we0,
        d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_d0,
        q0 => conv2_pooled_2_q0,
        address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address1,
        ce1 => conv2_pooled_2_ce1,
        q1 => conv2_pooled_2_q1,
        address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address2,
        ce2 => conv2_pooled_2_ce2,
        q2 => conv2_pooled_2_q2,
        address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address3,
        ce3 => conv2_pooled_2_ce3,
        q3 => conv2_pooled_2_q3);

    conv2_pooled_3_U : component dut_bnn_xcel_conv2_pooled_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_pooled_3_address0,
        ce0 => conv2_pooled_3_ce0,
        we0 => conv2_pooled_3_we0,
        d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_d0,
        q0 => conv2_pooled_3_q0,
        address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address1,
        ce1 => conv2_pooled_3_ce1,
        q1 => conv2_pooled_3_q1,
        address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address2,
        ce2 => conv2_pooled_3_ce2,
        q2 => conv2_pooled_3_q2,
        address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address3,
        ce3 => conv2_pooled_3_ce3,
        q3 => conv2_pooled_3_q3);

    dense1_V_U : component dut_bnn_xcel_dense1_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense1_V_address0,
        ce0 => dense1_V_ce0,
        we0 => dense1_V_we0,
        d0 => grp_dense_512_256_s_fu_4015_output_r_d0,
        q0 => dense1_V_q0);

    dense2_V_U : component dut_bnn_xcel_dense2_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense2_V_address0,
        ce0 => dense2_V_ce0,
        we0 => dense2_V_we0,
        d0 => grp_dense_256_10_s_fu_4028_output_r_d0,
        q0 => dense2_V_q0);

    grp_initialize_padded_memory_16_10_0_s_fu_3370 : component dut_initialize_padded_memory_16_10_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start,
        ap_done => grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done,
        ap_idle => grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_idle,
        ap_ready => grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_ready,
        input_0_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0,
        input_0_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0,
        input_0_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0,
        input_0_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0,
        input_1_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0,
        input_1_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0,
        input_1_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0,
        input_1_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0,
        input_2_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0,
        input_2_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0,
        input_2_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0,
        input_2_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0,
        input_3_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0,
        input_3_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0,
        input_3_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0,
        input_3_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0,
        input_4_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0,
        input_4_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0,
        input_4_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0,
        input_4_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0,
        input_5_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0,
        input_5_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0,
        input_5_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0,
        input_5_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0,
        input_6_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0,
        input_6_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0,
        input_6_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0,
        input_6_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0,
        input_7_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0,
        input_7_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0,
        input_7_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0,
        input_7_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0,
        input_8_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0,
        input_8_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0,
        input_8_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0,
        input_8_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0,
        input_9_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0,
        input_9_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0,
        input_9_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0,
        input_9_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0,
        input_10_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0,
        input_10_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0,
        input_10_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0,
        input_10_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0,
        input_11_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0,
        input_11_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0,
        input_11_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0,
        input_11_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0,
        input_12_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0,
        input_12_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0,
        input_12_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0,
        input_12_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0,
        input_13_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0,
        input_13_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0,
        input_13_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0,
        input_13_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0,
        input_14_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0,
        input_14_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0,
        input_14_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0,
        input_14_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0,
        input_15_address0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0,
        input_15_ce0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0,
        input_15_we0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0,
        input_15_d0 => grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0);

    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390 : component dut_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start,
        ap_done => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done,
        ap_idle => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_idle,
        ap_ready => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_ready,
        input_0_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_address0,
        input_0_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_ce0,
        input_0_q0 => input_0_q0,
        input_padded_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0,
        input_padded_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0,
        input_padded_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0,
        input_padded_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0,
        input_padded_1_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0,
        input_padded_1_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0,
        input_padded_1_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0,
        input_padded_1_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0,
        input_padded_2_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0,
        input_padded_2_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0,
        input_padded_2_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0,
        input_padded_2_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0,
        input_padded_3_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0,
        input_padded_3_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0,
        input_padded_3_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0,
        input_padded_3_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0,
        input_padded_4_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0,
        input_padded_4_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0,
        input_padded_4_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0,
        input_padded_4_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0,
        input_padded_5_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0,
        input_padded_5_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0,
        input_padded_5_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0,
        input_padded_5_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0,
        input_padded_6_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0,
        input_padded_6_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0,
        input_padded_6_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0,
        input_padded_6_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0,
        input_padded_7_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0,
        input_padded_7_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0,
        input_padded_7_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0,
        input_padded_7_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0,
        input_padded_8_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0,
        input_padded_8_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0,
        input_padded_8_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0,
        input_padded_8_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0,
        input_padded_9_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0,
        input_padded_9_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0,
        input_padded_9_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0,
        input_padded_9_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0,
        input_padded_10_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0,
        input_padded_10_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0,
        input_padded_10_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0,
        input_padded_10_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0,
        input_padded_11_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0,
        input_padded_11_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0,
        input_padded_11_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0,
        input_padded_11_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0,
        input_padded_12_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0,
        input_padded_12_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0,
        input_padded_12_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0,
        input_padded_12_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0,
        input_padded_13_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0,
        input_padded_13_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0,
        input_padded_13_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0,
        input_padded_13_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0,
        input_padded_14_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0,
        input_padded_14_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0,
        input_padded_14_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0,
        input_padded_14_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0,
        input_padded_15_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0,
        input_padded_15_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0,
        input_padded_15_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0,
        input_padded_15_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0);

    grp_conv1_f_fu_3412 : component dut_conv1_f
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv1_f_fu_3412_ap_start,
        ap_done => grp_conv1_f_fu_3412_ap_done,
        ap_idle => grp_conv1_f_fu_3412_ap_idle,
        ap_ready => grp_conv1_f_fu_3412_ap_ready,
        input_1_address0 => grp_conv1_f_fu_3412_input_1_address0,
        input_1_ce0 => grp_conv1_f_fu_3412_input_1_ce0,
        input_1_q0 => input_padded_q0,
        input_2_address0 => grp_conv1_f_fu_3412_input_2_address0,
        input_2_ce0 => grp_conv1_f_fu_3412_input_2_ce0,
        input_2_q0 => input_padded_1_q0,
        input_3_address0 => grp_conv1_f_fu_3412_input_3_address0,
        input_3_ce0 => grp_conv1_f_fu_3412_input_3_ce0,
        input_3_q0 => input_padded_2_q0,
        input_4_address0 => grp_conv1_f_fu_3412_input_4_address0,
        input_4_ce0 => grp_conv1_f_fu_3412_input_4_ce0,
        input_4_q0 => input_padded_3_q0,
        input_5_address0 => grp_conv1_f_fu_3412_input_5_address0,
        input_5_ce0 => grp_conv1_f_fu_3412_input_5_ce0,
        input_5_q0 => input_padded_4_q0,
        input_6_address0 => grp_conv1_f_fu_3412_input_6_address0,
        input_6_ce0 => grp_conv1_f_fu_3412_input_6_ce0,
        input_6_q0 => input_padded_5_q0,
        input_7_address0 => grp_conv1_f_fu_3412_input_7_address0,
        input_7_ce0 => grp_conv1_f_fu_3412_input_7_ce0,
        input_7_q0 => input_padded_6_q0,
        input_8_address0 => grp_conv1_f_fu_3412_input_8_address0,
        input_8_ce0 => grp_conv1_f_fu_3412_input_8_ce0,
        input_8_q0 => input_padded_7_q0,
        input_9_address0 => grp_conv1_f_fu_3412_input_9_address0,
        input_9_ce0 => grp_conv1_f_fu_3412_input_9_ce0,
        input_9_q0 => input_padded_8_q0,
        input_10_address0 => grp_conv1_f_fu_3412_input_10_address0,
        input_10_ce0 => grp_conv1_f_fu_3412_input_10_ce0,
        input_10_q0 => input_padded_9_q0,
        input_11_address0 => grp_conv1_f_fu_3412_input_11_address0,
        input_11_ce0 => grp_conv1_f_fu_3412_input_11_ce0,
        input_11_q0 => input_padded_10_q0,
        input_12_address0 => grp_conv1_f_fu_3412_input_12_address0,
        input_12_ce0 => grp_conv1_f_fu_3412_input_12_ce0,
        input_12_q0 => input_padded_11_q0,
        input_13_address0 => grp_conv1_f_fu_3412_input_13_address0,
        input_13_ce0 => grp_conv1_f_fu_3412_input_13_ce0,
        input_13_q0 => input_padded_12_q0,
        input_14_address0 => grp_conv1_f_fu_3412_input_14_address0,
        input_14_ce0 => grp_conv1_f_fu_3412_input_14_ce0,
        input_14_q0 => input_padded_13_q0,
        input_15_address0 => grp_conv1_f_fu_3412_input_15_address0,
        input_15_ce0 => grp_conv1_f_fu_3412_input_15_ce0,
        input_15_q0 => input_padded_14_q0,
        input_16_address0 => grp_conv1_f_fu_3412_input_16_address0,
        input_16_ce0 => grp_conv1_f_fu_3412_input_16_ce0,
        input_16_q0 => input_padded_15_q0,
        output_0_0_address0 => grp_conv1_f_fu_3412_output_0_0_address0,
        output_0_0_ce0 => grp_conv1_f_fu_3412_output_0_0_ce0,
        output_0_0_we0 => grp_conv1_f_fu_3412_output_0_0_we0,
        output_0_0_d0 => grp_conv1_f_fu_3412_output_0_0_d0,
        output_0_0_address1 => grp_conv1_f_fu_3412_output_0_0_address1,
        output_0_0_ce1 => grp_conv1_f_fu_3412_output_0_0_ce1,
        output_0_0_we1 => grp_conv1_f_fu_3412_output_0_0_we1,
        output_0_0_d1 => grp_conv1_f_fu_3412_output_0_0_d1,
        output_0_1_address0 => grp_conv1_f_fu_3412_output_0_1_address0,
        output_0_1_ce0 => grp_conv1_f_fu_3412_output_0_1_ce0,
        output_0_1_we0 => grp_conv1_f_fu_3412_output_0_1_we0,
        output_0_1_d0 => grp_conv1_f_fu_3412_output_0_1_d0,
        output_0_1_address1 => grp_conv1_f_fu_3412_output_0_1_address1,
        output_0_1_ce1 => grp_conv1_f_fu_3412_output_0_1_ce1,
        output_0_1_we1 => grp_conv1_f_fu_3412_output_0_1_we1,
        output_0_1_d1 => grp_conv1_f_fu_3412_output_0_1_d1,
        output_1_0_address0 => grp_conv1_f_fu_3412_output_1_0_address0,
        output_1_0_ce0 => grp_conv1_f_fu_3412_output_1_0_ce0,
        output_1_0_we0 => grp_conv1_f_fu_3412_output_1_0_we0,
        output_1_0_d0 => grp_conv1_f_fu_3412_output_1_0_d0,
        output_1_0_address1 => grp_conv1_f_fu_3412_output_1_0_address1,
        output_1_0_ce1 => grp_conv1_f_fu_3412_output_1_0_ce1,
        output_1_0_we1 => grp_conv1_f_fu_3412_output_1_0_we1,
        output_1_0_d1 => grp_conv1_f_fu_3412_output_1_0_d1,
        output_1_1_address0 => grp_conv1_f_fu_3412_output_1_1_address0,
        output_1_1_ce0 => grp_conv1_f_fu_3412_output_1_1_ce0,
        output_1_1_we0 => grp_conv1_f_fu_3412_output_1_1_we0,
        output_1_1_d0 => grp_conv1_f_fu_3412_output_1_1_d0,
        output_1_1_address1 => grp_conv1_f_fu_3412_output_1_1_address1,
        output_1_1_ce1 => grp_conv1_f_fu_3412_output_1_1_ce1,
        output_1_1_we1 => grp_conv1_f_fu_3412_output_1_1_we1,
        output_1_1_d1 => grp_conv1_f_fu_3412_output_1_1_d1,
        output_2_0_address0 => grp_conv1_f_fu_3412_output_2_0_address0,
        output_2_0_ce0 => grp_conv1_f_fu_3412_output_2_0_ce0,
        output_2_0_we0 => grp_conv1_f_fu_3412_output_2_0_we0,
        output_2_0_d0 => grp_conv1_f_fu_3412_output_2_0_d0,
        output_2_0_address1 => grp_conv1_f_fu_3412_output_2_0_address1,
        output_2_0_ce1 => grp_conv1_f_fu_3412_output_2_0_ce1,
        output_2_0_we1 => grp_conv1_f_fu_3412_output_2_0_we1,
        output_2_0_d1 => grp_conv1_f_fu_3412_output_2_0_d1,
        output_2_1_address0 => grp_conv1_f_fu_3412_output_2_1_address0,
        output_2_1_ce0 => grp_conv1_f_fu_3412_output_2_1_ce0,
        output_2_1_we0 => grp_conv1_f_fu_3412_output_2_1_we0,
        output_2_1_d0 => grp_conv1_f_fu_3412_output_2_1_d0,
        output_2_1_address1 => grp_conv1_f_fu_3412_output_2_1_address1,
        output_2_1_ce1 => grp_conv1_f_fu_3412_output_2_1_ce1,
        output_2_1_we1 => grp_conv1_f_fu_3412_output_2_1_we1,
        output_2_1_d1 => grp_conv1_f_fu_3412_output_2_1_d1,
        output_3_0_address0 => grp_conv1_f_fu_3412_output_3_0_address0,
        output_3_0_ce0 => grp_conv1_f_fu_3412_output_3_0_ce0,
        output_3_0_we0 => grp_conv1_f_fu_3412_output_3_0_we0,
        output_3_0_d0 => grp_conv1_f_fu_3412_output_3_0_d0,
        output_3_0_address1 => grp_conv1_f_fu_3412_output_3_0_address1,
        output_3_0_ce1 => grp_conv1_f_fu_3412_output_3_0_ce1,
        output_3_0_we1 => grp_conv1_f_fu_3412_output_3_0_we1,
        output_3_0_d1 => grp_conv1_f_fu_3412_output_3_0_d1,
        output_3_1_address0 => grp_conv1_f_fu_3412_output_3_1_address0,
        output_3_1_ce0 => grp_conv1_f_fu_3412_output_3_1_ce0,
        output_3_1_we0 => grp_conv1_f_fu_3412_output_3_1_we0,
        output_3_1_d0 => grp_conv1_f_fu_3412_output_3_1_d0,
        output_3_1_address1 => grp_conv1_f_fu_3412_output_3_1_address1,
        output_3_1_ce1 => grp_conv1_f_fu_3412_output_3_1_ce1,
        output_3_1_we1 => grp_conv1_f_fu_3412_output_3_1_we1,
        output_3_1_d1 => grp_conv1_f_fu_3412_output_3_1_d1,
        output_4_0_address0 => grp_conv1_f_fu_3412_output_4_0_address0,
        output_4_0_ce0 => grp_conv1_f_fu_3412_output_4_0_ce0,
        output_4_0_we0 => grp_conv1_f_fu_3412_output_4_0_we0,
        output_4_0_d0 => grp_conv1_f_fu_3412_output_4_0_d0,
        output_4_0_address1 => grp_conv1_f_fu_3412_output_4_0_address1,
        output_4_0_ce1 => grp_conv1_f_fu_3412_output_4_0_ce1,
        output_4_0_we1 => grp_conv1_f_fu_3412_output_4_0_we1,
        output_4_0_d1 => grp_conv1_f_fu_3412_output_4_0_d1,
        output_4_1_address0 => grp_conv1_f_fu_3412_output_4_1_address0,
        output_4_1_ce0 => grp_conv1_f_fu_3412_output_4_1_ce0,
        output_4_1_we0 => grp_conv1_f_fu_3412_output_4_1_we0,
        output_4_1_d0 => grp_conv1_f_fu_3412_output_4_1_d0,
        output_4_1_address1 => grp_conv1_f_fu_3412_output_4_1_address1,
        output_4_1_ce1 => grp_conv1_f_fu_3412_output_4_1_ce1,
        output_4_1_we1 => grp_conv1_f_fu_3412_output_4_1_we1,
        output_4_1_d1 => grp_conv1_f_fu_3412_output_4_1_d1,
        output_5_0_address0 => grp_conv1_f_fu_3412_output_5_0_address0,
        output_5_0_ce0 => grp_conv1_f_fu_3412_output_5_0_ce0,
        output_5_0_we0 => grp_conv1_f_fu_3412_output_5_0_we0,
        output_5_0_d0 => grp_conv1_f_fu_3412_output_5_0_d0,
        output_5_0_address1 => grp_conv1_f_fu_3412_output_5_0_address1,
        output_5_0_ce1 => grp_conv1_f_fu_3412_output_5_0_ce1,
        output_5_0_we1 => grp_conv1_f_fu_3412_output_5_0_we1,
        output_5_0_d1 => grp_conv1_f_fu_3412_output_5_0_d1,
        output_5_1_address0 => grp_conv1_f_fu_3412_output_5_1_address0,
        output_5_1_ce0 => grp_conv1_f_fu_3412_output_5_1_ce0,
        output_5_1_we0 => grp_conv1_f_fu_3412_output_5_1_we0,
        output_5_1_d0 => grp_conv1_f_fu_3412_output_5_1_d0,
        output_5_1_address1 => grp_conv1_f_fu_3412_output_5_1_address1,
        output_5_1_ce1 => grp_conv1_f_fu_3412_output_5_1_ce1,
        output_5_1_we1 => grp_conv1_f_fu_3412_output_5_1_we1,
        output_5_1_d1 => grp_conv1_f_fu_3412_output_5_1_d1,
        output_6_0_address0 => grp_conv1_f_fu_3412_output_6_0_address0,
        output_6_0_ce0 => grp_conv1_f_fu_3412_output_6_0_ce0,
        output_6_0_we0 => grp_conv1_f_fu_3412_output_6_0_we0,
        output_6_0_d0 => grp_conv1_f_fu_3412_output_6_0_d0,
        output_6_0_address1 => grp_conv1_f_fu_3412_output_6_0_address1,
        output_6_0_ce1 => grp_conv1_f_fu_3412_output_6_0_ce1,
        output_6_0_we1 => grp_conv1_f_fu_3412_output_6_0_we1,
        output_6_0_d1 => grp_conv1_f_fu_3412_output_6_0_d1,
        output_6_1_address0 => grp_conv1_f_fu_3412_output_6_1_address0,
        output_6_1_ce0 => grp_conv1_f_fu_3412_output_6_1_ce0,
        output_6_1_we0 => grp_conv1_f_fu_3412_output_6_1_we0,
        output_6_1_d0 => grp_conv1_f_fu_3412_output_6_1_d0,
        output_6_1_address1 => grp_conv1_f_fu_3412_output_6_1_address1,
        output_6_1_ce1 => grp_conv1_f_fu_3412_output_6_1_ce1,
        output_6_1_we1 => grp_conv1_f_fu_3412_output_6_1_we1,
        output_6_1_d1 => grp_conv1_f_fu_3412_output_6_1_d1,
        output_7_0_address0 => grp_conv1_f_fu_3412_output_7_0_address0,
        output_7_0_ce0 => grp_conv1_f_fu_3412_output_7_0_ce0,
        output_7_0_we0 => grp_conv1_f_fu_3412_output_7_0_we0,
        output_7_0_d0 => grp_conv1_f_fu_3412_output_7_0_d0,
        output_7_0_address1 => grp_conv1_f_fu_3412_output_7_0_address1,
        output_7_0_ce1 => grp_conv1_f_fu_3412_output_7_0_ce1,
        output_7_0_we1 => grp_conv1_f_fu_3412_output_7_0_we1,
        output_7_0_d1 => grp_conv1_f_fu_3412_output_7_0_d1,
        output_7_1_address0 => grp_conv1_f_fu_3412_output_7_1_address0,
        output_7_1_ce0 => grp_conv1_f_fu_3412_output_7_1_ce0,
        output_7_1_we0 => grp_conv1_f_fu_3412_output_7_1_we0,
        output_7_1_d0 => grp_conv1_f_fu_3412_output_7_1_d0,
        output_7_1_address1 => grp_conv1_f_fu_3412_output_7_1_address1,
        output_7_1_ce1 => grp_conv1_f_fu_3412_output_7_1_ce1,
        output_7_1_we1 => grp_conv1_f_fu_3412_output_7_1_we1,
        output_7_1_d1 => grp_conv1_f_fu_3412_output_7_1_d1,
        output_8_0_address0 => grp_conv1_f_fu_3412_output_8_0_address0,
        output_8_0_ce0 => grp_conv1_f_fu_3412_output_8_0_ce0,
        output_8_0_we0 => grp_conv1_f_fu_3412_output_8_0_we0,
        output_8_0_d0 => grp_conv1_f_fu_3412_output_8_0_d0,
        output_8_0_address1 => grp_conv1_f_fu_3412_output_8_0_address1,
        output_8_0_ce1 => grp_conv1_f_fu_3412_output_8_0_ce1,
        output_8_0_we1 => grp_conv1_f_fu_3412_output_8_0_we1,
        output_8_0_d1 => grp_conv1_f_fu_3412_output_8_0_d1,
        output_8_1_address0 => grp_conv1_f_fu_3412_output_8_1_address0,
        output_8_1_ce0 => grp_conv1_f_fu_3412_output_8_1_ce0,
        output_8_1_we0 => grp_conv1_f_fu_3412_output_8_1_we0,
        output_8_1_d0 => grp_conv1_f_fu_3412_output_8_1_d0,
        output_8_1_address1 => grp_conv1_f_fu_3412_output_8_1_address1,
        output_8_1_ce1 => grp_conv1_f_fu_3412_output_8_1_ce1,
        output_8_1_we1 => grp_conv1_f_fu_3412_output_8_1_we1,
        output_8_1_d1 => grp_conv1_f_fu_3412_output_8_1_d1,
        output_9_0_address0 => grp_conv1_f_fu_3412_output_9_0_address0,
        output_9_0_ce0 => grp_conv1_f_fu_3412_output_9_0_ce0,
        output_9_0_we0 => grp_conv1_f_fu_3412_output_9_0_we0,
        output_9_0_d0 => grp_conv1_f_fu_3412_output_9_0_d0,
        output_9_0_address1 => grp_conv1_f_fu_3412_output_9_0_address1,
        output_9_0_ce1 => grp_conv1_f_fu_3412_output_9_0_ce1,
        output_9_0_we1 => grp_conv1_f_fu_3412_output_9_0_we1,
        output_9_0_d1 => grp_conv1_f_fu_3412_output_9_0_d1,
        output_9_1_address0 => grp_conv1_f_fu_3412_output_9_1_address0,
        output_9_1_ce0 => grp_conv1_f_fu_3412_output_9_1_ce0,
        output_9_1_we0 => grp_conv1_f_fu_3412_output_9_1_we0,
        output_9_1_d0 => grp_conv1_f_fu_3412_output_9_1_d0,
        output_9_1_address1 => grp_conv1_f_fu_3412_output_9_1_address1,
        output_9_1_ce1 => grp_conv1_f_fu_3412_output_9_1_ce1,
        output_9_1_we1 => grp_conv1_f_fu_3412_output_9_1_we1,
        output_9_1_d1 => grp_conv1_f_fu_3412_output_9_1_d1,
        output_10_0_address0 => grp_conv1_f_fu_3412_output_10_0_address0,
        output_10_0_ce0 => grp_conv1_f_fu_3412_output_10_0_ce0,
        output_10_0_we0 => grp_conv1_f_fu_3412_output_10_0_we0,
        output_10_0_d0 => grp_conv1_f_fu_3412_output_10_0_d0,
        output_10_0_address1 => grp_conv1_f_fu_3412_output_10_0_address1,
        output_10_0_ce1 => grp_conv1_f_fu_3412_output_10_0_ce1,
        output_10_0_we1 => grp_conv1_f_fu_3412_output_10_0_we1,
        output_10_0_d1 => grp_conv1_f_fu_3412_output_10_0_d1,
        output_10_1_address0 => grp_conv1_f_fu_3412_output_10_1_address0,
        output_10_1_ce0 => grp_conv1_f_fu_3412_output_10_1_ce0,
        output_10_1_we0 => grp_conv1_f_fu_3412_output_10_1_we0,
        output_10_1_d0 => grp_conv1_f_fu_3412_output_10_1_d0,
        output_10_1_address1 => grp_conv1_f_fu_3412_output_10_1_address1,
        output_10_1_ce1 => grp_conv1_f_fu_3412_output_10_1_ce1,
        output_10_1_we1 => grp_conv1_f_fu_3412_output_10_1_we1,
        output_10_1_d1 => grp_conv1_f_fu_3412_output_10_1_d1,
        output_11_0_address0 => grp_conv1_f_fu_3412_output_11_0_address0,
        output_11_0_ce0 => grp_conv1_f_fu_3412_output_11_0_ce0,
        output_11_0_we0 => grp_conv1_f_fu_3412_output_11_0_we0,
        output_11_0_d0 => grp_conv1_f_fu_3412_output_11_0_d0,
        output_11_0_address1 => grp_conv1_f_fu_3412_output_11_0_address1,
        output_11_0_ce1 => grp_conv1_f_fu_3412_output_11_0_ce1,
        output_11_0_we1 => grp_conv1_f_fu_3412_output_11_0_we1,
        output_11_0_d1 => grp_conv1_f_fu_3412_output_11_0_d1,
        output_11_1_address0 => grp_conv1_f_fu_3412_output_11_1_address0,
        output_11_1_ce0 => grp_conv1_f_fu_3412_output_11_1_ce0,
        output_11_1_we0 => grp_conv1_f_fu_3412_output_11_1_we0,
        output_11_1_d0 => grp_conv1_f_fu_3412_output_11_1_d0,
        output_11_1_address1 => grp_conv1_f_fu_3412_output_11_1_address1,
        output_11_1_ce1 => grp_conv1_f_fu_3412_output_11_1_ce1,
        output_11_1_we1 => grp_conv1_f_fu_3412_output_11_1_we1,
        output_11_1_d1 => grp_conv1_f_fu_3412_output_11_1_d1,
        output_12_0_address0 => grp_conv1_f_fu_3412_output_12_0_address0,
        output_12_0_ce0 => grp_conv1_f_fu_3412_output_12_0_ce0,
        output_12_0_we0 => grp_conv1_f_fu_3412_output_12_0_we0,
        output_12_0_d0 => grp_conv1_f_fu_3412_output_12_0_d0,
        output_12_0_address1 => grp_conv1_f_fu_3412_output_12_0_address1,
        output_12_0_ce1 => grp_conv1_f_fu_3412_output_12_0_ce1,
        output_12_0_we1 => grp_conv1_f_fu_3412_output_12_0_we1,
        output_12_0_d1 => grp_conv1_f_fu_3412_output_12_0_d1,
        output_12_1_address0 => grp_conv1_f_fu_3412_output_12_1_address0,
        output_12_1_ce0 => grp_conv1_f_fu_3412_output_12_1_ce0,
        output_12_1_we0 => grp_conv1_f_fu_3412_output_12_1_we0,
        output_12_1_d0 => grp_conv1_f_fu_3412_output_12_1_d0,
        output_12_1_address1 => grp_conv1_f_fu_3412_output_12_1_address1,
        output_12_1_ce1 => grp_conv1_f_fu_3412_output_12_1_ce1,
        output_12_1_we1 => grp_conv1_f_fu_3412_output_12_1_we1,
        output_12_1_d1 => grp_conv1_f_fu_3412_output_12_1_d1,
        output_13_0_address0 => grp_conv1_f_fu_3412_output_13_0_address0,
        output_13_0_ce0 => grp_conv1_f_fu_3412_output_13_0_ce0,
        output_13_0_we0 => grp_conv1_f_fu_3412_output_13_0_we0,
        output_13_0_d0 => grp_conv1_f_fu_3412_output_13_0_d0,
        output_13_0_address1 => grp_conv1_f_fu_3412_output_13_0_address1,
        output_13_0_ce1 => grp_conv1_f_fu_3412_output_13_0_ce1,
        output_13_0_we1 => grp_conv1_f_fu_3412_output_13_0_we1,
        output_13_0_d1 => grp_conv1_f_fu_3412_output_13_0_d1,
        output_13_1_address0 => grp_conv1_f_fu_3412_output_13_1_address0,
        output_13_1_ce0 => grp_conv1_f_fu_3412_output_13_1_ce0,
        output_13_1_we0 => grp_conv1_f_fu_3412_output_13_1_we0,
        output_13_1_d0 => grp_conv1_f_fu_3412_output_13_1_d0,
        output_13_1_address1 => grp_conv1_f_fu_3412_output_13_1_address1,
        output_13_1_ce1 => grp_conv1_f_fu_3412_output_13_1_ce1,
        output_13_1_we1 => grp_conv1_f_fu_3412_output_13_1_we1,
        output_13_1_d1 => grp_conv1_f_fu_3412_output_13_1_d1,
        output_14_0_address0 => grp_conv1_f_fu_3412_output_14_0_address0,
        output_14_0_ce0 => grp_conv1_f_fu_3412_output_14_0_ce0,
        output_14_0_we0 => grp_conv1_f_fu_3412_output_14_0_we0,
        output_14_0_d0 => grp_conv1_f_fu_3412_output_14_0_d0,
        output_14_0_address1 => grp_conv1_f_fu_3412_output_14_0_address1,
        output_14_0_ce1 => grp_conv1_f_fu_3412_output_14_0_ce1,
        output_14_0_we1 => grp_conv1_f_fu_3412_output_14_0_we1,
        output_14_0_d1 => grp_conv1_f_fu_3412_output_14_0_d1,
        output_14_1_address0 => grp_conv1_f_fu_3412_output_14_1_address0,
        output_14_1_ce0 => grp_conv1_f_fu_3412_output_14_1_ce0,
        output_14_1_we0 => grp_conv1_f_fu_3412_output_14_1_we0,
        output_14_1_d0 => grp_conv1_f_fu_3412_output_14_1_d0,
        output_14_1_address1 => grp_conv1_f_fu_3412_output_14_1_address1,
        output_14_1_ce1 => grp_conv1_f_fu_3412_output_14_1_ce1,
        output_14_1_we1 => grp_conv1_f_fu_3412_output_14_1_we1,
        output_14_1_d1 => grp_conv1_f_fu_3412_output_14_1_d1,
        output_15_0_address0 => grp_conv1_f_fu_3412_output_15_0_address0,
        output_15_0_ce0 => grp_conv1_f_fu_3412_output_15_0_ce0,
        output_15_0_we0 => grp_conv1_f_fu_3412_output_15_0_we0,
        output_15_0_d0 => grp_conv1_f_fu_3412_output_15_0_d0,
        output_15_0_address1 => grp_conv1_f_fu_3412_output_15_0_address1,
        output_15_0_ce1 => grp_conv1_f_fu_3412_output_15_0_ce1,
        output_15_0_we1 => grp_conv1_f_fu_3412_output_15_0_we1,
        output_15_0_d1 => grp_conv1_f_fu_3412_output_15_0_d1,
        output_15_1_address0 => grp_conv1_f_fu_3412_output_15_1_address0,
        output_15_1_ce0 => grp_conv1_f_fu_3412_output_15_1_ce0,
        output_15_1_we0 => grp_conv1_f_fu_3412_output_15_1_we0,
        output_15_1_d0 => grp_conv1_f_fu_3412_output_15_1_d0,
        output_15_1_address1 => grp_conv1_f_fu_3412_output_15_1_address1,
        output_15_1_ce1 => grp_conv1_f_fu_3412_output_15_1_ce1,
        output_15_1_we1 => grp_conv1_f_fu_3412_output_15_1_we1,
        output_15_1_d1 => grp_conv1_f_fu_3412_output_15_1_d1);

    grp_max_pool_16_16_s_fu_3488 : component dut_max_pool_16_16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pool_16_16_s_fu_3488_ap_start,
        ap_done => grp_max_pool_16_16_s_fu_3488_ap_done,
        ap_idle => grp_max_pool_16_16_s_fu_3488_ap_idle,
        ap_ready => grp_max_pool_16_16_s_fu_3488_ap_ready,
        input_0_0_address0 => grp_max_pool_16_16_s_fu_3488_input_0_0_address0,
        input_0_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_0_0_ce0,
        input_0_0_q0 => conv1_q0,
        input_0_1_address0 => grp_max_pool_16_16_s_fu_3488_input_0_1_address0,
        input_0_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_0_1_ce0,
        input_0_1_q0 => conv1_1_q0,
        input_1_0_address0 => grp_max_pool_16_16_s_fu_3488_input_1_0_address0,
        input_1_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_1_0_ce0,
        input_1_0_q0 => conv1_2_q0,
        input_1_1_address0 => grp_max_pool_16_16_s_fu_3488_input_1_1_address0,
        input_1_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_1_1_ce0,
        input_1_1_q0 => conv1_3_q0,
        input_2_0_address0 => grp_max_pool_16_16_s_fu_3488_input_2_0_address0,
        input_2_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_2_0_ce0,
        input_2_0_q0 => conv1_4_q0,
        input_2_1_address0 => grp_max_pool_16_16_s_fu_3488_input_2_1_address0,
        input_2_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_2_1_ce0,
        input_2_1_q0 => conv1_5_q0,
        input_3_0_address0 => grp_max_pool_16_16_s_fu_3488_input_3_0_address0,
        input_3_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_3_0_ce0,
        input_3_0_q0 => conv1_6_q0,
        input_3_1_address0 => grp_max_pool_16_16_s_fu_3488_input_3_1_address0,
        input_3_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_3_1_ce0,
        input_3_1_q0 => conv1_7_q0,
        input_4_0_address0 => grp_max_pool_16_16_s_fu_3488_input_4_0_address0,
        input_4_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_4_0_ce0,
        input_4_0_q0 => conv1_8_q0,
        input_4_1_address0 => grp_max_pool_16_16_s_fu_3488_input_4_1_address0,
        input_4_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_4_1_ce0,
        input_4_1_q0 => conv1_9_q0,
        input_5_0_address0 => grp_max_pool_16_16_s_fu_3488_input_5_0_address0,
        input_5_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_5_0_ce0,
        input_5_0_q0 => conv1_10_q0,
        input_5_1_address0 => grp_max_pool_16_16_s_fu_3488_input_5_1_address0,
        input_5_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_5_1_ce0,
        input_5_1_q0 => conv1_11_q0,
        input_6_0_address0 => grp_max_pool_16_16_s_fu_3488_input_6_0_address0,
        input_6_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_6_0_ce0,
        input_6_0_q0 => conv1_12_q0,
        input_6_1_address0 => grp_max_pool_16_16_s_fu_3488_input_6_1_address0,
        input_6_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_6_1_ce0,
        input_6_1_q0 => conv1_13_q0,
        input_7_0_address0 => grp_max_pool_16_16_s_fu_3488_input_7_0_address0,
        input_7_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_7_0_ce0,
        input_7_0_q0 => conv1_14_q0,
        input_7_1_address0 => grp_max_pool_16_16_s_fu_3488_input_7_1_address0,
        input_7_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_7_1_ce0,
        input_7_1_q0 => conv1_15_q0,
        input_8_0_address0 => grp_max_pool_16_16_s_fu_3488_input_8_0_address0,
        input_8_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_8_0_ce0,
        input_8_0_q0 => conv1_16_q0,
        input_8_1_address0 => grp_max_pool_16_16_s_fu_3488_input_8_1_address0,
        input_8_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_8_1_ce0,
        input_8_1_q0 => conv1_17_q0,
        input_9_0_address0 => grp_max_pool_16_16_s_fu_3488_input_9_0_address0,
        input_9_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_9_0_ce0,
        input_9_0_q0 => conv1_18_q0,
        input_9_1_address0 => grp_max_pool_16_16_s_fu_3488_input_9_1_address0,
        input_9_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_9_1_ce0,
        input_9_1_q0 => conv1_19_q0,
        input_10_0_address0 => grp_max_pool_16_16_s_fu_3488_input_10_0_address0,
        input_10_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_10_0_ce0,
        input_10_0_q0 => conv1_20_q0,
        input_10_1_address0 => grp_max_pool_16_16_s_fu_3488_input_10_1_address0,
        input_10_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_10_1_ce0,
        input_10_1_q0 => conv1_21_q0,
        input_11_0_address0 => grp_max_pool_16_16_s_fu_3488_input_11_0_address0,
        input_11_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_11_0_ce0,
        input_11_0_q0 => conv1_22_q0,
        input_11_1_address0 => grp_max_pool_16_16_s_fu_3488_input_11_1_address0,
        input_11_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_11_1_ce0,
        input_11_1_q0 => conv1_23_q0,
        input_12_0_address0 => grp_max_pool_16_16_s_fu_3488_input_12_0_address0,
        input_12_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_12_0_ce0,
        input_12_0_q0 => conv1_24_q0,
        input_12_1_address0 => grp_max_pool_16_16_s_fu_3488_input_12_1_address0,
        input_12_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_12_1_ce0,
        input_12_1_q0 => conv1_25_q0,
        input_13_0_address0 => grp_max_pool_16_16_s_fu_3488_input_13_0_address0,
        input_13_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_13_0_ce0,
        input_13_0_q0 => conv1_26_q0,
        input_13_1_address0 => grp_max_pool_16_16_s_fu_3488_input_13_1_address0,
        input_13_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_13_1_ce0,
        input_13_1_q0 => conv1_27_q0,
        input_14_0_address0 => grp_max_pool_16_16_s_fu_3488_input_14_0_address0,
        input_14_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_14_0_ce0,
        input_14_0_q0 => conv1_28_q0,
        input_14_1_address0 => grp_max_pool_16_16_s_fu_3488_input_14_1_address0,
        input_14_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_14_1_ce0,
        input_14_1_q0 => conv1_29_q0,
        input_15_0_address0 => grp_max_pool_16_16_s_fu_3488_input_15_0_address0,
        input_15_0_ce0 => grp_max_pool_16_16_s_fu_3488_input_15_0_ce0,
        input_15_0_q0 => conv1_30_q0,
        input_15_1_address0 => grp_max_pool_16_16_s_fu_3488_input_15_1_address0,
        input_15_1_ce0 => grp_max_pool_16_16_s_fu_3488_input_15_1_ce0,
        input_15_1_q0 => conv1_31_q0,
        output_0_address0 => grp_max_pool_16_16_s_fu_3488_output_0_address0,
        output_0_ce0 => grp_max_pool_16_16_s_fu_3488_output_0_ce0,
        output_0_we0 => grp_max_pool_16_16_s_fu_3488_output_0_we0,
        output_0_d0 => grp_max_pool_16_16_s_fu_3488_output_0_d0,
        output_1_address0 => grp_max_pool_16_16_s_fu_3488_output_1_address0,
        output_1_ce0 => grp_max_pool_16_16_s_fu_3488_output_1_ce0,
        output_1_we0 => grp_max_pool_16_16_s_fu_3488_output_1_we0,
        output_1_d0 => grp_max_pool_16_16_s_fu_3488_output_1_d0,
        output_2_address0 => grp_max_pool_16_16_s_fu_3488_output_2_address0,
        output_2_ce0 => grp_max_pool_16_16_s_fu_3488_output_2_ce0,
        output_2_we0 => grp_max_pool_16_16_s_fu_3488_output_2_we0,
        output_2_d0 => grp_max_pool_16_16_s_fu_3488_output_2_d0,
        output_3_address0 => grp_max_pool_16_16_s_fu_3488_output_3_address0,
        output_3_ce0 => grp_max_pool_16_16_s_fu_3488_output_3_ce0,
        output_3_we0 => grp_max_pool_16_16_s_fu_3488_output_3_we0,
        output_3_d0 => grp_max_pool_16_16_s_fu_3488_output_3_d0,
        output_4_address0 => grp_max_pool_16_16_s_fu_3488_output_4_address0,
        output_4_ce0 => grp_max_pool_16_16_s_fu_3488_output_4_ce0,
        output_4_we0 => grp_max_pool_16_16_s_fu_3488_output_4_we0,
        output_4_d0 => grp_max_pool_16_16_s_fu_3488_output_4_d0,
        output_5_address0 => grp_max_pool_16_16_s_fu_3488_output_5_address0,
        output_5_ce0 => grp_max_pool_16_16_s_fu_3488_output_5_ce0,
        output_5_we0 => grp_max_pool_16_16_s_fu_3488_output_5_we0,
        output_5_d0 => grp_max_pool_16_16_s_fu_3488_output_5_d0,
        output_6_address0 => grp_max_pool_16_16_s_fu_3488_output_6_address0,
        output_6_ce0 => grp_max_pool_16_16_s_fu_3488_output_6_ce0,
        output_6_we0 => grp_max_pool_16_16_s_fu_3488_output_6_we0,
        output_6_d0 => grp_max_pool_16_16_s_fu_3488_output_6_d0,
        output_7_address0 => grp_max_pool_16_16_s_fu_3488_output_7_address0,
        output_7_ce0 => grp_max_pool_16_16_s_fu_3488_output_7_ce0,
        output_7_we0 => grp_max_pool_16_16_s_fu_3488_output_7_we0,
        output_7_d0 => grp_max_pool_16_16_s_fu_3488_output_7_d0);

    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532 : component dut_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start,
        ap_done => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done,
        ap_idle => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_idle,
        ap_ready => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_ready,
        conv1_pooled_padded_15_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0,
        conv1_pooled_padded_15_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0,
        conv1_pooled_padded_15_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0,
        conv1_pooled_padded_15_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0,
        conv1_pooled_padded_15_q0 => conv1_pooled_padded_15_q0,
        conv1_pooled_padded_15_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1,
        conv1_pooled_padded_15_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1,
        conv1_pooled_padded_15_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1,
        conv1_pooled_padded_15_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d1,
        conv1_pooled_padded_15_q1 => conv1_pooled_padded_15_q1,
        conv1_pooled_padded_14_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0,
        conv1_pooled_padded_14_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0,
        conv1_pooled_padded_14_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0,
        conv1_pooled_padded_14_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0,
        conv1_pooled_padded_14_q0 => conv1_pooled_padded_14_q0,
        conv1_pooled_padded_14_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1,
        conv1_pooled_padded_14_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1,
        conv1_pooled_padded_14_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1,
        conv1_pooled_padded_14_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d1,
        conv1_pooled_padded_14_q1 => conv1_pooled_padded_14_q1,
        conv1_pooled_padded_13_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0,
        conv1_pooled_padded_13_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0,
        conv1_pooled_padded_13_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0,
        conv1_pooled_padded_13_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0,
        conv1_pooled_padded_13_q0 => conv1_pooled_padded_13_q0,
        conv1_pooled_padded_13_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1,
        conv1_pooled_padded_13_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1,
        conv1_pooled_padded_13_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1,
        conv1_pooled_padded_13_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d1,
        conv1_pooled_padded_13_q1 => conv1_pooled_padded_13_q1,
        conv1_pooled_padded_12_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0,
        conv1_pooled_padded_12_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0,
        conv1_pooled_padded_12_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0,
        conv1_pooled_padded_12_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0,
        conv1_pooled_padded_12_q0 => conv1_pooled_padded_12_q0,
        conv1_pooled_padded_12_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1,
        conv1_pooled_padded_12_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1,
        conv1_pooled_padded_12_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1,
        conv1_pooled_padded_12_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d1,
        conv1_pooled_padded_12_q1 => conv1_pooled_padded_12_q1,
        conv1_pooled_padded_11_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0,
        conv1_pooled_padded_11_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0,
        conv1_pooled_padded_11_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0,
        conv1_pooled_padded_11_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0,
        conv1_pooled_padded_11_q0 => conv1_pooled_padded_11_q0,
        conv1_pooled_padded_11_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1,
        conv1_pooled_padded_11_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1,
        conv1_pooled_padded_11_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1,
        conv1_pooled_padded_11_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d1,
        conv1_pooled_padded_11_q1 => conv1_pooled_padded_11_q1,
        conv1_pooled_padded_10_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0,
        conv1_pooled_padded_10_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0,
        conv1_pooled_padded_10_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0,
        conv1_pooled_padded_10_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0,
        conv1_pooled_padded_10_q0 => conv1_pooled_padded_10_q0,
        conv1_pooled_padded_10_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1,
        conv1_pooled_padded_10_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1,
        conv1_pooled_padded_10_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1,
        conv1_pooled_padded_10_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d1,
        conv1_pooled_padded_10_q1 => conv1_pooled_padded_10_q1,
        conv1_pooled_padded_9_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0,
        conv1_pooled_padded_9_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0,
        conv1_pooled_padded_9_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0,
        conv1_pooled_padded_9_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0,
        conv1_pooled_padded_9_q0 => conv1_pooled_padded_9_q0,
        conv1_pooled_padded_9_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1,
        conv1_pooled_padded_9_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1,
        conv1_pooled_padded_9_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1,
        conv1_pooled_padded_9_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d1,
        conv1_pooled_padded_9_q1 => conv1_pooled_padded_9_q1,
        conv1_pooled_padded_8_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0,
        conv1_pooled_padded_8_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0,
        conv1_pooled_padded_8_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0,
        conv1_pooled_padded_8_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0,
        conv1_pooled_padded_8_q0 => conv1_pooled_padded_8_q0,
        conv1_pooled_padded_8_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1,
        conv1_pooled_padded_8_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1,
        conv1_pooled_padded_8_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1,
        conv1_pooled_padded_8_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d1,
        conv1_pooled_padded_8_q1 => conv1_pooled_padded_8_q1,
        conv1_pooled_padded_7_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0,
        conv1_pooled_padded_7_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0,
        conv1_pooled_padded_7_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0,
        conv1_pooled_padded_7_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0,
        conv1_pooled_padded_7_q0 => conv1_pooled_padded_7_q0,
        conv1_pooled_padded_7_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1,
        conv1_pooled_padded_7_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1,
        conv1_pooled_padded_7_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1,
        conv1_pooled_padded_7_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d1,
        conv1_pooled_padded_7_q1 => conv1_pooled_padded_7_q1,
        conv1_pooled_padded_6_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0,
        conv1_pooled_padded_6_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0,
        conv1_pooled_padded_6_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0,
        conv1_pooled_padded_6_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0,
        conv1_pooled_padded_6_q0 => conv1_pooled_padded_6_q0,
        conv1_pooled_padded_6_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1,
        conv1_pooled_padded_6_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1,
        conv1_pooled_padded_6_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1,
        conv1_pooled_padded_6_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d1,
        conv1_pooled_padded_6_q1 => conv1_pooled_padded_6_q1,
        conv1_pooled_padded_5_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0,
        conv1_pooled_padded_5_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0,
        conv1_pooled_padded_5_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0,
        conv1_pooled_padded_5_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0,
        conv1_pooled_padded_5_q0 => conv1_pooled_padded_5_q0,
        conv1_pooled_padded_5_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1,
        conv1_pooled_padded_5_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1,
        conv1_pooled_padded_5_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1,
        conv1_pooled_padded_5_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d1,
        conv1_pooled_padded_5_q1 => conv1_pooled_padded_5_q1,
        conv1_pooled_padded_4_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0,
        conv1_pooled_padded_4_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0,
        conv1_pooled_padded_4_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0,
        conv1_pooled_padded_4_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0,
        conv1_pooled_padded_4_q0 => conv1_pooled_padded_4_q0,
        conv1_pooled_padded_4_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1,
        conv1_pooled_padded_4_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1,
        conv1_pooled_padded_4_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1,
        conv1_pooled_padded_4_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d1,
        conv1_pooled_padded_4_q1 => conv1_pooled_padded_4_q1,
        conv1_pooled_padded_3_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0,
        conv1_pooled_padded_3_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0,
        conv1_pooled_padded_3_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0,
        conv1_pooled_padded_3_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0,
        conv1_pooled_padded_3_q0 => conv1_pooled_padded_3_q0,
        conv1_pooled_padded_3_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1,
        conv1_pooled_padded_3_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1,
        conv1_pooled_padded_3_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1,
        conv1_pooled_padded_3_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d1,
        conv1_pooled_padded_3_q1 => conv1_pooled_padded_3_q1,
        conv1_pooled_padded_2_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0,
        conv1_pooled_padded_2_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0,
        conv1_pooled_padded_2_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0,
        conv1_pooled_padded_2_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0,
        conv1_pooled_padded_2_q0 => conv1_pooled_padded_2_q0,
        conv1_pooled_padded_2_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1,
        conv1_pooled_padded_2_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1,
        conv1_pooled_padded_2_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1,
        conv1_pooled_padded_2_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d1,
        conv1_pooled_padded_2_q1 => conv1_pooled_padded_2_q1,
        conv1_pooled_padded_1_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0,
        conv1_pooled_padded_1_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0,
        conv1_pooled_padded_1_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0,
        conv1_pooled_padded_1_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0,
        conv1_pooled_padded_1_q0 => conv1_pooled_padded_1_q0,
        conv1_pooled_padded_1_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1,
        conv1_pooled_padded_1_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1,
        conv1_pooled_padded_1_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1,
        conv1_pooled_padded_1_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d1,
        conv1_pooled_padded_1_q1 => conv1_pooled_padded_1_q1,
        conv1_pooled_padded_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0,
        conv1_pooled_padded_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0,
        conv1_pooled_padded_we0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0,
        conv1_pooled_padded_d0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0,
        conv1_pooled_padded_q0 => conv1_pooled_padded_q0,
        conv1_pooled_padded_address1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1,
        conv1_pooled_padded_ce1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1,
        conv1_pooled_padded_we1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1,
        conv1_pooled_padded_d1 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d1,
        conv1_pooled_padded_q1 => conv1_pooled_padded_q1,
        conv1_pooled_0_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0,
        conv1_pooled_0_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0,
        conv1_pooled_0_q0 => conv1_pooled_0_q0,
        conv1_pooled_1_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0,
        conv1_pooled_1_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0,
        conv1_pooled_1_q0 => conv1_pooled_1_q0,
        conv1_pooled_2_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0,
        conv1_pooled_2_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0,
        conv1_pooled_2_q0 => conv1_pooled_2_q0,
        conv1_pooled_3_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0,
        conv1_pooled_3_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0,
        conv1_pooled_3_q0 => conv1_pooled_3_q0,
        conv1_pooled_4_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0,
        conv1_pooled_4_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0,
        conv1_pooled_4_q0 => conv1_pooled_4_q0,
        conv1_pooled_5_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0,
        conv1_pooled_5_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0,
        conv1_pooled_5_q0 => conv1_pooled_5_q0,
        conv1_pooled_6_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0,
        conv1_pooled_6_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0,
        conv1_pooled_6_q0 => conv1_pooled_6_q0,
        conv1_pooled_7_address0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0,
        conv1_pooled_7_ce0 => grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0,
        conv1_pooled_7_q0 => conv1_pooled_7_q0);

    grp_conv2_f_fu_3560 : component dut_conv2_f
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2_f_fu_3560_ap_start,
        ap_done => grp_conv2_f_fu_3560_ap_done,
        ap_idle => grp_conv2_f_fu_3560_ap_idle,
        ap_ready => grp_conv2_f_fu_3560_ap_ready,
        input_0_address0 => grp_conv2_f_fu_3560_input_0_address0,
        input_0_ce0 => grp_conv2_f_fu_3560_input_0_ce0,
        input_0_q0 => conv1_pooled_padded_q0,
        input_0_address1 => grp_conv2_f_fu_3560_input_0_address1,
        input_0_ce1 => grp_conv2_f_fu_3560_input_0_ce1,
        input_0_q1 => conv1_pooled_padded_q1,
        input_1_address0 => grp_conv2_f_fu_3560_input_1_address0,
        input_1_ce0 => grp_conv2_f_fu_3560_input_1_ce0,
        input_1_q0 => conv1_pooled_padded_1_q0,
        input_1_address1 => grp_conv2_f_fu_3560_input_1_address1,
        input_1_ce1 => grp_conv2_f_fu_3560_input_1_ce1,
        input_1_q1 => conv1_pooled_padded_1_q1,
        input_2_address0 => grp_conv2_f_fu_3560_input_2_address0,
        input_2_ce0 => grp_conv2_f_fu_3560_input_2_ce0,
        input_2_q0 => conv1_pooled_padded_2_q0,
        input_2_address1 => grp_conv2_f_fu_3560_input_2_address1,
        input_2_ce1 => grp_conv2_f_fu_3560_input_2_ce1,
        input_2_q1 => conv1_pooled_padded_2_q1,
        input_3_address0 => grp_conv2_f_fu_3560_input_3_address0,
        input_3_ce0 => grp_conv2_f_fu_3560_input_3_ce0,
        input_3_q0 => conv1_pooled_padded_3_q0,
        input_3_address1 => grp_conv2_f_fu_3560_input_3_address1,
        input_3_ce1 => grp_conv2_f_fu_3560_input_3_ce1,
        input_3_q1 => conv1_pooled_padded_3_q1,
        input_4_address0 => grp_conv2_f_fu_3560_input_4_address0,
        input_4_ce0 => grp_conv2_f_fu_3560_input_4_ce0,
        input_4_q0 => conv1_pooled_padded_4_q0,
        input_4_address1 => grp_conv2_f_fu_3560_input_4_address1,
        input_4_ce1 => grp_conv2_f_fu_3560_input_4_ce1,
        input_4_q1 => conv1_pooled_padded_4_q1,
        input_5_address0 => grp_conv2_f_fu_3560_input_5_address0,
        input_5_ce0 => grp_conv2_f_fu_3560_input_5_ce0,
        input_5_q0 => conv1_pooled_padded_5_q0,
        input_5_address1 => grp_conv2_f_fu_3560_input_5_address1,
        input_5_ce1 => grp_conv2_f_fu_3560_input_5_ce1,
        input_5_q1 => conv1_pooled_padded_5_q1,
        input_6_address0 => grp_conv2_f_fu_3560_input_6_address0,
        input_6_ce0 => grp_conv2_f_fu_3560_input_6_ce0,
        input_6_q0 => conv1_pooled_padded_6_q0,
        input_6_address1 => grp_conv2_f_fu_3560_input_6_address1,
        input_6_ce1 => grp_conv2_f_fu_3560_input_6_ce1,
        input_6_q1 => conv1_pooled_padded_6_q1,
        input_7_address0 => grp_conv2_f_fu_3560_input_7_address0,
        input_7_ce0 => grp_conv2_f_fu_3560_input_7_ce0,
        input_7_q0 => conv1_pooled_padded_7_q0,
        input_7_address1 => grp_conv2_f_fu_3560_input_7_address1,
        input_7_ce1 => grp_conv2_f_fu_3560_input_7_ce1,
        input_7_q1 => conv1_pooled_padded_7_q1,
        input_8_address0 => grp_conv2_f_fu_3560_input_8_address0,
        input_8_ce0 => grp_conv2_f_fu_3560_input_8_ce0,
        input_8_q0 => conv1_pooled_padded_8_q0,
        input_8_address1 => grp_conv2_f_fu_3560_input_8_address1,
        input_8_ce1 => grp_conv2_f_fu_3560_input_8_ce1,
        input_8_q1 => conv1_pooled_padded_8_q1,
        input_9_address0 => grp_conv2_f_fu_3560_input_9_address0,
        input_9_ce0 => grp_conv2_f_fu_3560_input_9_ce0,
        input_9_q0 => conv1_pooled_padded_9_q0,
        input_9_address1 => grp_conv2_f_fu_3560_input_9_address1,
        input_9_ce1 => grp_conv2_f_fu_3560_input_9_ce1,
        input_9_q1 => conv1_pooled_padded_9_q1,
        input_10_address0 => grp_conv2_f_fu_3560_input_10_address0,
        input_10_ce0 => grp_conv2_f_fu_3560_input_10_ce0,
        input_10_q0 => conv1_pooled_padded_10_q0,
        input_10_address1 => grp_conv2_f_fu_3560_input_10_address1,
        input_10_ce1 => grp_conv2_f_fu_3560_input_10_ce1,
        input_10_q1 => conv1_pooled_padded_10_q1,
        input_11_address0 => grp_conv2_f_fu_3560_input_11_address0,
        input_11_ce0 => grp_conv2_f_fu_3560_input_11_ce0,
        input_11_q0 => conv1_pooled_padded_11_q0,
        input_11_address1 => grp_conv2_f_fu_3560_input_11_address1,
        input_11_ce1 => grp_conv2_f_fu_3560_input_11_ce1,
        input_11_q1 => conv1_pooled_padded_11_q1,
        input_12_address0 => grp_conv2_f_fu_3560_input_12_address0,
        input_12_ce0 => grp_conv2_f_fu_3560_input_12_ce0,
        input_12_q0 => conv1_pooled_padded_12_q0,
        input_12_address1 => grp_conv2_f_fu_3560_input_12_address1,
        input_12_ce1 => grp_conv2_f_fu_3560_input_12_ce1,
        input_12_q1 => conv1_pooled_padded_12_q1,
        input_13_address0 => grp_conv2_f_fu_3560_input_13_address0,
        input_13_ce0 => grp_conv2_f_fu_3560_input_13_ce0,
        input_13_q0 => conv1_pooled_padded_13_q0,
        input_13_address1 => grp_conv2_f_fu_3560_input_13_address1,
        input_13_ce1 => grp_conv2_f_fu_3560_input_13_ce1,
        input_13_q1 => conv1_pooled_padded_13_q1,
        input_14_address0 => grp_conv2_f_fu_3560_input_14_address0,
        input_14_ce0 => grp_conv2_f_fu_3560_input_14_ce0,
        input_14_q0 => conv1_pooled_padded_14_q0,
        input_14_address1 => grp_conv2_f_fu_3560_input_14_address1,
        input_14_ce1 => grp_conv2_f_fu_3560_input_14_ce1,
        input_14_q1 => conv1_pooled_padded_14_q1,
        input_15_address0 => grp_conv2_f_fu_3560_input_15_address0,
        input_15_ce0 => grp_conv2_f_fu_3560_input_15_ce0,
        input_15_q0 => conv1_pooled_padded_15_q0,
        input_15_address1 => grp_conv2_f_fu_3560_input_15_address1,
        input_15_ce1 => grp_conv2_f_fu_3560_input_15_ce1,
        input_15_q1 => conv1_pooled_padded_15_q1,
        output_0_0_address0 => grp_conv2_f_fu_3560_output_0_0_address0,
        output_0_0_ce0 => grp_conv2_f_fu_3560_output_0_0_ce0,
        output_0_0_we0 => grp_conv2_f_fu_3560_output_0_0_we0,
        output_0_0_d0 => grp_conv2_f_fu_3560_output_0_0_d0,
        output_0_1_address0 => grp_conv2_f_fu_3560_output_0_1_address0,
        output_0_1_ce0 => grp_conv2_f_fu_3560_output_0_1_ce0,
        output_0_1_we0 => grp_conv2_f_fu_3560_output_0_1_we0,
        output_0_1_d0 => grp_conv2_f_fu_3560_output_0_1_d0,
        output_0_2_address0 => grp_conv2_f_fu_3560_output_0_2_address0,
        output_0_2_ce0 => grp_conv2_f_fu_3560_output_0_2_ce0,
        output_0_2_we0 => grp_conv2_f_fu_3560_output_0_2_we0,
        output_0_2_d0 => grp_conv2_f_fu_3560_output_0_2_d0,
        output_0_3_address0 => grp_conv2_f_fu_3560_output_0_3_address0,
        output_0_3_ce0 => grp_conv2_f_fu_3560_output_0_3_ce0,
        output_0_3_we0 => grp_conv2_f_fu_3560_output_0_3_we0,
        output_0_3_d0 => grp_conv2_f_fu_3560_output_0_3_d0,
        output_0_4_address0 => grp_conv2_f_fu_3560_output_0_4_address0,
        output_0_4_ce0 => grp_conv2_f_fu_3560_output_0_4_ce0,
        output_0_4_we0 => grp_conv2_f_fu_3560_output_0_4_we0,
        output_0_4_d0 => grp_conv2_f_fu_3560_output_0_4_d0,
        output_0_5_address0 => grp_conv2_f_fu_3560_output_0_5_address0,
        output_0_5_ce0 => grp_conv2_f_fu_3560_output_0_5_ce0,
        output_0_5_we0 => grp_conv2_f_fu_3560_output_0_5_we0,
        output_0_5_d0 => grp_conv2_f_fu_3560_output_0_5_d0,
        output_0_6_address0 => grp_conv2_f_fu_3560_output_0_6_address0,
        output_0_6_ce0 => grp_conv2_f_fu_3560_output_0_6_ce0,
        output_0_6_we0 => grp_conv2_f_fu_3560_output_0_6_we0,
        output_0_6_d0 => grp_conv2_f_fu_3560_output_0_6_d0,
        output_0_7_address0 => grp_conv2_f_fu_3560_output_0_7_address0,
        output_0_7_ce0 => grp_conv2_f_fu_3560_output_0_7_ce0,
        output_0_7_we0 => grp_conv2_f_fu_3560_output_0_7_we0,
        output_0_7_d0 => grp_conv2_f_fu_3560_output_0_7_d0,
        output_1_0_address0 => grp_conv2_f_fu_3560_output_1_0_address0,
        output_1_0_ce0 => grp_conv2_f_fu_3560_output_1_0_ce0,
        output_1_0_we0 => grp_conv2_f_fu_3560_output_1_0_we0,
        output_1_0_d0 => grp_conv2_f_fu_3560_output_1_0_d0,
        output_1_1_address0 => grp_conv2_f_fu_3560_output_1_1_address0,
        output_1_1_ce0 => grp_conv2_f_fu_3560_output_1_1_ce0,
        output_1_1_we0 => grp_conv2_f_fu_3560_output_1_1_we0,
        output_1_1_d0 => grp_conv2_f_fu_3560_output_1_1_d0,
        output_1_2_address0 => grp_conv2_f_fu_3560_output_1_2_address0,
        output_1_2_ce0 => grp_conv2_f_fu_3560_output_1_2_ce0,
        output_1_2_we0 => grp_conv2_f_fu_3560_output_1_2_we0,
        output_1_2_d0 => grp_conv2_f_fu_3560_output_1_2_d0,
        output_1_3_address0 => grp_conv2_f_fu_3560_output_1_3_address0,
        output_1_3_ce0 => grp_conv2_f_fu_3560_output_1_3_ce0,
        output_1_3_we0 => grp_conv2_f_fu_3560_output_1_3_we0,
        output_1_3_d0 => grp_conv2_f_fu_3560_output_1_3_d0,
        output_1_4_address0 => grp_conv2_f_fu_3560_output_1_4_address0,
        output_1_4_ce0 => grp_conv2_f_fu_3560_output_1_4_ce0,
        output_1_4_we0 => grp_conv2_f_fu_3560_output_1_4_we0,
        output_1_4_d0 => grp_conv2_f_fu_3560_output_1_4_d0,
        output_1_5_address0 => grp_conv2_f_fu_3560_output_1_5_address0,
        output_1_5_ce0 => grp_conv2_f_fu_3560_output_1_5_ce0,
        output_1_5_we0 => grp_conv2_f_fu_3560_output_1_5_we0,
        output_1_5_d0 => grp_conv2_f_fu_3560_output_1_5_d0,
        output_1_6_address0 => grp_conv2_f_fu_3560_output_1_6_address0,
        output_1_6_ce0 => grp_conv2_f_fu_3560_output_1_6_ce0,
        output_1_6_we0 => grp_conv2_f_fu_3560_output_1_6_we0,
        output_1_6_d0 => grp_conv2_f_fu_3560_output_1_6_d0,
        output_1_7_address0 => grp_conv2_f_fu_3560_output_1_7_address0,
        output_1_7_ce0 => grp_conv2_f_fu_3560_output_1_7_ce0,
        output_1_7_we0 => grp_conv2_f_fu_3560_output_1_7_we0,
        output_1_7_d0 => grp_conv2_f_fu_3560_output_1_7_d0,
        output_2_0_address0 => grp_conv2_f_fu_3560_output_2_0_address0,
        output_2_0_ce0 => grp_conv2_f_fu_3560_output_2_0_ce0,
        output_2_0_we0 => grp_conv2_f_fu_3560_output_2_0_we0,
        output_2_0_d0 => grp_conv2_f_fu_3560_output_2_0_d0,
        output_2_1_address0 => grp_conv2_f_fu_3560_output_2_1_address0,
        output_2_1_ce0 => grp_conv2_f_fu_3560_output_2_1_ce0,
        output_2_1_we0 => grp_conv2_f_fu_3560_output_2_1_we0,
        output_2_1_d0 => grp_conv2_f_fu_3560_output_2_1_d0,
        output_2_2_address0 => grp_conv2_f_fu_3560_output_2_2_address0,
        output_2_2_ce0 => grp_conv2_f_fu_3560_output_2_2_ce0,
        output_2_2_we0 => grp_conv2_f_fu_3560_output_2_2_we0,
        output_2_2_d0 => grp_conv2_f_fu_3560_output_2_2_d0,
        output_2_3_address0 => grp_conv2_f_fu_3560_output_2_3_address0,
        output_2_3_ce0 => grp_conv2_f_fu_3560_output_2_3_ce0,
        output_2_3_we0 => grp_conv2_f_fu_3560_output_2_3_we0,
        output_2_3_d0 => grp_conv2_f_fu_3560_output_2_3_d0,
        output_2_4_address0 => grp_conv2_f_fu_3560_output_2_4_address0,
        output_2_4_ce0 => grp_conv2_f_fu_3560_output_2_4_ce0,
        output_2_4_we0 => grp_conv2_f_fu_3560_output_2_4_we0,
        output_2_4_d0 => grp_conv2_f_fu_3560_output_2_4_d0,
        output_2_5_address0 => grp_conv2_f_fu_3560_output_2_5_address0,
        output_2_5_ce0 => grp_conv2_f_fu_3560_output_2_5_ce0,
        output_2_5_we0 => grp_conv2_f_fu_3560_output_2_5_we0,
        output_2_5_d0 => grp_conv2_f_fu_3560_output_2_5_d0,
        output_2_6_address0 => grp_conv2_f_fu_3560_output_2_6_address0,
        output_2_6_ce0 => grp_conv2_f_fu_3560_output_2_6_ce0,
        output_2_6_we0 => grp_conv2_f_fu_3560_output_2_6_we0,
        output_2_6_d0 => grp_conv2_f_fu_3560_output_2_6_d0,
        output_2_7_address0 => grp_conv2_f_fu_3560_output_2_7_address0,
        output_2_7_ce0 => grp_conv2_f_fu_3560_output_2_7_ce0,
        output_2_7_we0 => grp_conv2_f_fu_3560_output_2_7_we0,
        output_2_7_d0 => grp_conv2_f_fu_3560_output_2_7_d0,
        output_3_0_address0 => grp_conv2_f_fu_3560_output_3_0_address0,
        output_3_0_ce0 => grp_conv2_f_fu_3560_output_3_0_ce0,
        output_3_0_we0 => grp_conv2_f_fu_3560_output_3_0_we0,
        output_3_0_d0 => grp_conv2_f_fu_3560_output_3_0_d0,
        output_3_1_address0 => grp_conv2_f_fu_3560_output_3_1_address0,
        output_3_1_ce0 => grp_conv2_f_fu_3560_output_3_1_ce0,
        output_3_1_we0 => grp_conv2_f_fu_3560_output_3_1_we0,
        output_3_1_d0 => grp_conv2_f_fu_3560_output_3_1_d0,
        output_3_2_address0 => grp_conv2_f_fu_3560_output_3_2_address0,
        output_3_2_ce0 => grp_conv2_f_fu_3560_output_3_2_ce0,
        output_3_2_we0 => grp_conv2_f_fu_3560_output_3_2_we0,
        output_3_2_d0 => grp_conv2_f_fu_3560_output_3_2_d0,
        output_3_3_address0 => grp_conv2_f_fu_3560_output_3_3_address0,
        output_3_3_ce0 => grp_conv2_f_fu_3560_output_3_3_ce0,
        output_3_3_we0 => grp_conv2_f_fu_3560_output_3_3_we0,
        output_3_3_d0 => grp_conv2_f_fu_3560_output_3_3_d0,
        output_3_4_address0 => grp_conv2_f_fu_3560_output_3_4_address0,
        output_3_4_ce0 => grp_conv2_f_fu_3560_output_3_4_ce0,
        output_3_4_we0 => grp_conv2_f_fu_3560_output_3_4_we0,
        output_3_4_d0 => grp_conv2_f_fu_3560_output_3_4_d0,
        output_3_5_address0 => grp_conv2_f_fu_3560_output_3_5_address0,
        output_3_5_ce0 => grp_conv2_f_fu_3560_output_3_5_ce0,
        output_3_5_we0 => grp_conv2_f_fu_3560_output_3_5_we0,
        output_3_5_d0 => grp_conv2_f_fu_3560_output_3_5_d0,
        output_3_6_address0 => grp_conv2_f_fu_3560_output_3_6_address0,
        output_3_6_ce0 => grp_conv2_f_fu_3560_output_3_6_ce0,
        output_3_6_we0 => grp_conv2_f_fu_3560_output_3_6_we0,
        output_3_6_d0 => grp_conv2_f_fu_3560_output_3_6_d0,
        output_3_7_address0 => grp_conv2_f_fu_3560_output_3_7_address0,
        output_3_7_ce0 => grp_conv2_f_fu_3560_output_3_7_ce0,
        output_3_7_we0 => grp_conv2_f_fu_3560_output_3_7_we0,
        output_3_7_d0 => grp_conv2_f_fu_3560_output_3_7_d0,
        output_4_0_address0 => grp_conv2_f_fu_3560_output_4_0_address0,
        output_4_0_ce0 => grp_conv2_f_fu_3560_output_4_0_ce0,
        output_4_0_we0 => grp_conv2_f_fu_3560_output_4_0_we0,
        output_4_0_d0 => grp_conv2_f_fu_3560_output_4_0_d0,
        output_4_1_address0 => grp_conv2_f_fu_3560_output_4_1_address0,
        output_4_1_ce0 => grp_conv2_f_fu_3560_output_4_1_ce0,
        output_4_1_we0 => grp_conv2_f_fu_3560_output_4_1_we0,
        output_4_1_d0 => grp_conv2_f_fu_3560_output_4_1_d0,
        output_4_2_address0 => grp_conv2_f_fu_3560_output_4_2_address0,
        output_4_2_ce0 => grp_conv2_f_fu_3560_output_4_2_ce0,
        output_4_2_we0 => grp_conv2_f_fu_3560_output_4_2_we0,
        output_4_2_d0 => grp_conv2_f_fu_3560_output_4_2_d0,
        output_4_3_address0 => grp_conv2_f_fu_3560_output_4_3_address0,
        output_4_3_ce0 => grp_conv2_f_fu_3560_output_4_3_ce0,
        output_4_3_we0 => grp_conv2_f_fu_3560_output_4_3_we0,
        output_4_3_d0 => grp_conv2_f_fu_3560_output_4_3_d0,
        output_4_4_address0 => grp_conv2_f_fu_3560_output_4_4_address0,
        output_4_4_ce0 => grp_conv2_f_fu_3560_output_4_4_ce0,
        output_4_4_we0 => grp_conv2_f_fu_3560_output_4_4_we0,
        output_4_4_d0 => grp_conv2_f_fu_3560_output_4_4_d0,
        output_4_5_address0 => grp_conv2_f_fu_3560_output_4_5_address0,
        output_4_5_ce0 => grp_conv2_f_fu_3560_output_4_5_ce0,
        output_4_5_we0 => grp_conv2_f_fu_3560_output_4_5_we0,
        output_4_5_d0 => grp_conv2_f_fu_3560_output_4_5_d0,
        output_4_6_address0 => grp_conv2_f_fu_3560_output_4_6_address0,
        output_4_6_ce0 => grp_conv2_f_fu_3560_output_4_6_ce0,
        output_4_6_we0 => grp_conv2_f_fu_3560_output_4_6_we0,
        output_4_6_d0 => grp_conv2_f_fu_3560_output_4_6_d0,
        output_4_7_address0 => grp_conv2_f_fu_3560_output_4_7_address0,
        output_4_7_ce0 => grp_conv2_f_fu_3560_output_4_7_ce0,
        output_4_7_we0 => grp_conv2_f_fu_3560_output_4_7_we0,
        output_4_7_d0 => grp_conv2_f_fu_3560_output_4_7_d0,
        output_5_0_address0 => grp_conv2_f_fu_3560_output_5_0_address0,
        output_5_0_ce0 => grp_conv2_f_fu_3560_output_5_0_ce0,
        output_5_0_we0 => grp_conv2_f_fu_3560_output_5_0_we0,
        output_5_0_d0 => grp_conv2_f_fu_3560_output_5_0_d0,
        output_5_1_address0 => grp_conv2_f_fu_3560_output_5_1_address0,
        output_5_1_ce0 => grp_conv2_f_fu_3560_output_5_1_ce0,
        output_5_1_we0 => grp_conv2_f_fu_3560_output_5_1_we0,
        output_5_1_d0 => grp_conv2_f_fu_3560_output_5_1_d0,
        output_5_2_address0 => grp_conv2_f_fu_3560_output_5_2_address0,
        output_5_2_ce0 => grp_conv2_f_fu_3560_output_5_2_ce0,
        output_5_2_we0 => grp_conv2_f_fu_3560_output_5_2_we0,
        output_5_2_d0 => grp_conv2_f_fu_3560_output_5_2_d0,
        output_5_3_address0 => grp_conv2_f_fu_3560_output_5_3_address0,
        output_5_3_ce0 => grp_conv2_f_fu_3560_output_5_3_ce0,
        output_5_3_we0 => grp_conv2_f_fu_3560_output_5_3_we0,
        output_5_3_d0 => grp_conv2_f_fu_3560_output_5_3_d0,
        output_5_4_address0 => grp_conv2_f_fu_3560_output_5_4_address0,
        output_5_4_ce0 => grp_conv2_f_fu_3560_output_5_4_ce0,
        output_5_4_we0 => grp_conv2_f_fu_3560_output_5_4_we0,
        output_5_4_d0 => grp_conv2_f_fu_3560_output_5_4_d0,
        output_5_5_address0 => grp_conv2_f_fu_3560_output_5_5_address0,
        output_5_5_ce0 => grp_conv2_f_fu_3560_output_5_5_ce0,
        output_5_5_we0 => grp_conv2_f_fu_3560_output_5_5_we0,
        output_5_5_d0 => grp_conv2_f_fu_3560_output_5_5_d0,
        output_5_6_address0 => grp_conv2_f_fu_3560_output_5_6_address0,
        output_5_6_ce0 => grp_conv2_f_fu_3560_output_5_6_ce0,
        output_5_6_we0 => grp_conv2_f_fu_3560_output_5_6_we0,
        output_5_6_d0 => grp_conv2_f_fu_3560_output_5_6_d0,
        output_5_7_address0 => grp_conv2_f_fu_3560_output_5_7_address0,
        output_5_7_ce0 => grp_conv2_f_fu_3560_output_5_7_ce0,
        output_5_7_we0 => grp_conv2_f_fu_3560_output_5_7_we0,
        output_5_7_d0 => grp_conv2_f_fu_3560_output_5_7_d0,
        output_6_0_address0 => grp_conv2_f_fu_3560_output_6_0_address0,
        output_6_0_ce0 => grp_conv2_f_fu_3560_output_6_0_ce0,
        output_6_0_we0 => grp_conv2_f_fu_3560_output_6_0_we0,
        output_6_0_d0 => grp_conv2_f_fu_3560_output_6_0_d0,
        output_6_1_address0 => grp_conv2_f_fu_3560_output_6_1_address0,
        output_6_1_ce0 => grp_conv2_f_fu_3560_output_6_1_ce0,
        output_6_1_we0 => grp_conv2_f_fu_3560_output_6_1_we0,
        output_6_1_d0 => grp_conv2_f_fu_3560_output_6_1_d0,
        output_6_2_address0 => grp_conv2_f_fu_3560_output_6_2_address0,
        output_6_2_ce0 => grp_conv2_f_fu_3560_output_6_2_ce0,
        output_6_2_we0 => grp_conv2_f_fu_3560_output_6_2_we0,
        output_6_2_d0 => grp_conv2_f_fu_3560_output_6_2_d0,
        output_6_3_address0 => grp_conv2_f_fu_3560_output_6_3_address0,
        output_6_3_ce0 => grp_conv2_f_fu_3560_output_6_3_ce0,
        output_6_3_we0 => grp_conv2_f_fu_3560_output_6_3_we0,
        output_6_3_d0 => grp_conv2_f_fu_3560_output_6_3_d0,
        output_6_4_address0 => grp_conv2_f_fu_3560_output_6_4_address0,
        output_6_4_ce0 => grp_conv2_f_fu_3560_output_6_4_ce0,
        output_6_4_we0 => grp_conv2_f_fu_3560_output_6_4_we0,
        output_6_4_d0 => grp_conv2_f_fu_3560_output_6_4_d0,
        output_6_5_address0 => grp_conv2_f_fu_3560_output_6_5_address0,
        output_6_5_ce0 => grp_conv2_f_fu_3560_output_6_5_ce0,
        output_6_5_we0 => grp_conv2_f_fu_3560_output_6_5_we0,
        output_6_5_d0 => grp_conv2_f_fu_3560_output_6_5_d0,
        output_6_6_address0 => grp_conv2_f_fu_3560_output_6_6_address0,
        output_6_6_ce0 => grp_conv2_f_fu_3560_output_6_6_ce0,
        output_6_6_we0 => grp_conv2_f_fu_3560_output_6_6_we0,
        output_6_6_d0 => grp_conv2_f_fu_3560_output_6_6_d0,
        output_6_7_address0 => grp_conv2_f_fu_3560_output_6_7_address0,
        output_6_7_ce0 => grp_conv2_f_fu_3560_output_6_7_ce0,
        output_6_7_we0 => grp_conv2_f_fu_3560_output_6_7_we0,
        output_6_7_d0 => grp_conv2_f_fu_3560_output_6_7_d0,
        output_7_0_address0 => grp_conv2_f_fu_3560_output_7_0_address0,
        output_7_0_ce0 => grp_conv2_f_fu_3560_output_7_0_ce0,
        output_7_0_we0 => grp_conv2_f_fu_3560_output_7_0_we0,
        output_7_0_d0 => grp_conv2_f_fu_3560_output_7_0_d0,
        output_7_1_address0 => grp_conv2_f_fu_3560_output_7_1_address0,
        output_7_1_ce0 => grp_conv2_f_fu_3560_output_7_1_ce0,
        output_7_1_we0 => grp_conv2_f_fu_3560_output_7_1_we0,
        output_7_1_d0 => grp_conv2_f_fu_3560_output_7_1_d0,
        output_7_2_address0 => grp_conv2_f_fu_3560_output_7_2_address0,
        output_7_2_ce0 => grp_conv2_f_fu_3560_output_7_2_ce0,
        output_7_2_we0 => grp_conv2_f_fu_3560_output_7_2_we0,
        output_7_2_d0 => grp_conv2_f_fu_3560_output_7_2_d0,
        output_7_3_address0 => grp_conv2_f_fu_3560_output_7_3_address0,
        output_7_3_ce0 => grp_conv2_f_fu_3560_output_7_3_ce0,
        output_7_3_we0 => grp_conv2_f_fu_3560_output_7_3_we0,
        output_7_3_d0 => grp_conv2_f_fu_3560_output_7_3_d0,
        output_7_4_address0 => grp_conv2_f_fu_3560_output_7_4_address0,
        output_7_4_ce0 => grp_conv2_f_fu_3560_output_7_4_ce0,
        output_7_4_we0 => grp_conv2_f_fu_3560_output_7_4_we0,
        output_7_4_d0 => grp_conv2_f_fu_3560_output_7_4_d0,
        output_7_5_address0 => grp_conv2_f_fu_3560_output_7_5_address0,
        output_7_5_ce0 => grp_conv2_f_fu_3560_output_7_5_ce0,
        output_7_5_we0 => grp_conv2_f_fu_3560_output_7_5_we0,
        output_7_5_d0 => grp_conv2_f_fu_3560_output_7_5_d0,
        output_7_6_address0 => grp_conv2_f_fu_3560_output_7_6_address0,
        output_7_6_ce0 => grp_conv2_f_fu_3560_output_7_6_ce0,
        output_7_6_we0 => grp_conv2_f_fu_3560_output_7_6_we0,
        output_7_6_d0 => grp_conv2_f_fu_3560_output_7_6_d0,
        output_7_7_address0 => grp_conv2_f_fu_3560_output_7_7_address0,
        output_7_7_ce0 => grp_conv2_f_fu_3560_output_7_7_ce0,
        output_7_7_we0 => grp_conv2_f_fu_3560_output_7_7_we0,
        output_7_7_d0 => grp_conv2_f_fu_3560_output_7_7_d0);

    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934 : component dut_bnn_xcel_Pipeline_m_loop_x_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start,
        ap_done => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done,
        ap_idle => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_idle,
        ap_ready => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_ready,
        conv2_0_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0,
        conv2_0_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0,
        conv2_0_0_q0 => conv2_0_0_q0,
        conv2_0_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0,
        conv2_0_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0,
        conv2_0_2_q0 => conv2_0_2_q0,
        conv2_0_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0,
        conv2_0_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0,
        conv2_0_4_q0 => conv2_0_4_q0,
        conv2_0_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0,
        conv2_0_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0,
        conv2_0_6_q0 => conv2_0_6_q0,
        conv2_1_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0,
        conv2_1_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0,
        conv2_1_0_q0 => conv2_1_0_q0,
        conv2_1_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0,
        conv2_1_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0,
        conv2_1_2_q0 => conv2_1_2_q0,
        conv2_1_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0,
        conv2_1_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0,
        conv2_1_4_q0 => conv2_1_4_q0,
        conv2_1_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0,
        conv2_1_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0,
        conv2_1_6_q0 => conv2_1_6_q0,
        conv2_0_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0,
        conv2_0_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0,
        conv2_0_1_q0 => conv2_0_1_q0,
        conv2_0_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0,
        conv2_0_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0,
        conv2_0_3_q0 => conv2_0_3_q0,
        conv2_0_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0,
        conv2_0_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0,
        conv2_0_5_q0 => conv2_0_5_q0,
        conv2_0_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0,
        conv2_0_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0,
        conv2_0_7_q0 => conv2_0_7_q0,
        conv2_1_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0,
        conv2_1_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0,
        conv2_1_1_q0 => conv2_1_1_q0,
        conv2_1_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0,
        conv2_1_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0,
        conv2_1_3_q0 => conv2_1_3_q0,
        conv2_1_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0,
        conv2_1_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0,
        conv2_1_5_q0 => conv2_1_5_q0,
        conv2_1_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0,
        conv2_1_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0,
        conv2_1_7_q0 => conv2_1_7_q0,
        conv2_2_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0,
        conv2_2_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0,
        conv2_2_0_q0 => conv2_2_0_q0,
        conv2_2_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0,
        conv2_2_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0,
        conv2_2_2_q0 => conv2_2_2_q0,
        conv2_2_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0,
        conv2_2_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0,
        conv2_2_4_q0 => conv2_2_4_q0,
        conv2_2_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0,
        conv2_2_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0,
        conv2_2_6_q0 => conv2_2_6_q0,
        conv2_3_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0,
        conv2_3_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0,
        conv2_3_0_q0 => conv2_3_0_q0,
        conv2_3_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0,
        conv2_3_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0,
        conv2_3_2_q0 => conv2_3_2_q0,
        conv2_3_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0,
        conv2_3_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0,
        conv2_3_4_q0 => conv2_3_4_q0,
        conv2_3_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0,
        conv2_3_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0,
        conv2_3_6_q0 => conv2_3_6_q0,
        conv2_2_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0,
        conv2_2_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0,
        conv2_2_1_q0 => conv2_2_1_q0,
        conv2_2_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0,
        conv2_2_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0,
        conv2_2_3_q0 => conv2_2_3_q0,
        conv2_2_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0,
        conv2_2_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0,
        conv2_2_5_q0 => conv2_2_5_q0,
        conv2_2_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0,
        conv2_2_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0,
        conv2_2_7_q0 => conv2_2_7_q0,
        conv2_3_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0,
        conv2_3_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0,
        conv2_3_1_q0 => conv2_3_1_q0,
        conv2_3_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0,
        conv2_3_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0,
        conv2_3_3_q0 => conv2_3_3_q0,
        conv2_3_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0,
        conv2_3_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0,
        conv2_3_5_q0 => conv2_3_5_q0,
        conv2_3_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0,
        conv2_3_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0,
        conv2_3_7_q0 => conv2_3_7_q0,
        conv2_4_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0,
        conv2_4_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0,
        conv2_4_0_q0 => conv2_4_0_q0,
        conv2_4_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0,
        conv2_4_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0,
        conv2_4_2_q0 => conv2_4_2_q0,
        conv2_4_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0,
        conv2_4_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0,
        conv2_4_4_q0 => conv2_4_4_q0,
        conv2_4_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0,
        conv2_4_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0,
        conv2_4_6_q0 => conv2_4_6_q0,
        conv2_5_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0,
        conv2_5_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0,
        conv2_5_0_q0 => conv2_5_0_q0,
        conv2_5_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0,
        conv2_5_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0,
        conv2_5_2_q0 => conv2_5_2_q0,
        conv2_5_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0,
        conv2_5_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0,
        conv2_5_4_q0 => conv2_5_4_q0,
        conv2_5_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0,
        conv2_5_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0,
        conv2_5_6_q0 => conv2_5_6_q0,
        conv2_4_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0,
        conv2_4_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0,
        conv2_4_1_q0 => conv2_4_1_q0,
        conv2_4_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0,
        conv2_4_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0,
        conv2_4_3_q0 => conv2_4_3_q0,
        conv2_4_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0,
        conv2_4_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0,
        conv2_4_5_q0 => conv2_4_5_q0,
        conv2_4_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0,
        conv2_4_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0,
        conv2_4_7_q0 => conv2_4_7_q0,
        conv2_5_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0,
        conv2_5_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0,
        conv2_5_1_q0 => conv2_5_1_q0,
        conv2_5_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0,
        conv2_5_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0,
        conv2_5_3_q0 => conv2_5_3_q0,
        conv2_5_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0,
        conv2_5_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0,
        conv2_5_5_q0 => conv2_5_5_q0,
        conv2_5_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0,
        conv2_5_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0,
        conv2_5_7_q0 => conv2_5_7_q0,
        conv2_6_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0,
        conv2_6_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0,
        conv2_6_0_q0 => conv2_6_0_q0,
        conv2_6_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0,
        conv2_6_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0,
        conv2_6_2_q0 => conv2_6_2_q0,
        conv2_6_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0,
        conv2_6_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0,
        conv2_6_4_q0 => conv2_6_4_q0,
        conv2_6_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0,
        conv2_6_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0,
        conv2_6_6_q0 => conv2_6_6_q0,
        conv2_7_0_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0,
        conv2_7_0_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0,
        conv2_7_0_q0 => conv2_7_0_q0,
        conv2_7_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0,
        conv2_7_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0,
        conv2_7_2_q0 => conv2_7_2_q0,
        conv2_7_4_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0,
        conv2_7_4_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0,
        conv2_7_4_q0 => conv2_7_4_q0,
        conv2_7_6_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0,
        conv2_7_6_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0,
        conv2_7_6_q0 => conv2_7_6_q0,
        conv2_6_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0,
        conv2_6_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0,
        conv2_6_1_q0 => conv2_6_1_q0,
        conv2_6_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0,
        conv2_6_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0,
        conv2_6_3_q0 => conv2_6_3_q0,
        conv2_6_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0,
        conv2_6_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0,
        conv2_6_5_q0 => conv2_6_5_q0,
        conv2_6_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0,
        conv2_6_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0,
        conv2_6_7_q0 => conv2_6_7_q0,
        conv2_7_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0,
        conv2_7_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0,
        conv2_7_1_q0 => conv2_7_1_q0,
        conv2_7_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0,
        conv2_7_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0,
        conv2_7_3_q0 => conv2_7_3_q0,
        conv2_7_5_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0,
        conv2_7_5_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0,
        conv2_7_5_q0 => conv2_7_5_q0,
        conv2_7_7_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0,
        conv2_7_7_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0,
        conv2_7_7_q0 => conv2_7_7_q0,
        conv2_pooled_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0,
        conv2_pooled_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0,
        conv2_pooled_we0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0,
        conv2_pooled_d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_d0,
        conv2_pooled_1_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0,
        conv2_pooled_1_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0,
        conv2_pooled_1_we0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0,
        conv2_pooled_1_d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_d0,
        conv2_pooled_2_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0,
        conv2_pooled_2_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0,
        conv2_pooled_2_we0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0,
        conv2_pooled_2_d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_d0,
        conv2_pooled_3_address0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0,
        conv2_pooled_3_ce0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0,
        conv2_pooled_3_we0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0,
        conv2_pooled_3_d0 => grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_d0);

    grp_bnn_xcel_Pipeline_outer_fu_4006 : component dut_bnn_xcel_Pipeline_outer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start,
        ap_done => grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done,
        ap_idle => grp_bnn_xcel_Pipeline_outer_fu_4006_ap_idle,
        ap_ready => grp_bnn_xcel_Pipeline_outer_fu_4006_ap_ready,
        conv2_pooled_address0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0,
        conv2_pooled_ce0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0,
        conv2_pooled_q0 => conv2_pooled_q0,
        conv2_pooled_address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address1,
        conv2_pooled_ce1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1,
        conv2_pooled_q1 => conv2_pooled_q1,
        conv2_pooled_address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address2,
        conv2_pooled_ce2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2,
        conv2_pooled_q2 => conv2_pooled_q2,
        conv2_pooled_address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address3,
        conv2_pooled_ce3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3,
        conv2_pooled_q3 => conv2_pooled_q3,
        conv2_pooled_1_address0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0,
        conv2_pooled_1_ce0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0,
        conv2_pooled_1_q0 => conv2_pooled_1_q0,
        conv2_pooled_1_address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address1,
        conv2_pooled_1_ce1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1,
        conv2_pooled_1_q1 => conv2_pooled_1_q1,
        conv2_pooled_1_address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address2,
        conv2_pooled_1_ce2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2,
        conv2_pooled_1_q2 => conv2_pooled_1_q2,
        conv2_pooled_1_address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address3,
        conv2_pooled_1_ce3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3,
        conv2_pooled_1_q3 => conv2_pooled_1_q3,
        conv2_pooled_2_address0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0,
        conv2_pooled_2_ce0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0,
        conv2_pooled_2_q0 => conv2_pooled_2_q0,
        conv2_pooled_2_address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address1,
        conv2_pooled_2_ce1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1,
        conv2_pooled_2_q1 => conv2_pooled_2_q1,
        conv2_pooled_2_address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address2,
        conv2_pooled_2_ce2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2,
        conv2_pooled_2_q2 => conv2_pooled_2_q2,
        conv2_pooled_2_address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address3,
        conv2_pooled_2_ce3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3,
        conv2_pooled_2_q3 => conv2_pooled_2_q3,
        conv2_pooled_3_address0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0,
        conv2_pooled_3_ce0 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0,
        conv2_pooled_3_q0 => conv2_pooled_3_q0,
        conv2_pooled_3_address1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address1,
        conv2_pooled_3_ce1 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1,
        conv2_pooled_3_q1 => conv2_pooled_3_q1,
        conv2_pooled_3_address2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address2,
        conv2_pooled_3_ce2 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2,
        conv2_pooled_3_q2 => conv2_pooled_3_q2,
        conv2_pooled_3_address3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address3,
        conv2_pooled_3_ce3 => grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3,
        conv2_pooled_3_q3 => conv2_pooled_3_q3,
        reshaped_out => grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out,
        reshaped_out_ap_vld => grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out_ap_vld);

    grp_dense_512_256_s_fu_4015 : component dut_dense_512_256_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_512_256_s_fu_4015_ap_start,
        ap_done => grp_dense_512_256_s_fu_4015_ap_done,
        ap_idle => grp_dense_512_256_s_fu_4015_ap_idle,
        ap_ready => grp_dense_512_256_s_fu_4015_ap_ready,
        p_read => grp_bnn_xcel_Pipeline_outer_fu_4006_reshaped_out,
        output_r_address0 => grp_dense_512_256_s_fu_4015_output_r_address0,
        output_r_ce0 => grp_dense_512_256_s_fu_4015_output_r_ce0,
        output_r_we0 => grp_dense_512_256_s_fu_4015_output_r_we0,
        output_r_d0 => grp_dense_512_256_s_fu_4015_output_r_d0);

    grp_sign_fu_4023 : component dut_sign
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sign_fu_4023_ap_start,
        ap_done => grp_sign_fu_4023_ap_done,
        ap_idle => grp_sign_fu_4023_ap_idle,
        ap_ready => grp_sign_fu_4023_ap_ready,
        input_r_address0 => grp_sign_fu_4023_input_r_address0,
        input_r_ce0 => grp_sign_fu_4023_input_r_ce0,
        input_r_q0 => dense1_V_q0,
        ap_return => grp_sign_fu_4023_ap_return);

    grp_dense_256_10_s_fu_4028 : component dut_dense_256_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_256_10_s_fu_4028_ap_start,
        ap_done => grp_dense_256_10_s_fu_4028_ap_done,
        ap_idle => grp_dense_256_10_s_fu_4028_ap_idle,
        ap_ready => grp_dense_256_10_s_fu_4028_ap_ready,
        p_read => signed1_reg_4055,
        output_r_address0 => grp_dense_256_10_s_fu_4028_output_r_address0,
        output_r_ce0 => grp_dense_256_10_s_fu_4028_output_r_ce0,
        output_r_we0 => grp_dense_256_10_s_fu_4028_output_r_we0,
        output_r_d0 => grp_dense_256_10_s_fu_4028_output_r_d0);

    grp_argmax_fu_4037 : component dut_argmax
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_argmax_fu_4037_ap_start,
        ap_done => grp_argmax_fu_4037_ap_done,
        ap_idle => grp_argmax_fu_4037_ap_idle,
        ap_ready => grp_argmax_fu_4037_ap_ready,
        input_r_address0 => grp_argmax_fu_4037_input_r_address0,
        input_r_ce0 => grp_argmax_fu_4037_input_r_ce0,
        input_r_q0 => dense2_V_q0,
        ap_return => grp_argmax_fu_4037_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv4_0;
            else
                if (((grp_argmax_fu_4037_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
                    ap_return_preg <= grp_argmax_fu_4037_ap_return;
                end if; 
            end if;
        end if;
    end process;


    grp_argmax_fu_4037_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_argmax_fu_4037_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_argmax_fu_4037_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_argmax_fu_4037_ap_ready = ap_const_logic_1)) then 
                    grp_argmax_fu_4037_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_ready = ap_const_logic_1)) then 
                    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_ready = ap_const_logic_1)) then 
                    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_ready = ap_const_logic_1)) then 
                    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bnn_xcel_Pipeline_outer_fu_4006_ap_ready = ap_const_logic_1)) then 
                    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv1_f_fu_3412_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv1_f_fu_3412_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_conv1_f_fu_3412_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv1_f_fu_3412_ap_ready = ap_const_logic_1)) then 
                    grp_conv1_f_fu_3412_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2_f_fu_3560_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2_f_fu_3560_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_conv2_f_fu_3560_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2_f_fu_3560_ap_ready = ap_const_logic_1)) then 
                    grp_conv2_f_fu_3560_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_256_10_s_fu_4028_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_256_10_s_fu_4028_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_sign_fu_4023_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                    grp_dense_256_10_s_fu_4028_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_256_10_s_fu_4028_ap_ready = ap_const_logic_1)) then 
                    grp_dense_256_10_s_fu_4028_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_512_256_s_fu_4015_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_512_256_s_fu_4015_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_dense_512_256_s_fu_4015_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_512_256_s_fu_4015_ap_ready = ap_const_logic_1)) then 
                    grp_dense_512_256_s_fu_4015_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_ready = ap_const_logic_1)) then 
                    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pool_16_16_s_fu_3488_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pool_16_16_s_fu_3488_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_max_pool_16_16_s_fu_3488_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pool_16_16_s_fu_3488_ap_ready = ap_const_logic_1)) then 
                    grp_max_pool_16_16_s_fu_3488_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sign_fu_4023_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sign_fu_4023_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_sign_fu_4023_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sign_fu_4023_ap_ready = ap_const_logic_1)) then 
                    grp_sign_fu_4023_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                signed1_reg_4055 <= grp_sign_fu_4023_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state36, grp_conv1_f_fu_3412_ap_done, grp_max_pool_16_16_s_fu_3488_ap_done, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done, grp_conv2_f_fu_3560_ap_done, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done, grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done, grp_dense_512_256_s_fu_4015_ap_done, grp_sign_fu_4023_ap_done, grp_dense_256_10_s_fu_4028_ap_done, grp_argmax_fu_4037_ap_done, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_block_state20_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_conv1_f_fu_3412_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_max_pool_16_16_s_fu_3488_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_conv2_f_fu_3560_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_dense_512_256_s_fu_4015_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_sign_fu_4023_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((grp_dense_256_10_s_fu_4028_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_argmax_fu_4037_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(ap_block_state20_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state20_on_subcall_done)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_conv1_f_fu_3412_ap_done)
    begin
        if ((grp_conv1_f_fu_3412_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_max_pool_16_16_s_fu_3488_ap_done)
    begin
        if ((grp_max_pool_16_16_s_fu_3488_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done)
    begin
        if ((grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_conv2_f_fu_3560_ap_done)
    begin
        if ((grp_conv2_f_fu_3560_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done)
    begin
        if ((grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done)
    begin
        if ((grp_bnn_xcel_Pipeline_outer_fu_4006_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_dense_512_256_s_fu_4015_ap_done)
    begin
        if ((grp_dense_512_256_s_fu_4015_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_sign_fu_4023_ap_done)
    begin
        if ((grp_sign_fu_4023_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state37_blk_assign_proc : process(grp_dense_256_10_s_fu_4028_ap_done)
    begin
        if ((grp_dense_256_10_s_fu_4028_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_argmax_fu_4037_ap_done)
    begin
        if ((grp_argmax_fu_4037_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state20_on_subcall_done_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done)
    begin
                ap_block_state20_on_subcall_done <= ((grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_done = ap_const_logic_0) or (grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_argmax_fu_4037_ap_done, ap_CS_fsm_state39)
    begin
        if ((((grp_argmax_fu_4037_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_argmax_fu_4037_ap_done, ap_CS_fsm_state39)
    begin
        if (((grp_argmax_fu_4037_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(grp_argmax_fu_4037_ap_done, grp_argmax_fu_4037_ap_return, ap_CS_fsm_state39, ap_return_preg)
    begin
        if (((grp_argmax_fu_4037_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            ap_return <= grp_argmax_fu_4037_ap_return;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    conv1_10_address0_assign_proc : process(grp_conv1_f_fu_3412_output_5_0_address0, grp_max_pool_16_16_s_fu_3488_input_5_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_10_address0 <= grp_max_pool_16_16_s_fu_3488_input_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_10_address0 <= grp_conv1_f_fu_3412_output_5_0_address0;
        else 
            conv1_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_10_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_5_0_ce0, grp_max_pool_16_16_s_fu_3488_input_5_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_10_ce0 <= grp_max_pool_16_16_s_fu_3488_input_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_10_ce0 <= grp_conv1_f_fu_3412_output_5_0_ce0;
        else 
            conv1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_10_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_5_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_10_ce1 <= grp_conv1_f_fu_3412_output_5_0_ce1;
        else 
            conv1_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_10_we0_assign_proc : process(grp_conv1_f_fu_3412_output_5_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_10_we0 <= grp_conv1_f_fu_3412_output_5_0_we0;
        else 
            conv1_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_10_we1_assign_proc : process(grp_conv1_f_fu_3412_output_5_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_10_we1 <= grp_conv1_f_fu_3412_output_5_0_we1;
        else 
            conv1_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_11_address0_assign_proc : process(grp_conv1_f_fu_3412_output_5_1_address0, grp_max_pool_16_16_s_fu_3488_input_5_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_11_address0 <= grp_max_pool_16_16_s_fu_3488_input_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_11_address0 <= grp_conv1_f_fu_3412_output_5_1_address0;
        else 
            conv1_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_11_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_5_1_ce0, grp_max_pool_16_16_s_fu_3488_input_5_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_11_ce0 <= grp_max_pool_16_16_s_fu_3488_input_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_11_ce0 <= grp_conv1_f_fu_3412_output_5_1_ce0;
        else 
            conv1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_11_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_5_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_11_ce1 <= grp_conv1_f_fu_3412_output_5_1_ce1;
        else 
            conv1_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_11_we0_assign_proc : process(grp_conv1_f_fu_3412_output_5_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_11_we0 <= grp_conv1_f_fu_3412_output_5_1_we0;
        else 
            conv1_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_11_we1_assign_proc : process(grp_conv1_f_fu_3412_output_5_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_11_we1 <= grp_conv1_f_fu_3412_output_5_1_we1;
        else 
            conv1_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_12_address0_assign_proc : process(grp_conv1_f_fu_3412_output_6_0_address0, grp_max_pool_16_16_s_fu_3488_input_6_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_12_address0 <= grp_max_pool_16_16_s_fu_3488_input_6_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_12_address0 <= grp_conv1_f_fu_3412_output_6_0_address0;
        else 
            conv1_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_12_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_6_0_ce0, grp_max_pool_16_16_s_fu_3488_input_6_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_12_ce0 <= grp_max_pool_16_16_s_fu_3488_input_6_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_12_ce0 <= grp_conv1_f_fu_3412_output_6_0_ce0;
        else 
            conv1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_12_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_6_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_12_ce1 <= grp_conv1_f_fu_3412_output_6_0_ce1;
        else 
            conv1_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_12_we0_assign_proc : process(grp_conv1_f_fu_3412_output_6_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_12_we0 <= grp_conv1_f_fu_3412_output_6_0_we0;
        else 
            conv1_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_12_we1_assign_proc : process(grp_conv1_f_fu_3412_output_6_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_12_we1 <= grp_conv1_f_fu_3412_output_6_0_we1;
        else 
            conv1_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_13_address0_assign_proc : process(grp_conv1_f_fu_3412_output_6_1_address0, grp_max_pool_16_16_s_fu_3488_input_6_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_13_address0 <= grp_max_pool_16_16_s_fu_3488_input_6_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_13_address0 <= grp_conv1_f_fu_3412_output_6_1_address0;
        else 
            conv1_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_13_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_6_1_ce0, grp_max_pool_16_16_s_fu_3488_input_6_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_13_ce0 <= grp_max_pool_16_16_s_fu_3488_input_6_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_13_ce0 <= grp_conv1_f_fu_3412_output_6_1_ce0;
        else 
            conv1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_13_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_6_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_13_ce1 <= grp_conv1_f_fu_3412_output_6_1_ce1;
        else 
            conv1_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_13_we0_assign_proc : process(grp_conv1_f_fu_3412_output_6_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_13_we0 <= grp_conv1_f_fu_3412_output_6_1_we0;
        else 
            conv1_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_13_we1_assign_proc : process(grp_conv1_f_fu_3412_output_6_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_13_we1 <= grp_conv1_f_fu_3412_output_6_1_we1;
        else 
            conv1_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_14_address0_assign_proc : process(grp_conv1_f_fu_3412_output_7_0_address0, grp_max_pool_16_16_s_fu_3488_input_7_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_14_address0 <= grp_max_pool_16_16_s_fu_3488_input_7_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_14_address0 <= grp_conv1_f_fu_3412_output_7_0_address0;
        else 
            conv1_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_14_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_7_0_ce0, grp_max_pool_16_16_s_fu_3488_input_7_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_14_ce0 <= grp_max_pool_16_16_s_fu_3488_input_7_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_14_ce0 <= grp_conv1_f_fu_3412_output_7_0_ce0;
        else 
            conv1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_14_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_7_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_14_ce1 <= grp_conv1_f_fu_3412_output_7_0_ce1;
        else 
            conv1_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_14_we0_assign_proc : process(grp_conv1_f_fu_3412_output_7_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_14_we0 <= grp_conv1_f_fu_3412_output_7_0_we0;
        else 
            conv1_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_14_we1_assign_proc : process(grp_conv1_f_fu_3412_output_7_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_14_we1 <= grp_conv1_f_fu_3412_output_7_0_we1;
        else 
            conv1_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_15_address0_assign_proc : process(grp_conv1_f_fu_3412_output_7_1_address0, grp_max_pool_16_16_s_fu_3488_input_7_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_15_address0 <= grp_max_pool_16_16_s_fu_3488_input_7_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_15_address0 <= grp_conv1_f_fu_3412_output_7_1_address0;
        else 
            conv1_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_15_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_7_1_ce0, grp_max_pool_16_16_s_fu_3488_input_7_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_15_ce0 <= grp_max_pool_16_16_s_fu_3488_input_7_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_15_ce0 <= grp_conv1_f_fu_3412_output_7_1_ce0;
        else 
            conv1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_15_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_7_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_15_ce1 <= grp_conv1_f_fu_3412_output_7_1_ce1;
        else 
            conv1_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_15_we0_assign_proc : process(grp_conv1_f_fu_3412_output_7_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_15_we0 <= grp_conv1_f_fu_3412_output_7_1_we0;
        else 
            conv1_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_15_we1_assign_proc : process(grp_conv1_f_fu_3412_output_7_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_15_we1 <= grp_conv1_f_fu_3412_output_7_1_we1;
        else 
            conv1_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_16_address0_assign_proc : process(grp_conv1_f_fu_3412_output_8_0_address0, grp_max_pool_16_16_s_fu_3488_input_8_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_16_address0 <= grp_max_pool_16_16_s_fu_3488_input_8_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_16_address0 <= grp_conv1_f_fu_3412_output_8_0_address0;
        else 
            conv1_16_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_16_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_8_0_ce0, grp_max_pool_16_16_s_fu_3488_input_8_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_16_ce0 <= grp_max_pool_16_16_s_fu_3488_input_8_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_16_ce0 <= grp_conv1_f_fu_3412_output_8_0_ce0;
        else 
            conv1_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_16_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_8_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_16_ce1 <= grp_conv1_f_fu_3412_output_8_0_ce1;
        else 
            conv1_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_16_we0_assign_proc : process(grp_conv1_f_fu_3412_output_8_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_16_we0 <= grp_conv1_f_fu_3412_output_8_0_we0;
        else 
            conv1_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_16_we1_assign_proc : process(grp_conv1_f_fu_3412_output_8_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_16_we1 <= grp_conv1_f_fu_3412_output_8_0_we1;
        else 
            conv1_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_17_address0_assign_proc : process(grp_conv1_f_fu_3412_output_8_1_address0, grp_max_pool_16_16_s_fu_3488_input_8_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_17_address0 <= grp_max_pool_16_16_s_fu_3488_input_8_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_17_address0 <= grp_conv1_f_fu_3412_output_8_1_address0;
        else 
            conv1_17_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_17_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_8_1_ce0, grp_max_pool_16_16_s_fu_3488_input_8_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_17_ce0 <= grp_max_pool_16_16_s_fu_3488_input_8_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_17_ce0 <= grp_conv1_f_fu_3412_output_8_1_ce0;
        else 
            conv1_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_17_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_8_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_17_ce1 <= grp_conv1_f_fu_3412_output_8_1_ce1;
        else 
            conv1_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_17_we0_assign_proc : process(grp_conv1_f_fu_3412_output_8_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_17_we0 <= grp_conv1_f_fu_3412_output_8_1_we0;
        else 
            conv1_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_17_we1_assign_proc : process(grp_conv1_f_fu_3412_output_8_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_17_we1 <= grp_conv1_f_fu_3412_output_8_1_we1;
        else 
            conv1_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_18_address0_assign_proc : process(grp_conv1_f_fu_3412_output_9_0_address0, grp_max_pool_16_16_s_fu_3488_input_9_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_18_address0 <= grp_max_pool_16_16_s_fu_3488_input_9_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_18_address0 <= grp_conv1_f_fu_3412_output_9_0_address0;
        else 
            conv1_18_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_18_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_9_0_ce0, grp_max_pool_16_16_s_fu_3488_input_9_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_18_ce0 <= grp_max_pool_16_16_s_fu_3488_input_9_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_18_ce0 <= grp_conv1_f_fu_3412_output_9_0_ce0;
        else 
            conv1_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_18_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_9_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_18_ce1 <= grp_conv1_f_fu_3412_output_9_0_ce1;
        else 
            conv1_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_18_we0_assign_proc : process(grp_conv1_f_fu_3412_output_9_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_18_we0 <= grp_conv1_f_fu_3412_output_9_0_we0;
        else 
            conv1_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_18_we1_assign_proc : process(grp_conv1_f_fu_3412_output_9_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_18_we1 <= grp_conv1_f_fu_3412_output_9_0_we1;
        else 
            conv1_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_19_address0_assign_proc : process(grp_conv1_f_fu_3412_output_9_1_address0, grp_max_pool_16_16_s_fu_3488_input_9_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_19_address0 <= grp_max_pool_16_16_s_fu_3488_input_9_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_19_address0 <= grp_conv1_f_fu_3412_output_9_1_address0;
        else 
            conv1_19_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_19_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_9_1_ce0, grp_max_pool_16_16_s_fu_3488_input_9_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_19_ce0 <= grp_max_pool_16_16_s_fu_3488_input_9_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_19_ce0 <= grp_conv1_f_fu_3412_output_9_1_ce0;
        else 
            conv1_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_19_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_9_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_19_ce1 <= grp_conv1_f_fu_3412_output_9_1_ce1;
        else 
            conv1_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_19_we0_assign_proc : process(grp_conv1_f_fu_3412_output_9_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_19_we0 <= grp_conv1_f_fu_3412_output_9_1_we0;
        else 
            conv1_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_19_we1_assign_proc : process(grp_conv1_f_fu_3412_output_9_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_19_we1 <= grp_conv1_f_fu_3412_output_9_1_we1;
        else 
            conv1_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_1_address0_assign_proc : process(grp_conv1_f_fu_3412_output_0_1_address0, grp_max_pool_16_16_s_fu_3488_input_0_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_1_address0 <= grp_max_pool_16_16_s_fu_3488_input_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_1_address0 <= grp_conv1_f_fu_3412_output_0_1_address0;
        else 
            conv1_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_1_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_0_1_ce0, grp_max_pool_16_16_s_fu_3488_input_0_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_1_ce0 <= grp_max_pool_16_16_s_fu_3488_input_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_1_ce0 <= grp_conv1_f_fu_3412_output_0_1_ce0;
        else 
            conv1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_1_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_0_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_1_ce1 <= grp_conv1_f_fu_3412_output_0_1_ce1;
        else 
            conv1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_1_we0_assign_proc : process(grp_conv1_f_fu_3412_output_0_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_1_we0 <= grp_conv1_f_fu_3412_output_0_1_we0;
        else 
            conv1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_1_we1_assign_proc : process(grp_conv1_f_fu_3412_output_0_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_1_we1 <= grp_conv1_f_fu_3412_output_0_1_we1;
        else 
            conv1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_20_address0_assign_proc : process(grp_conv1_f_fu_3412_output_10_0_address0, grp_max_pool_16_16_s_fu_3488_input_10_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_20_address0 <= grp_max_pool_16_16_s_fu_3488_input_10_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_20_address0 <= grp_conv1_f_fu_3412_output_10_0_address0;
        else 
            conv1_20_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_20_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_10_0_ce0, grp_max_pool_16_16_s_fu_3488_input_10_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_20_ce0 <= grp_max_pool_16_16_s_fu_3488_input_10_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_20_ce0 <= grp_conv1_f_fu_3412_output_10_0_ce0;
        else 
            conv1_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_20_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_10_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_20_ce1 <= grp_conv1_f_fu_3412_output_10_0_ce1;
        else 
            conv1_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_20_we0_assign_proc : process(grp_conv1_f_fu_3412_output_10_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_20_we0 <= grp_conv1_f_fu_3412_output_10_0_we0;
        else 
            conv1_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_20_we1_assign_proc : process(grp_conv1_f_fu_3412_output_10_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_20_we1 <= grp_conv1_f_fu_3412_output_10_0_we1;
        else 
            conv1_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_21_address0_assign_proc : process(grp_conv1_f_fu_3412_output_10_1_address0, grp_max_pool_16_16_s_fu_3488_input_10_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_21_address0 <= grp_max_pool_16_16_s_fu_3488_input_10_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_21_address0 <= grp_conv1_f_fu_3412_output_10_1_address0;
        else 
            conv1_21_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_21_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_10_1_ce0, grp_max_pool_16_16_s_fu_3488_input_10_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_21_ce0 <= grp_max_pool_16_16_s_fu_3488_input_10_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_21_ce0 <= grp_conv1_f_fu_3412_output_10_1_ce0;
        else 
            conv1_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_21_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_10_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_21_ce1 <= grp_conv1_f_fu_3412_output_10_1_ce1;
        else 
            conv1_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_21_we0_assign_proc : process(grp_conv1_f_fu_3412_output_10_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_21_we0 <= grp_conv1_f_fu_3412_output_10_1_we0;
        else 
            conv1_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_21_we1_assign_proc : process(grp_conv1_f_fu_3412_output_10_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_21_we1 <= grp_conv1_f_fu_3412_output_10_1_we1;
        else 
            conv1_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_22_address0_assign_proc : process(grp_conv1_f_fu_3412_output_11_0_address0, grp_max_pool_16_16_s_fu_3488_input_11_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_22_address0 <= grp_max_pool_16_16_s_fu_3488_input_11_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_22_address0 <= grp_conv1_f_fu_3412_output_11_0_address0;
        else 
            conv1_22_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_22_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_11_0_ce0, grp_max_pool_16_16_s_fu_3488_input_11_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_22_ce0 <= grp_max_pool_16_16_s_fu_3488_input_11_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_22_ce0 <= grp_conv1_f_fu_3412_output_11_0_ce0;
        else 
            conv1_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_22_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_11_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_22_ce1 <= grp_conv1_f_fu_3412_output_11_0_ce1;
        else 
            conv1_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_22_we0_assign_proc : process(grp_conv1_f_fu_3412_output_11_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_22_we0 <= grp_conv1_f_fu_3412_output_11_0_we0;
        else 
            conv1_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_22_we1_assign_proc : process(grp_conv1_f_fu_3412_output_11_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_22_we1 <= grp_conv1_f_fu_3412_output_11_0_we1;
        else 
            conv1_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_23_address0_assign_proc : process(grp_conv1_f_fu_3412_output_11_1_address0, grp_max_pool_16_16_s_fu_3488_input_11_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_23_address0 <= grp_max_pool_16_16_s_fu_3488_input_11_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_23_address0 <= grp_conv1_f_fu_3412_output_11_1_address0;
        else 
            conv1_23_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_23_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_11_1_ce0, grp_max_pool_16_16_s_fu_3488_input_11_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_23_ce0 <= grp_max_pool_16_16_s_fu_3488_input_11_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_23_ce0 <= grp_conv1_f_fu_3412_output_11_1_ce0;
        else 
            conv1_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_23_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_11_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_23_ce1 <= grp_conv1_f_fu_3412_output_11_1_ce1;
        else 
            conv1_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_23_we0_assign_proc : process(grp_conv1_f_fu_3412_output_11_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_23_we0 <= grp_conv1_f_fu_3412_output_11_1_we0;
        else 
            conv1_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_23_we1_assign_proc : process(grp_conv1_f_fu_3412_output_11_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_23_we1 <= grp_conv1_f_fu_3412_output_11_1_we1;
        else 
            conv1_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_24_address0_assign_proc : process(grp_conv1_f_fu_3412_output_12_0_address0, grp_max_pool_16_16_s_fu_3488_input_12_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_24_address0 <= grp_max_pool_16_16_s_fu_3488_input_12_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_24_address0 <= grp_conv1_f_fu_3412_output_12_0_address0;
        else 
            conv1_24_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_24_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_12_0_ce0, grp_max_pool_16_16_s_fu_3488_input_12_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_24_ce0 <= grp_max_pool_16_16_s_fu_3488_input_12_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_24_ce0 <= grp_conv1_f_fu_3412_output_12_0_ce0;
        else 
            conv1_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_24_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_12_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_24_ce1 <= grp_conv1_f_fu_3412_output_12_0_ce1;
        else 
            conv1_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_24_we0_assign_proc : process(grp_conv1_f_fu_3412_output_12_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_24_we0 <= grp_conv1_f_fu_3412_output_12_0_we0;
        else 
            conv1_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_24_we1_assign_proc : process(grp_conv1_f_fu_3412_output_12_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_24_we1 <= grp_conv1_f_fu_3412_output_12_0_we1;
        else 
            conv1_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_25_address0_assign_proc : process(grp_conv1_f_fu_3412_output_12_1_address0, grp_max_pool_16_16_s_fu_3488_input_12_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_25_address0 <= grp_max_pool_16_16_s_fu_3488_input_12_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_25_address0 <= grp_conv1_f_fu_3412_output_12_1_address0;
        else 
            conv1_25_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_25_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_12_1_ce0, grp_max_pool_16_16_s_fu_3488_input_12_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_25_ce0 <= grp_max_pool_16_16_s_fu_3488_input_12_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_25_ce0 <= grp_conv1_f_fu_3412_output_12_1_ce0;
        else 
            conv1_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_25_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_12_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_25_ce1 <= grp_conv1_f_fu_3412_output_12_1_ce1;
        else 
            conv1_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_25_we0_assign_proc : process(grp_conv1_f_fu_3412_output_12_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_25_we0 <= grp_conv1_f_fu_3412_output_12_1_we0;
        else 
            conv1_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_25_we1_assign_proc : process(grp_conv1_f_fu_3412_output_12_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_25_we1 <= grp_conv1_f_fu_3412_output_12_1_we1;
        else 
            conv1_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_26_address0_assign_proc : process(grp_conv1_f_fu_3412_output_13_0_address0, grp_max_pool_16_16_s_fu_3488_input_13_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_26_address0 <= grp_max_pool_16_16_s_fu_3488_input_13_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_26_address0 <= grp_conv1_f_fu_3412_output_13_0_address0;
        else 
            conv1_26_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_26_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_13_0_ce0, grp_max_pool_16_16_s_fu_3488_input_13_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_26_ce0 <= grp_max_pool_16_16_s_fu_3488_input_13_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_26_ce0 <= grp_conv1_f_fu_3412_output_13_0_ce0;
        else 
            conv1_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_26_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_13_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_26_ce1 <= grp_conv1_f_fu_3412_output_13_0_ce1;
        else 
            conv1_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_26_we0_assign_proc : process(grp_conv1_f_fu_3412_output_13_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_26_we0 <= grp_conv1_f_fu_3412_output_13_0_we0;
        else 
            conv1_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_26_we1_assign_proc : process(grp_conv1_f_fu_3412_output_13_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_26_we1 <= grp_conv1_f_fu_3412_output_13_0_we1;
        else 
            conv1_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_27_address0_assign_proc : process(grp_conv1_f_fu_3412_output_13_1_address0, grp_max_pool_16_16_s_fu_3488_input_13_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_27_address0 <= grp_max_pool_16_16_s_fu_3488_input_13_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_27_address0 <= grp_conv1_f_fu_3412_output_13_1_address0;
        else 
            conv1_27_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_27_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_13_1_ce0, grp_max_pool_16_16_s_fu_3488_input_13_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_27_ce0 <= grp_max_pool_16_16_s_fu_3488_input_13_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_27_ce0 <= grp_conv1_f_fu_3412_output_13_1_ce0;
        else 
            conv1_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_27_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_13_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_27_ce1 <= grp_conv1_f_fu_3412_output_13_1_ce1;
        else 
            conv1_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_27_we0_assign_proc : process(grp_conv1_f_fu_3412_output_13_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_27_we0 <= grp_conv1_f_fu_3412_output_13_1_we0;
        else 
            conv1_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_27_we1_assign_proc : process(grp_conv1_f_fu_3412_output_13_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_27_we1 <= grp_conv1_f_fu_3412_output_13_1_we1;
        else 
            conv1_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_28_address0_assign_proc : process(grp_conv1_f_fu_3412_output_14_0_address0, grp_max_pool_16_16_s_fu_3488_input_14_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_28_address0 <= grp_max_pool_16_16_s_fu_3488_input_14_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_28_address0 <= grp_conv1_f_fu_3412_output_14_0_address0;
        else 
            conv1_28_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_28_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_14_0_ce0, grp_max_pool_16_16_s_fu_3488_input_14_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_28_ce0 <= grp_max_pool_16_16_s_fu_3488_input_14_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_28_ce0 <= grp_conv1_f_fu_3412_output_14_0_ce0;
        else 
            conv1_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_28_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_14_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_28_ce1 <= grp_conv1_f_fu_3412_output_14_0_ce1;
        else 
            conv1_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_28_we0_assign_proc : process(grp_conv1_f_fu_3412_output_14_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_28_we0 <= grp_conv1_f_fu_3412_output_14_0_we0;
        else 
            conv1_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_28_we1_assign_proc : process(grp_conv1_f_fu_3412_output_14_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_28_we1 <= grp_conv1_f_fu_3412_output_14_0_we1;
        else 
            conv1_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_29_address0_assign_proc : process(grp_conv1_f_fu_3412_output_14_1_address0, grp_max_pool_16_16_s_fu_3488_input_14_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_29_address0 <= grp_max_pool_16_16_s_fu_3488_input_14_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_29_address0 <= grp_conv1_f_fu_3412_output_14_1_address0;
        else 
            conv1_29_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_29_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_14_1_ce0, grp_max_pool_16_16_s_fu_3488_input_14_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_29_ce0 <= grp_max_pool_16_16_s_fu_3488_input_14_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_29_ce0 <= grp_conv1_f_fu_3412_output_14_1_ce0;
        else 
            conv1_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_29_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_14_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_29_ce1 <= grp_conv1_f_fu_3412_output_14_1_ce1;
        else 
            conv1_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_29_we0_assign_proc : process(grp_conv1_f_fu_3412_output_14_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_29_we0 <= grp_conv1_f_fu_3412_output_14_1_we0;
        else 
            conv1_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_29_we1_assign_proc : process(grp_conv1_f_fu_3412_output_14_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_29_we1 <= grp_conv1_f_fu_3412_output_14_1_we1;
        else 
            conv1_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_2_address0_assign_proc : process(grp_conv1_f_fu_3412_output_1_0_address0, grp_max_pool_16_16_s_fu_3488_input_1_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_2_address0 <= grp_max_pool_16_16_s_fu_3488_input_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_2_address0 <= grp_conv1_f_fu_3412_output_1_0_address0;
        else 
            conv1_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_2_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_1_0_ce0, grp_max_pool_16_16_s_fu_3488_input_1_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_2_ce0 <= grp_max_pool_16_16_s_fu_3488_input_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_2_ce0 <= grp_conv1_f_fu_3412_output_1_0_ce0;
        else 
            conv1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_2_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_1_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_2_ce1 <= grp_conv1_f_fu_3412_output_1_0_ce1;
        else 
            conv1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_2_we0_assign_proc : process(grp_conv1_f_fu_3412_output_1_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_2_we0 <= grp_conv1_f_fu_3412_output_1_0_we0;
        else 
            conv1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_2_we1_assign_proc : process(grp_conv1_f_fu_3412_output_1_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_2_we1 <= grp_conv1_f_fu_3412_output_1_0_we1;
        else 
            conv1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_30_address0_assign_proc : process(grp_conv1_f_fu_3412_output_15_0_address0, grp_max_pool_16_16_s_fu_3488_input_15_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_30_address0 <= grp_max_pool_16_16_s_fu_3488_input_15_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_30_address0 <= grp_conv1_f_fu_3412_output_15_0_address0;
        else 
            conv1_30_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_30_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_15_0_ce0, grp_max_pool_16_16_s_fu_3488_input_15_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_30_ce0 <= grp_max_pool_16_16_s_fu_3488_input_15_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_30_ce0 <= grp_conv1_f_fu_3412_output_15_0_ce0;
        else 
            conv1_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_30_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_15_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_30_ce1 <= grp_conv1_f_fu_3412_output_15_0_ce1;
        else 
            conv1_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_30_we0_assign_proc : process(grp_conv1_f_fu_3412_output_15_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_30_we0 <= grp_conv1_f_fu_3412_output_15_0_we0;
        else 
            conv1_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_30_we1_assign_proc : process(grp_conv1_f_fu_3412_output_15_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_30_we1 <= grp_conv1_f_fu_3412_output_15_0_we1;
        else 
            conv1_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_31_address0_assign_proc : process(grp_conv1_f_fu_3412_output_15_1_address0, grp_max_pool_16_16_s_fu_3488_input_15_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_31_address0 <= grp_max_pool_16_16_s_fu_3488_input_15_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_31_address0 <= grp_conv1_f_fu_3412_output_15_1_address0;
        else 
            conv1_31_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_31_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_15_1_ce0, grp_max_pool_16_16_s_fu_3488_input_15_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_31_ce0 <= grp_max_pool_16_16_s_fu_3488_input_15_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_31_ce0 <= grp_conv1_f_fu_3412_output_15_1_ce0;
        else 
            conv1_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_31_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_15_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_31_ce1 <= grp_conv1_f_fu_3412_output_15_1_ce1;
        else 
            conv1_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_31_we0_assign_proc : process(grp_conv1_f_fu_3412_output_15_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_31_we0 <= grp_conv1_f_fu_3412_output_15_1_we0;
        else 
            conv1_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_31_we1_assign_proc : process(grp_conv1_f_fu_3412_output_15_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_31_we1 <= grp_conv1_f_fu_3412_output_15_1_we1;
        else 
            conv1_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_3_address0_assign_proc : process(grp_conv1_f_fu_3412_output_1_1_address0, grp_max_pool_16_16_s_fu_3488_input_1_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_3_address0 <= grp_max_pool_16_16_s_fu_3488_input_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_3_address0 <= grp_conv1_f_fu_3412_output_1_1_address0;
        else 
            conv1_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_3_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_1_1_ce0, grp_max_pool_16_16_s_fu_3488_input_1_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_3_ce0 <= grp_max_pool_16_16_s_fu_3488_input_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_3_ce0 <= grp_conv1_f_fu_3412_output_1_1_ce0;
        else 
            conv1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_3_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_1_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_3_ce1 <= grp_conv1_f_fu_3412_output_1_1_ce1;
        else 
            conv1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_3_we0_assign_proc : process(grp_conv1_f_fu_3412_output_1_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_3_we0 <= grp_conv1_f_fu_3412_output_1_1_we0;
        else 
            conv1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_3_we1_assign_proc : process(grp_conv1_f_fu_3412_output_1_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_3_we1 <= grp_conv1_f_fu_3412_output_1_1_we1;
        else 
            conv1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_4_address0_assign_proc : process(grp_conv1_f_fu_3412_output_2_0_address0, grp_max_pool_16_16_s_fu_3488_input_2_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_4_address0 <= grp_max_pool_16_16_s_fu_3488_input_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_4_address0 <= grp_conv1_f_fu_3412_output_2_0_address0;
        else 
            conv1_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_4_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_2_0_ce0, grp_max_pool_16_16_s_fu_3488_input_2_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_4_ce0 <= grp_max_pool_16_16_s_fu_3488_input_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_4_ce0 <= grp_conv1_f_fu_3412_output_2_0_ce0;
        else 
            conv1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_4_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_2_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_4_ce1 <= grp_conv1_f_fu_3412_output_2_0_ce1;
        else 
            conv1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_4_we0_assign_proc : process(grp_conv1_f_fu_3412_output_2_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_4_we0 <= grp_conv1_f_fu_3412_output_2_0_we0;
        else 
            conv1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_4_we1_assign_proc : process(grp_conv1_f_fu_3412_output_2_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_4_we1 <= grp_conv1_f_fu_3412_output_2_0_we1;
        else 
            conv1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_5_address0_assign_proc : process(grp_conv1_f_fu_3412_output_2_1_address0, grp_max_pool_16_16_s_fu_3488_input_2_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_5_address0 <= grp_max_pool_16_16_s_fu_3488_input_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_5_address0 <= grp_conv1_f_fu_3412_output_2_1_address0;
        else 
            conv1_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_5_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_2_1_ce0, grp_max_pool_16_16_s_fu_3488_input_2_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_5_ce0 <= grp_max_pool_16_16_s_fu_3488_input_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_5_ce0 <= grp_conv1_f_fu_3412_output_2_1_ce0;
        else 
            conv1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_5_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_2_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_5_ce1 <= grp_conv1_f_fu_3412_output_2_1_ce1;
        else 
            conv1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_5_we0_assign_proc : process(grp_conv1_f_fu_3412_output_2_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_5_we0 <= grp_conv1_f_fu_3412_output_2_1_we0;
        else 
            conv1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_5_we1_assign_proc : process(grp_conv1_f_fu_3412_output_2_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_5_we1 <= grp_conv1_f_fu_3412_output_2_1_we1;
        else 
            conv1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_6_address0_assign_proc : process(grp_conv1_f_fu_3412_output_3_0_address0, grp_max_pool_16_16_s_fu_3488_input_3_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_6_address0 <= grp_max_pool_16_16_s_fu_3488_input_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_6_address0 <= grp_conv1_f_fu_3412_output_3_0_address0;
        else 
            conv1_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_6_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_3_0_ce0, grp_max_pool_16_16_s_fu_3488_input_3_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_6_ce0 <= grp_max_pool_16_16_s_fu_3488_input_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_6_ce0 <= grp_conv1_f_fu_3412_output_3_0_ce0;
        else 
            conv1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_6_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_3_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_6_ce1 <= grp_conv1_f_fu_3412_output_3_0_ce1;
        else 
            conv1_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_6_we0_assign_proc : process(grp_conv1_f_fu_3412_output_3_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_6_we0 <= grp_conv1_f_fu_3412_output_3_0_we0;
        else 
            conv1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_6_we1_assign_proc : process(grp_conv1_f_fu_3412_output_3_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_6_we1 <= grp_conv1_f_fu_3412_output_3_0_we1;
        else 
            conv1_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_7_address0_assign_proc : process(grp_conv1_f_fu_3412_output_3_1_address0, grp_max_pool_16_16_s_fu_3488_input_3_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_7_address0 <= grp_max_pool_16_16_s_fu_3488_input_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_7_address0 <= grp_conv1_f_fu_3412_output_3_1_address0;
        else 
            conv1_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_7_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_3_1_ce0, grp_max_pool_16_16_s_fu_3488_input_3_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_7_ce0 <= grp_max_pool_16_16_s_fu_3488_input_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_7_ce0 <= grp_conv1_f_fu_3412_output_3_1_ce0;
        else 
            conv1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_7_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_3_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_7_ce1 <= grp_conv1_f_fu_3412_output_3_1_ce1;
        else 
            conv1_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_7_we0_assign_proc : process(grp_conv1_f_fu_3412_output_3_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_7_we0 <= grp_conv1_f_fu_3412_output_3_1_we0;
        else 
            conv1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_7_we1_assign_proc : process(grp_conv1_f_fu_3412_output_3_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_7_we1 <= grp_conv1_f_fu_3412_output_3_1_we1;
        else 
            conv1_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_8_address0_assign_proc : process(grp_conv1_f_fu_3412_output_4_0_address0, grp_max_pool_16_16_s_fu_3488_input_4_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_8_address0 <= grp_max_pool_16_16_s_fu_3488_input_4_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_8_address0 <= grp_conv1_f_fu_3412_output_4_0_address0;
        else 
            conv1_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_8_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_4_0_ce0, grp_max_pool_16_16_s_fu_3488_input_4_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_8_ce0 <= grp_max_pool_16_16_s_fu_3488_input_4_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_8_ce0 <= grp_conv1_f_fu_3412_output_4_0_ce0;
        else 
            conv1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_8_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_4_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_8_ce1 <= grp_conv1_f_fu_3412_output_4_0_ce1;
        else 
            conv1_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_8_we0_assign_proc : process(grp_conv1_f_fu_3412_output_4_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_8_we0 <= grp_conv1_f_fu_3412_output_4_0_we0;
        else 
            conv1_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_8_we1_assign_proc : process(grp_conv1_f_fu_3412_output_4_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_8_we1 <= grp_conv1_f_fu_3412_output_4_0_we1;
        else 
            conv1_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_9_address0_assign_proc : process(grp_conv1_f_fu_3412_output_4_1_address0, grp_max_pool_16_16_s_fu_3488_input_4_1_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_9_address0 <= grp_max_pool_16_16_s_fu_3488_input_4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_9_address0 <= grp_conv1_f_fu_3412_output_4_1_address0;
        else 
            conv1_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_9_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_4_1_ce0, grp_max_pool_16_16_s_fu_3488_input_4_1_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_9_ce0 <= grp_max_pool_16_16_s_fu_3488_input_4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_9_ce0 <= grp_conv1_f_fu_3412_output_4_1_ce0;
        else 
            conv1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_9_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_4_1_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_9_ce1 <= grp_conv1_f_fu_3412_output_4_1_ce1;
        else 
            conv1_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_9_we0_assign_proc : process(grp_conv1_f_fu_3412_output_4_1_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_9_we0 <= grp_conv1_f_fu_3412_output_4_1_we0;
        else 
            conv1_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_9_we1_assign_proc : process(grp_conv1_f_fu_3412_output_4_1_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_9_we1 <= grp_conv1_f_fu_3412_output_4_1_we1;
        else 
            conv1_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_address0_assign_proc : process(grp_conv1_f_fu_3412_output_0_0_address0, grp_max_pool_16_16_s_fu_3488_input_0_0_address0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_address0 <= grp_max_pool_16_16_s_fu_3488_input_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_address0 <= grp_conv1_f_fu_3412_output_0_0_address0;
        else 
            conv1_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_ce0_assign_proc : process(grp_conv1_f_fu_3412_output_0_0_ce0, grp_max_pool_16_16_s_fu_3488_input_0_0_ce0, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_ce0 <= grp_max_pool_16_16_s_fu_3488_input_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_ce0 <= grp_conv1_f_fu_3412_output_0_0_ce0;
        else 
            conv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_ce1_assign_proc : process(grp_conv1_f_fu_3412_output_0_0_ce1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_ce1 <= grp_conv1_f_fu_3412_output_0_0_ce1;
        else 
            conv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_0_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_0_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_0_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_0_address0 <= grp_max_pool_16_16_s_fu_3488_output_0_address0;
        else 
            conv1_pooled_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_0_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_0_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_0_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_0_ce0 <= grp_max_pool_16_16_s_fu_3488_output_0_ce0;
        else 
            conv1_pooled_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_0_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_0_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_0_we0 <= grp_max_pool_16_16_s_fu_3488_output_0_we0;
        else 
            conv1_pooled_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_1_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_1_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_1_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_1_address0 <= grp_max_pool_16_16_s_fu_3488_output_1_address0;
        else 
            conv1_pooled_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_1_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_1_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_1_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_1_ce0 <= grp_max_pool_16_16_s_fu_3488_output_1_ce0;
        else 
            conv1_pooled_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_1_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_1_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_1_we0 <= grp_max_pool_16_16_s_fu_3488_output_1_we0;
        else 
            conv1_pooled_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_2_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_2_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_2_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_2_address0 <= grp_max_pool_16_16_s_fu_3488_output_2_address0;
        else 
            conv1_pooled_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_2_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_2_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_2_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_2_ce0 <= grp_max_pool_16_16_s_fu_3488_output_2_ce0;
        else 
            conv1_pooled_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_2_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_2_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_2_we0 <= grp_max_pool_16_16_s_fu_3488_output_2_we0;
        else 
            conv1_pooled_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_3_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_3_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_3_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_3_address0 <= grp_max_pool_16_16_s_fu_3488_output_3_address0;
        else 
            conv1_pooled_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_3_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_3_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_3_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_3_ce0 <= grp_max_pool_16_16_s_fu_3488_output_3_ce0;
        else 
            conv1_pooled_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_3_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_3_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_3_we0 <= grp_max_pool_16_16_s_fu_3488_output_3_we0;
        else 
            conv1_pooled_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_4_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_4_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_4_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_4_address0 <= grp_max_pool_16_16_s_fu_3488_output_4_address0;
        else 
            conv1_pooled_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_4_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_4_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_4_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_4_ce0 <= grp_max_pool_16_16_s_fu_3488_output_4_ce0;
        else 
            conv1_pooled_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_4_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_4_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_4_we0 <= grp_max_pool_16_16_s_fu_3488_output_4_we0;
        else 
            conv1_pooled_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_5_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_5_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_5_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_5_address0 <= grp_max_pool_16_16_s_fu_3488_output_5_address0;
        else 
            conv1_pooled_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_5_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_5_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_5_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_5_ce0 <= grp_max_pool_16_16_s_fu_3488_output_5_ce0;
        else 
            conv1_pooled_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_5_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_5_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_5_we0 <= grp_max_pool_16_16_s_fu_3488_output_5_we0;
        else 
            conv1_pooled_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_6_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_6_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_6_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_6_address0 <= grp_max_pool_16_16_s_fu_3488_output_6_address0;
        else 
            conv1_pooled_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_6_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_6_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_6_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_6_ce0 <= grp_max_pool_16_16_s_fu_3488_output_6_ce0;
        else 
            conv1_pooled_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_6_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_6_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_6_we0 <= grp_max_pool_16_16_s_fu_3488_output_6_we0;
        else 
            conv1_pooled_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_7_address0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_7_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_7_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_7_address0 <= grp_max_pool_16_16_s_fu_3488_output_7_address0;
        else 
            conv1_pooled_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv1_pooled_7_ce0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_7_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_7_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_7_ce0 <= grp_max_pool_16_16_s_fu_3488_output_7_ce0;
        else 
            conv1_pooled_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_7_we0_assign_proc : process(grp_max_pool_16_16_s_fu_3488_output_7_we0, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            conv1_pooled_7_we0 <= grp_max_pool_16_16_s_fu_3488_output_7_we0;
        else 
            conv1_pooled_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_10_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0, grp_conv2_f_fu_3560_input_10_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_10_address0 <= grp_conv2_f_fu_3560_input_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_10_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_address0;
        else 
            conv1_pooled_padded_10_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_10_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1, grp_conv2_f_fu_3560_input_10_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_10_address1 <= grp_conv2_f_fu_3560_input_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_address1;
        else 
            conv1_pooled_padded_10_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_10_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0, grp_conv2_f_fu_3560_input_10_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_10_ce0 <= grp_conv2_f_fu_3560_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_10_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_ce0;
        else 
            conv1_pooled_padded_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_10_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1, grp_conv2_f_fu_3560_input_10_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_10_ce1 <= grp_conv2_f_fu_3560_input_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_ce1;
        else 
            conv1_pooled_padded_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_10_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_10_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_d0;
        else 
            conv1_pooled_padded_10_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_10_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_10_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_10_we0;
        else 
            conv1_pooled_padded_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_10_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_10_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_10_we1;
        else 
            conv1_pooled_padded_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_11_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0, grp_conv2_f_fu_3560_input_11_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_11_address0 <= grp_conv2_f_fu_3560_input_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_11_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_address0;
        else 
            conv1_pooled_padded_11_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_11_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1, grp_conv2_f_fu_3560_input_11_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_11_address1 <= grp_conv2_f_fu_3560_input_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_address1;
        else 
            conv1_pooled_padded_11_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_11_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0, grp_conv2_f_fu_3560_input_11_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_11_ce0 <= grp_conv2_f_fu_3560_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_11_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_ce0;
        else 
            conv1_pooled_padded_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_11_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1, grp_conv2_f_fu_3560_input_11_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_11_ce1 <= grp_conv2_f_fu_3560_input_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_ce1;
        else 
            conv1_pooled_padded_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_11_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_11_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_d0;
        else 
            conv1_pooled_padded_11_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_11_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_11_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_11_we0;
        else 
            conv1_pooled_padded_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_11_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_11_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_11_we1;
        else 
            conv1_pooled_padded_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_12_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0, grp_conv2_f_fu_3560_input_12_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_12_address0 <= grp_conv2_f_fu_3560_input_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_12_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_address0;
        else 
            conv1_pooled_padded_12_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_12_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1, grp_conv2_f_fu_3560_input_12_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_12_address1 <= grp_conv2_f_fu_3560_input_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_address1;
        else 
            conv1_pooled_padded_12_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_12_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0, grp_conv2_f_fu_3560_input_12_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_12_ce0 <= grp_conv2_f_fu_3560_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_12_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_ce0;
        else 
            conv1_pooled_padded_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_12_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1, grp_conv2_f_fu_3560_input_12_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_12_ce1 <= grp_conv2_f_fu_3560_input_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_ce1;
        else 
            conv1_pooled_padded_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_12_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_12_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_d0;
        else 
            conv1_pooled_padded_12_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_12_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_12_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_12_we0;
        else 
            conv1_pooled_padded_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_12_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_12_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_12_we1;
        else 
            conv1_pooled_padded_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_13_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0, grp_conv2_f_fu_3560_input_13_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_13_address0 <= grp_conv2_f_fu_3560_input_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_13_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_address0;
        else 
            conv1_pooled_padded_13_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_13_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1, grp_conv2_f_fu_3560_input_13_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_13_address1 <= grp_conv2_f_fu_3560_input_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_address1;
        else 
            conv1_pooled_padded_13_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_13_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0, grp_conv2_f_fu_3560_input_13_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_13_ce0 <= grp_conv2_f_fu_3560_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_13_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_ce0;
        else 
            conv1_pooled_padded_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_13_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1, grp_conv2_f_fu_3560_input_13_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_13_ce1 <= grp_conv2_f_fu_3560_input_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_ce1;
        else 
            conv1_pooled_padded_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_13_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_13_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_d0;
        else 
            conv1_pooled_padded_13_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_13_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_13_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_13_we0;
        else 
            conv1_pooled_padded_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_13_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_13_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_13_we1;
        else 
            conv1_pooled_padded_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_14_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0, grp_conv2_f_fu_3560_input_14_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_14_address0 <= grp_conv2_f_fu_3560_input_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_14_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_address0;
        else 
            conv1_pooled_padded_14_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_14_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1, grp_conv2_f_fu_3560_input_14_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_14_address1 <= grp_conv2_f_fu_3560_input_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_address1;
        else 
            conv1_pooled_padded_14_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_14_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0, grp_conv2_f_fu_3560_input_14_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_14_ce0 <= grp_conv2_f_fu_3560_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_14_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_ce0;
        else 
            conv1_pooled_padded_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_14_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1, grp_conv2_f_fu_3560_input_14_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_14_ce1 <= grp_conv2_f_fu_3560_input_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_ce1;
        else 
            conv1_pooled_padded_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_14_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_14_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_d0;
        else 
            conv1_pooled_padded_14_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_14_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_14_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_14_we0;
        else 
            conv1_pooled_padded_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_14_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_14_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_14_we1;
        else 
            conv1_pooled_padded_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_15_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0, grp_conv2_f_fu_3560_input_15_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_15_address0 <= grp_conv2_f_fu_3560_input_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_15_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_address0;
        else 
            conv1_pooled_padded_15_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_15_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1, grp_conv2_f_fu_3560_input_15_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_15_address1 <= grp_conv2_f_fu_3560_input_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_address1;
        else 
            conv1_pooled_padded_15_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_15_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0, grp_conv2_f_fu_3560_input_15_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_15_ce0 <= grp_conv2_f_fu_3560_input_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_15_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_ce0;
        else 
            conv1_pooled_padded_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_15_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1, grp_conv2_f_fu_3560_input_15_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_15_ce1 <= grp_conv2_f_fu_3560_input_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_ce1;
        else 
            conv1_pooled_padded_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_15_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_15_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_d0;
        else 
            conv1_pooled_padded_15_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_15_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_15_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_15_we0;
        else 
            conv1_pooled_padded_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_15_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_15_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_15_we1;
        else 
            conv1_pooled_padded_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_1_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0, grp_conv2_f_fu_3560_input_1_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_1_address0 <= grp_conv2_f_fu_3560_input_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_1_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_address0;
        else 
            conv1_pooled_padded_1_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_1_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1, grp_conv2_f_fu_3560_input_1_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_1_address1 <= grp_conv2_f_fu_3560_input_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_address1;
        else 
            conv1_pooled_padded_1_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_1_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0, grp_conv2_f_fu_3560_input_1_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_1_ce0 <= grp_conv2_f_fu_3560_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_1_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_ce0;
        else 
            conv1_pooled_padded_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_1_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1, grp_conv2_f_fu_3560_input_1_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_1_ce1 <= grp_conv2_f_fu_3560_input_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_ce1;
        else 
            conv1_pooled_padded_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_1_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_1_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_d0;
        else 
            conv1_pooled_padded_1_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_1_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_1_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_1_we0;
        else 
            conv1_pooled_padded_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_1_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_1_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_1_we1;
        else 
            conv1_pooled_padded_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_2_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0, grp_conv2_f_fu_3560_input_2_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_2_address0 <= grp_conv2_f_fu_3560_input_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_2_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_address0;
        else 
            conv1_pooled_padded_2_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_2_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1, grp_conv2_f_fu_3560_input_2_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_2_address1 <= grp_conv2_f_fu_3560_input_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_address1;
        else 
            conv1_pooled_padded_2_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_2_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0, grp_conv2_f_fu_3560_input_2_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_2_ce0 <= grp_conv2_f_fu_3560_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_2_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_ce0;
        else 
            conv1_pooled_padded_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_2_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1, grp_conv2_f_fu_3560_input_2_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_2_ce1 <= grp_conv2_f_fu_3560_input_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_ce1;
        else 
            conv1_pooled_padded_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_2_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_2_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_d0;
        else 
            conv1_pooled_padded_2_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_2_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_2_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_2_we0;
        else 
            conv1_pooled_padded_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_2_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_2_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_2_we1;
        else 
            conv1_pooled_padded_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_3_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0, grp_conv2_f_fu_3560_input_3_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_3_address0 <= grp_conv2_f_fu_3560_input_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_3_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_address0;
        else 
            conv1_pooled_padded_3_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_3_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1, grp_conv2_f_fu_3560_input_3_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_3_address1 <= grp_conv2_f_fu_3560_input_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_address1;
        else 
            conv1_pooled_padded_3_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_3_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0, grp_conv2_f_fu_3560_input_3_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_3_ce0 <= grp_conv2_f_fu_3560_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_3_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_ce0;
        else 
            conv1_pooled_padded_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_3_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1, grp_conv2_f_fu_3560_input_3_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_3_ce1 <= grp_conv2_f_fu_3560_input_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_ce1;
        else 
            conv1_pooled_padded_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_3_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_3_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_d0;
        else 
            conv1_pooled_padded_3_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_3_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_3_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_3_we0;
        else 
            conv1_pooled_padded_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_3_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_3_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_3_we1;
        else 
            conv1_pooled_padded_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_4_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0, grp_conv2_f_fu_3560_input_4_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_4_address0 <= grp_conv2_f_fu_3560_input_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_4_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_address0;
        else 
            conv1_pooled_padded_4_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_4_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1, grp_conv2_f_fu_3560_input_4_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_4_address1 <= grp_conv2_f_fu_3560_input_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_address1;
        else 
            conv1_pooled_padded_4_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_4_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0, grp_conv2_f_fu_3560_input_4_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_4_ce0 <= grp_conv2_f_fu_3560_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_4_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_ce0;
        else 
            conv1_pooled_padded_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_4_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1, grp_conv2_f_fu_3560_input_4_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_4_ce1 <= grp_conv2_f_fu_3560_input_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_ce1;
        else 
            conv1_pooled_padded_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_4_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_4_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_d0;
        else 
            conv1_pooled_padded_4_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_4_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_4_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_4_we0;
        else 
            conv1_pooled_padded_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_4_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_4_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_4_we1;
        else 
            conv1_pooled_padded_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_5_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0, grp_conv2_f_fu_3560_input_5_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_5_address0 <= grp_conv2_f_fu_3560_input_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_5_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_address0;
        else 
            conv1_pooled_padded_5_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_5_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1, grp_conv2_f_fu_3560_input_5_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_5_address1 <= grp_conv2_f_fu_3560_input_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_address1;
        else 
            conv1_pooled_padded_5_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_5_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0, grp_conv2_f_fu_3560_input_5_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_5_ce0 <= grp_conv2_f_fu_3560_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_5_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_ce0;
        else 
            conv1_pooled_padded_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_5_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1, grp_conv2_f_fu_3560_input_5_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_5_ce1 <= grp_conv2_f_fu_3560_input_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_ce1;
        else 
            conv1_pooled_padded_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_5_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_5_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_d0;
        else 
            conv1_pooled_padded_5_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_5_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_5_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_5_we0;
        else 
            conv1_pooled_padded_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_5_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_5_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_5_we1;
        else 
            conv1_pooled_padded_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_6_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0, grp_conv2_f_fu_3560_input_6_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_6_address0 <= grp_conv2_f_fu_3560_input_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_6_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_address0;
        else 
            conv1_pooled_padded_6_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_6_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1, grp_conv2_f_fu_3560_input_6_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_6_address1 <= grp_conv2_f_fu_3560_input_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_address1;
        else 
            conv1_pooled_padded_6_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_6_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0, grp_conv2_f_fu_3560_input_6_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_6_ce0 <= grp_conv2_f_fu_3560_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_6_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_ce0;
        else 
            conv1_pooled_padded_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_6_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1, grp_conv2_f_fu_3560_input_6_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_6_ce1 <= grp_conv2_f_fu_3560_input_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_ce1;
        else 
            conv1_pooled_padded_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_6_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_6_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_d0;
        else 
            conv1_pooled_padded_6_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_6_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_6_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_6_we0;
        else 
            conv1_pooled_padded_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_6_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_6_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_6_we1;
        else 
            conv1_pooled_padded_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_7_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0, grp_conv2_f_fu_3560_input_7_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_7_address0 <= grp_conv2_f_fu_3560_input_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_7_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_address0;
        else 
            conv1_pooled_padded_7_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_7_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1, grp_conv2_f_fu_3560_input_7_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_7_address1 <= grp_conv2_f_fu_3560_input_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_address1;
        else 
            conv1_pooled_padded_7_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_7_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0, grp_conv2_f_fu_3560_input_7_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_7_ce0 <= grp_conv2_f_fu_3560_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_7_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_ce0;
        else 
            conv1_pooled_padded_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_7_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1, grp_conv2_f_fu_3560_input_7_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_7_ce1 <= grp_conv2_f_fu_3560_input_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_ce1;
        else 
            conv1_pooled_padded_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_7_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_7_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_d0;
        else 
            conv1_pooled_padded_7_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_7_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_7_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_7_we0;
        else 
            conv1_pooled_padded_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_7_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_7_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_7_we1;
        else 
            conv1_pooled_padded_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_8_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0, grp_conv2_f_fu_3560_input_8_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_8_address0 <= grp_conv2_f_fu_3560_input_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_8_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_address0;
        else 
            conv1_pooled_padded_8_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_8_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1, grp_conv2_f_fu_3560_input_8_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_8_address1 <= grp_conv2_f_fu_3560_input_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_address1;
        else 
            conv1_pooled_padded_8_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_8_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0, grp_conv2_f_fu_3560_input_8_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_8_ce0 <= grp_conv2_f_fu_3560_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_8_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_ce0;
        else 
            conv1_pooled_padded_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_8_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1, grp_conv2_f_fu_3560_input_8_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_8_ce1 <= grp_conv2_f_fu_3560_input_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_ce1;
        else 
            conv1_pooled_padded_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_8_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_8_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_d0;
        else 
            conv1_pooled_padded_8_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_8_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_8_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_8_we0;
        else 
            conv1_pooled_padded_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_8_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_8_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_8_we1;
        else 
            conv1_pooled_padded_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_9_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0, grp_conv2_f_fu_3560_input_9_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_9_address0 <= grp_conv2_f_fu_3560_input_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_9_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_address0;
        else 
            conv1_pooled_padded_9_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_9_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1, grp_conv2_f_fu_3560_input_9_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_9_address1 <= grp_conv2_f_fu_3560_input_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_address1;
        else 
            conv1_pooled_padded_9_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_9_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0, grp_conv2_f_fu_3560_input_9_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_9_ce0 <= grp_conv2_f_fu_3560_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_9_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_ce0;
        else 
            conv1_pooled_padded_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_9_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1, grp_conv2_f_fu_3560_input_9_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_9_ce1 <= grp_conv2_f_fu_3560_input_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_ce1;
        else 
            conv1_pooled_padded_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_9_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_9_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_d0;
        else 
            conv1_pooled_padded_9_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_9_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_9_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_9_we0;
        else 
            conv1_pooled_padded_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_9_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_9_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_9_we1;
        else 
            conv1_pooled_padded_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_address0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0, grp_conv2_f_fu_3560_input_0_address0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_address0 <= grp_conv2_f_fu_3560_input_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_address0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_address0;
        else 
            conv1_pooled_padded_address0 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_address1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1, grp_conv2_f_fu_3560_input_0_address1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_address1 <= grp_conv2_f_fu_3560_input_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_address1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_address1;
        else 
            conv1_pooled_padded_address1 <= "XXXX";
        end if; 
    end process;


    conv1_pooled_padded_ce0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0, grp_conv2_f_fu_3560_input_0_ce0, ap_CS_fsm_state20, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_ce0 <= grp_conv2_f_fu_3560_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_ce0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_ce0;
        else 
            conv1_pooled_padded_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1, grp_conv2_f_fu_3560_input_0_ce1, ap_CS_fsm_state26, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv1_pooled_padded_ce1 <= grp_conv2_f_fu_3560_input_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_ce1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_ce1;
        else 
            conv1_pooled_padded_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_d0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_d0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_d0;
        else 
            conv1_pooled_padded_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv1_pooled_padded_we0_assign_proc : process(grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0, grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0, ap_CS_fsm_state20, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            conv1_pooled_padded_we0 <= grp_initialize_padded_memory_16_10_0_s_fu_3370_input_0_we0;
        else 
            conv1_pooled_padded_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_pooled_padded_we1_assign_proc : process(grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            conv1_pooled_padded_we1 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_conv1_pooled_padded_we1;
        else 
            conv1_pooled_padded_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_we0_assign_proc : process(grp_conv1_f_fu_3412_output_0_0_we0, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_we0 <= grp_conv1_f_fu_3412_output_0_0_we0;
        else 
            conv1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_we1_assign_proc : process(grp_conv1_f_fu_3412_output_0_0_we1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv1_we1 <= grp_conv1_f_fu_3412_output_0_0_we1;
        else 
            conv1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_0_address0 <= grp_conv2_f_fu_3560_output_0_0_address0;
        else 
            conv2_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_0_ce0 <= grp_conv2_f_fu_3560_output_0_0_ce0;
        else 
            conv2_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_0_we0 <= grp_conv2_f_fu_3560_output_0_0_we0;
        else 
            conv2_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_1_address0 <= grp_conv2_f_fu_3560_output_0_1_address0;
        else 
            conv2_0_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_1_ce0 <= grp_conv2_f_fu_3560_output_0_1_ce0;
        else 
            conv2_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_1_we0 <= grp_conv2_f_fu_3560_output_0_1_we0;
        else 
            conv2_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_2_address0 <= grp_conv2_f_fu_3560_output_0_2_address0;
        else 
            conv2_0_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_2_ce0 <= grp_conv2_f_fu_3560_output_0_2_ce0;
        else 
            conv2_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_2_we0 <= grp_conv2_f_fu_3560_output_0_2_we0;
        else 
            conv2_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_3_address0 <= grp_conv2_f_fu_3560_output_0_3_address0;
        else 
            conv2_0_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_3_ce0 <= grp_conv2_f_fu_3560_output_0_3_ce0;
        else 
            conv2_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_3_we0 <= grp_conv2_f_fu_3560_output_0_3_we0;
        else 
            conv2_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_4_address0 <= grp_conv2_f_fu_3560_output_0_4_address0;
        else 
            conv2_0_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_4_ce0 <= grp_conv2_f_fu_3560_output_0_4_ce0;
        else 
            conv2_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_4_we0 <= grp_conv2_f_fu_3560_output_0_4_we0;
        else 
            conv2_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_5_address0 <= grp_conv2_f_fu_3560_output_0_5_address0;
        else 
            conv2_0_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_5_ce0 <= grp_conv2_f_fu_3560_output_0_5_ce0;
        else 
            conv2_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_5_we0 <= grp_conv2_f_fu_3560_output_0_5_we0;
        else 
            conv2_0_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_6_address0 <= grp_conv2_f_fu_3560_output_0_6_address0;
        else 
            conv2_0_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_6_ce0 <= grp_conv2_f_fu_3560_output_0_6_ce0;
        else 
            conv2_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_6_we0 <= grp_conv2_f_fu_3560_output_0_6_we0;
        else 
            conv2_0_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_0_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_7_address0 <= grp_conv2_f_fu_3560_output_0_7_address0;
        else 
            conv2_0_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_0_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_0_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_0_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_0_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_7_ce0 <= grp_conv2_f_fu_3560_output_0_7_ce0;
        else 
            conv2_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_0_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_0_7_we0 <= grp_conv2_f_fu_3560_output_0_7_we0;
        else 
            conv2_0_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_0_address0 <= grp_conv2_f_fu_3560_output_1_0_address0;
        else 
            conv2_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_0_ce0 <= grp_conv2_f_fu_3560_output_1_0_ce0;
        else 
            conv2_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_0_we0 <= grp_conv2_f_fu_3560_output_1_0_we0;
        else 
            conv2_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_1_address0 <= grp_conv2_f_fu_3560_output_1_1_address0;
        else 
            conv2_1_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_1_ce0 <= grp_conv2_f_fu_3560_output_1_1_ce0;
        else 
            conv2_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_1_we0 <= grp_conv2_f_fu_3560_output_1_1_we0;
        else 
            conv2_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_2_address0 <= grp_conv2_f_fu_3560_output_1_2_address0;
        else 
            conv2_1_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_2_ce0 <= grp_conv2_f_fu_3560_output_1_2_ce0;
        else 
            conv2_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_2_we0 <= grp_conv2_f_fu_3560_output_1_2_we0;
        else 
            conv2_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_3_address0 <= grp_conv2_f_fu_3560_output_1_3_address0;
        else 
            conv2_1_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_3_ce0 <= grp_conv2_f_fu_3560_output_1_3_ce0;
        else 
            conv2_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_3_we0 <= grp_conv2_f_fu_3560_output_1_3_we0;
        else 
            conv2_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_4_address0 <= grp_conv2_f_fu_3560_output_1_4_address0;
        else 
            conv2_1_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_4_ce0 <= grp_conv2_f_fu_3560_output_1_4_ce0;
        else 
            conv2_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_4_we0 <= grp_conv2_f_fu_3560_output_1_4_we0;
        else 
            conv2_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_5_address0 <= grp_conv2_f_fu_3560_output_1_5_address0;
        else 
            conv2_1_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_5_ce0 <= grp_conv2_f_fu_3560_output_1_5_ce0;
        else 
            conv2_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_5_we0 <= grp_conv2_f_fu_3560_output_1_5_we0;
        else 
            conv2_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_6_address0 <= grp_conv2_f_fu_3560_output_1_6_address0;
        else 
            conv2_1_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_6_ce0 <= grp_conv2_f_fu_3560_output_1_6_ce0;
        else 
            conv2_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_6_we0 <= grp_conv2_f_fu_3560_output_1_6_we0;
        else 
            conv2_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_1_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_7_address0 <= grp_conv2_f_fu_3560_output_1_7_address0;
        else 
            conv2_1_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_1_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_1_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_1_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_1_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_7_ce0 <= grp_conv2_f_fu_3560_output_1_7_ce0;
        else 
            conv2_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_1_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_1_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_1_7_we0 <= grp_conv2_f_fu_3560_output_1_7_we0;
        else 
            conv2_1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_0_address0 <= grp_conv2_f_fu_3560_output_2_0_address0;
        else 
            conv2_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_0_ce0 <= grp_conv2_f_fu_3560_output_2_0_ce0;
        else 
            conv2_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_0_we0 <= grp_conv2_f_fu_3560_output_2_0_we0;
        else 
            conv2_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_1_address0 <= grp_conv2_f_fu_3560_output_2_1_address0;
        else 
            conv2_2_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_1_ce0 <= grp_conv2_f_fu_3560_output_2_1_ce0;
        else 
            conv2_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_1_we0 <= grp_conv2_f_fu_3560_output_2_1_we0;
        else 
            conv2_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_2_address0 <= grp_conv2_f_fu_3560_output_2_2_address0;
        else 
            conv2_2_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_2_ce0 <= grp_conv2_f_fu_3560_output_2_2_ce0;
        else 
            conv2_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_2_we0 <= grp_conv2_f_fu_3560_output_2_2_we0;
        else 
            conv2_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_3_address0 <= grp_conv2_f_fu_3560_output_2_3_address0;
        else 
            conv2_2_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_3_ce0 <= grp_conv2_f_fu_3560_output_2_3_ce0;
        else 
            conv2_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_3_we0 <= grp_conv2_f_fu_3560_output_2_3_we0;
        else 
            conv2_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_4_address0 <= grp_conv2_f_fu_3560_output_2_4_address0;
        else 
            conv2_2_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_4_ce0 <= grp_conv2_f_fu_3560_output_2_4_ce0;
        else 
            conv2_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_4_we0 <= grp_conv2_f_fu_3560_output_2_4_we0;
        else 
            conv2_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_5_address0 <= grp_conv2_f_fu_3560_output_2_5_address0;
        else 
            conv2_2_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_5_ce0 <= grp_conv2_f_fu_3560_output_2_5_ce0;
        else 
            conv2_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_5_we0 <= grp_conv2_f_fu_3560_output_2_5_we0;
        else 
            conv2_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_6_address0 <= grp_conv2_f_fu_3560_output_2_6_address0;
        else 
            conv2_2_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_6_ce0 <= grp_conv2_f_fu_3560_output_2_6_ce0;
        else 
            conv2_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_6_we0 <= grp_conv2_f_fu_3560_output_2_6_we0;
        else 
            conv2_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_2_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_7_address0 <= grp_conv2_f_fu_3560_output_2_7_address0;
        else 
            conv2_2_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_2_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_2_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_2_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_2_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_7_ce0 <= grp_conv2_f_fu_3560_output_2_7_ce0;
        else 
            conv2_2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_2_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_2_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_2_7_we0 <= grp_conv2_f_fu_3560_output_2_7_we0;
        else 
            conv2_2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_0_address0 <= grp_conv2_f_fu_3560_output_3_0_address0;
        else 
            conv2_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_0_ce0 <= grp_conv2_f_fu_3560_output_3_0_ce0;
        else 
            conv2_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_0_we0 <= grp_conv2_f_fu_3560_output_3_0_we0;
        else 
            conv2_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_1_address0 <= grp_conv2_f_fu_3560_output_3_1_address0;
        else 
            conv2_3_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_1_ce0 <= grp_conv2_f_fu_3560_output_3_1_ce0;
        else 
            conv2_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_1_we0 <= grp_conv2_f_fu_3560_output_3_1_we0;
        else 
            conv2_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_2_address0 <= grp_conv2_f_fu_3560_output_3_2_address0;
        else 
            conv2_3_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_2_ce0 <= grp_conv2_f_fu_3560_output_3_2_ce0;
        else 
            conv2_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_2_we0 <= grp_conv2_f_fu_3560_output_3_2_we0;
        else 
            conv2_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_3_address0 <= grp_conv2_f_fu_3560_output_3_3_address0;
        else 
            conv2_3_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_3_ce0 <= grp_conv2_f_fu_3560_output_3_3_ce0;
        else 
            conv2_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_3_we0 <= grp_conv2_f_fu_3560_output_3_3_we0;
        else 
            conv2_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_4_address0 <= grp_conv2_f_fu_3560_output_3_4_address0;
        else 
            conv2_3_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_4_ce0 <= grp_conv2_f_fu_3560_output_3_4_ce0;
        else 
            conv2_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_4_we0 <= grp_conv2_f_fu_3560_output_3_4_we0;
        else 
            conv2_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_5_address0 <= grp_conv2_f_fu_3560_output_3_5_address0;
        else 
            conv2_3_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_5_ce0 <= grp_conv2_f_fu_3560_output_3_5_ce0;
        else 
            conv2_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_5_we0 <= grp_conv2_f_fu_3560_output_3_5_we0;
        else 
            conv2_3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_6_address0 <= grp_conv2_f_fu_3560_output_3_6_address0;
        else 
            conv2_3_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_6_ce0 <= grp_conv2_f_fu_3560_output_3_6_ce0;
        else 
            conv2_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_6_we0 <= grp_conv2_f_fu_3560_output_3_6_we0;
        else 
            conv2_3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_3_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_7_address0 <= grp_conv2_f_fu_3560_output_3_7_address0;
        else 
            conv2_3_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_3_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_3_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_3_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_3_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_7_ce0 <= grp_conv2_f_fu_3560_output_3_7_ce0;
        else 
            conv2_3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_3_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_3_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_3_7_we0 <= grp_conv2_f_fu_3560_output_3_7_we0;
        else 
            conv2_3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_0_address0 <= grp_conv2_f_fu_3560_output_4_0_address0;
        else 
            conv2_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_0_ce0 <= grp_conv2_f_fu_3560_output_4_0_ce0;
        else 
            conv2_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_0_we0 <= grp_conv2_f_fu_3560_output_4_0_we0;
        else 
            conv2_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_1_address0 <= grp_conv2_f_fu_3560_output_4_1_address0;
        else 
            conv2_4_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_1_ce0 <= grp_conv2_f_fu_3560_output_4_1_ce0;
        else 
            conv2_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_1_we0 <= grp_conv2_f_fu_3560_output_4_1_we0;
        else 
            conv2_4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_2_address0 <= grp_conv2_f_fu_3560_output_4_2_address0;
        else 
            conv2_4_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_2_ce0 <= grp_conv2_f_fu_3560_output_4_2_ce0;
        else 
            conv2_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_2_we0 <= grp_conv2_f_fu_3560_output_4_2_we0;
        else 
            conv2_4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_3_address0 <= grp_conv2_f_fu_3560_output_4_3_address0;
        else 
            conv2_4_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_3_ce0 <= grp_conv2_f_fu_3560_output_4_3_ce0;
        else 
            conv2_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_3_we0 <= grp_conv2_f_fu_3560_output_4_3_we0;
        else 
            conv2_4_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_4_address0 <= grp_conv2_f_fu_3560_output_4_4_address0;
        else 
            conv2_4_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_4_ce0 <= grp_conv2_f_fu_3560_output_4_4_ce0;
        else 
            conv2_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_4_we0 <= grp_conv2_f_fu_3560_output_4_4_we0;
        else 
            conv2_4_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_5_address0 <= grp_conv2_f_fu_3560_output_4_5_address0;
        else 
            conv2_4_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_5_ce0 <= grp_conv2_f_fu_3560_output_4_5_ce0;
        else 
            conv2_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_5_we0 <= grp_conv2_f_fu_3560_output_4_5_we0;
        else 
            conv2_4_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_6_address0 <= grp_conv2_f_fu_3560_output_4_6_address0;
        else 
            conv2_4_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_6_ce0 <= grp_conv2_f_fu_3560_output_4_6_ce0;
        else 
            conv2_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_6_we0 <= grp_conv2_f_fu_3560_output_4_6_we0;
        else 
            conv2_4_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_4_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_7_address0 <= grp_conv2_f_fu_3560_output_4_7_address0;
        else 
            conv2_4_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_4_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_4_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_4_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_4_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_7_ce0 <= grp_conv2_f_fu_3560_output_4_7_ce0;
        else 
            conv2_4_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_4_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_4_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_4_7_we0 <= grp_conv2_f_fu_3560_output_4_7_we0;
        else 
            conv2_4_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_0_address0 <= grp_conv2_f_fu_3560_output_5_0_address0;
        else 
            conv2_5_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_0_ce0 <= grp_conv2_f_fu_3560_output_5_0_ce0;
        else 
            conv2_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_0_we0 <= grp_conv2_f_fu_3560_output_5_0_we0;
        else 
            conv2_5_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_1_address0 <= grp_conv2_f_fu_3560_output_5_1_address0;
        else 
            conv2_5_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_1_ce0 <= grp_conv2_f_fu_3560_output_5_1_ce0;
        else 
            conv2_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_1_we0 <= grp_conv2_f_fu_3560_output_5_1_we0;
        else 
            conv2_5_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_2_address0 <= grp_conv2_f_fu_3560_output_5_2_address0;
        else 
            conv2_5_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_2_ce0 <= grp_conv2_f_fu_3560_output_5_2_ce0;
        else 
            conv2_5_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_2_we0 <= grp_conv2_f_fu_3560_output_5_2_we0;
        else 
            conv2_5_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_3_address0 <= grp_conv2_f_fu_3560_output_5_3_address0;
        else 
            conv2_5_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_3_ce0 <= grp_conv2_f_fu_3560_output_5_3_ce0;
        else 
            conv2_5_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_3_we0 <= grp_conv2_f_fu_3560_output_5_3_we0;
        else 
            conv2_5_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_4_address0 <= grp_conv2_f_fu_3560_output_5_4_address0;
        else 
            conv2_5_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_4_ce0 <= grp_conv2_f_fu_3560_output_5_4_ce0;
        else 
            conv2_5_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_4_we0 <= grp_conv2_f_fu_3560_output_5_4_we0;
        else 
            conv2_5_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_5_address0 <= grp_conv2_f_fu_3560_output_5_5_address0;
        else 
            conv2_5_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_5_ce0 <= grp_conv2_f_fu_3560_output_5_5_ce0;
        else 
            conv2_5_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_5_we0 <= grp_conv2_f_fu_3560_output_5_5_we0;
        else 
            conv2_5_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_6_address0 <= grp_conv2_f_fu_3560_output_5_6_address0;
        else 
            conv2_5_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_6_ce0 <= grp_conv2_f_fu_3560_output_5_6_ce0;
        else 
            conv2_5_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_6_we0 <= grp_conv2_f_fu_3560_output_5_6_we0;
        else 
            conv2_5_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_5_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_7_address0 <= grp_conv2_f_fu_3560_output_5_7_address0;
        else 
            conv2_5_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_5_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_5_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_5_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_5_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_7_ce0 <= grp_conv2_f_fu_3560_output_5_7_ce0;
        else 
            conv2_5_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_5_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_5_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_5_7_we0 <= grp_conv2_f_fu_3560_output_5_7_we0;
        else 
            conv2_5_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_0_address0 <= grp_conv2_f_fu_3560_output_6_0_address0;
        else 
            conv2_6_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_0_ce0 <= grp_conv2_f_fu_3560_output_6_0_ce0;
        else 
            conv2_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_0_we0 <= grp_conv2_f_fu_3560_output_6_0_we0;
        else 
            conv2_6_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_1_address0 <= grp_conv2_f_fu_3560_output_6_1_address0;
        else 
            conv2_6_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_1_ce0 <= grp_conv2_f_fu_3560_output_6_1_ce0;
        else 
            conv2_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_1_we0 <= grp_conv2_f_fu_3560_output_6_1_we0;
        else 
            conv2_6_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_2_address0 <= grp_conv2_f_fu_3560_output_6_2_address0;
        else 
            conv2_6_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_2_ce0 <= grp_conv2_f_fu_3560_output_6_2_ce0;
        else 
            conv2_6_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_2_we0 <= grp_conv2_f_fu_3560_output_6_2_we0;
        else 
            conv2_6_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_3_address0 <= grp_conv2_f_fu_3560_output_6_3_address0;
        else 
            conv2_6_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_3_ce0 <= grp_conv2_f_fu_3560_output_6_3_ce0;
        else 
            conv2_6_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_3_we0 <= grp_conv2_f_fu_3560_output_6_3_we0;
        else 
            conv2_6_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_4_address0 <= grp_conv2_f_fu_3560_output_6_4_address0;
        else 
            conv2_6_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_4_ce0 <= grp_conv2_f_fu_3560_output_6_4_ce0;
        else 
            conv2_6_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_4_we0 <= grp_conv2_f_fu_3560_output_6_4_we0;
        else 
            conv2_6_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_5_address0 <= grp_conv2_f_fu_3560_output_6_5_address0;
        else 
            conv2_6_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_5_ce0 <= grp_conv2_f_fu_3560_output_6_5_ce0;
        else 
            conv2_6_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_5_we0 <= grp_conv2_f_fu_3560_output_6_5_we0;
        else 
            conv2_6_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_6_address0 <= grp_conv2_f_fu_3560_output_6_6_address0;
        else 
            conv2_6_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_6_ce0 <= grp_conv2_f_fu_3560_output_6_6_ce0;
        else 
            conv2_6_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_6_we0 <= grp_conv2_f_fu_3560_output_6_6_we0;
        else 
            conv2_6_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_6_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_7_address0 <= grp_conv2_f_fu_3560_output_6_7_address0;
        else 
            conv2_6_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_6_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_6_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_6_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_6_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_7_ce0 <= grp_conv2_f_fu_3560_output_6_7_ce0;
        else 
            conv2_6_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_6_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_6_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_6_7_we0 <= grp_conv2_f_fu_3560_output_6_7_we0;
        else 
            conv2_6_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_0_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_0_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_0_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_0_address0 <= grp_conv2_f_fu_3560_output_7_0_address0;
        else 
            conv2_7_0_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_0_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_0_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_0_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_0_ce0 <= grp_conv2_f_fu_3560_output_7_0_ce0;
        else 
            conv2_7_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_0_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_0_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_0_we0 <= grp_conv2_f_fu_3560_output_7_0_we0;
        else 
            conv2_7_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_1_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_1_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_1_address0 <= grp_conv2_f_fu_3560_output_7_1_address0;
        else 
            conv2_7_1_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_1_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_1_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_1_ce0 <= grp_conv2_f_fu_3560_output_7_1_ce0;
        else 
            conv2_7_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_1_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_1_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_1_we0 <= grp_conv2_f_fu_3560_output_7_1_we0;
        else 
            conv2_7_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_2_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_2_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_2_address0 <= grp_conv2_f_fu_3560_output_7_2_address0;
        else 
            conv2_7_2_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_2_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_2_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_2_ce0 <= grp_conv2_f_fu_3560_output_7_2_ce0;
        else 
            conv2_7_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_2_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_2_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_2_we0 <= grp_conv2_f_fu_3560_output_7_2_we0;
        else 
            conv2_7_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_3_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_3_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_3_address0 <= grp_conv2_f_fu_3560_output_7_3_address0;
        else 
            conv2_7_3_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_3_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_3_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_3_ce0 <= grp_conv2_f_fu_3560_output_7_3_ce0;
        else 
            conv2_7_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_3_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_3_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_3_we0 <= grp_conv2_f_fu_3560_output_7_3_we0;
        else 
            conv2_7_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_4_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_4_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_4_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_4_address0 <= grp_conv2_f_fu_3560_output_7_4_address0;
        else 
            conv2_7_4_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_4_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_4_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_4_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_4_ce0 <= grp_conv2_f_fu_3560_output_7_4_ce0;
        else 
            conv2_7_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_4_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_4_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_4_we0 <= grp_conv2_f_fu_3560_output_7_4_we0;
        else 
            conv2_7_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_5_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_5_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_5_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_5_address0 <= grp_conv2_f_fu_3560_output_7_5_address0;
        else 
            conv2_7_5_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_5_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_5_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_5_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_5_ce0 <= grp_conv2_f_fu_3560_output_7_5_ce0;
        else 
            conv2_7_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_5_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_5_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_5_we0 <= grp_conv2_f_fu_3560_output_7_5_we0;
        else 
            conv2_7_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_6_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_6_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_6_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_6_address0 <= grp_conv2_f_fu_3560_output_7_6_address0;
        else 
            conv2_7_6_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_6_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_6_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_6_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_6_ce0 <= grp_conv2_f_fu_3560_output_7_6_ce0;
        else 
            conv2_7_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_6_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_6_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_6_we0 <= grp_conv2_f_fu_3560_output_7_6_we0;
        else 
            conv2_7_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_7_address0_assign_proc : process(grp_conv2_f_fu_3560_output_7_7_address0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_7_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_7_address0 <= grp_conv2_f_fu_3560_output_7_7_address0;
        else 
            conv2_7_7_address0 <= "XXXXX";
        end if; 
    end process;


    conv2_7_7_ce0_assign_proc : process(grp_conv2_f_fu_3560_output_7_7_ce0, grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_7_7_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_7_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_7_ce0 <= grp_conv2_f_fu_3560_output_7_7_ce0;
        else 
            conv2_7_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_7_7_we0_assign_proc : process(grp_conv2_f_fu_3560_output_7_7_we0, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            conv2_7_7_we0 <= grp_conv2_f_fu_3560_output_7_7_we0;
        else 
            conv2_7_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_1_address0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_1_address0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_1_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_address0;
        else 
            conv2_pooled_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv2_pooled_1_ce0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_1_ce0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_1_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_ce0;
        else 
            conv2_pooled_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_1_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_1_ce1 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce1;
        else 
            conv2_pooled_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_1_ce2_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_1_ce2 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce2;
        else 
            conv2_pooled_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_1_ce3_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_1_ce3 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_1_ce3;
        else 
            conv2_pooled_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_1_we0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_1_we0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_1_we0;
        else 
            conv2_pooled_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_2_address0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_2_address0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_2_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_address0;
        else 
            conv2_pooled_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv2_pooled_2_ce0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_2_ce0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_2_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_ce0;
        else 
            conv2_pooled_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_2_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_2_ce1 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce1;
        else 
            conv2_pooled_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_2_ce2_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_2_ce2 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce2;
        else 
            conv2_pooled_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_2_ce3_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_2_ce3 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_2_ce3;
        else 
            conv2_pooled_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_2_we0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_2_we0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_2_we0;
        else 
            conv2_pooled_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_3_address0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_3_address0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_3_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_address0;
        else 
            conv2_pooled_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv2_pooled_3_ce0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_3_ce0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_3_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_ce0;
        else 
            conv2_pooled_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_3_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_3_ce1 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce1;
        else 
            conv2_pooled_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_3_ce2_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_3_ce2 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce2;
        else 
            conv2_pooled_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_3_ce3_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_3_ce3 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_3_ce3;
        else 
            conv2_pooled_3_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_3_we0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_3_we0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_3_we0;
        else 
            conv2_pooled_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_address0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_address0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_address0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_address0;
        else 
            conv2_pooled_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv2_pooled_ce0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0, grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_ce0 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_ce0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_ce0;
        else 
            conv2_pooled_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_ce1_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_ce1 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce1;
        else 
            conv2_pooled_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_ce2_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_ce2 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce2;
        else 
            conv2_pooled_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_ce3_assign_proc : process(grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            conv2_pooled_ce3 <= grp_bnn_xcel_Pipeline_outer_fu_4006_conv2_pooled_ce3;
        else 
            conv2_pooled_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_pooled_we0_assign_proc : process(grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            conv2_pooled_we0 <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_conv2_pooled_we0;
        else 
            conv2_pooled_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense1_V_address0_assign_proc : process(ap_CS_fsm_state36, grp_dense_512_256_s_fu_4015_output_r_address0, grp_sign_fu_4023_input_r_address0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dense1_V_address0 <= grp_sign_fu_4023_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense1_V_address0 <= grp_dense_512_256_s_fu_4015_output_r_address0;
        else 
            dense1_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dense1_V_ce0_assign_proc : process(ap_CS_fsm_state36, grp_dense_512_256_s_fu_4015_output_r_ce0, grp_sign_fu_4023_input_r_ce0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dense1_V_ce0 <= grp_sign_fu_4023_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense1_V_ce0 <= grp_dense_512_256_s_fu_4015_output_r_ce0;
        else 
            dense1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense1_V_we0_assign_proc : process(grp_dense_512_256_s_fu_4015_output_r_we0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense1_V_we0 <= grp_dense_512_256_s_fu_4015_output_r_we0;
        else 
            dense1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense2_V_address0_assign_proc : process(grp_dense_256_10_s_fu_4028_output_r_address0, grp_argmax_fu_4037_input_r_address0, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            dense2_V_address0 <= grp_argmax_fu_4037_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense2_V_address0 <= grp_dense_256_10_s_fu_4028_output_r_address0;
        else 
            dense2_V_address0 <= "XXXX";
        end if; 
    end process;


    dense2_V_ce0_assign_proc : process(grp_dense_256_10_s_fu_4028_output_r_ce0, grp_argmax_fu_4037_input_r_ce0, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            dense2_V_ce0 <= grp_argmax_fu_4037_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense2_V_ce0 <= grp_dense_256_10_s_fu_4028_output_r_ce0;
        else 
            dense2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense2_V_we0_assign_proc : process(grp_dense_256_10_s_fu_4028_output_r_we0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense2_V_we0 <= grp_dense_256_10_s_fu_4028_output_r_we0;
        else 
            dense2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_argmax_fu_4037_ap_start <= grp_argmax_fu_4037_ap_start_reg;
    grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start <= grp_bnn_xcel_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_3532_ap_start_reg;
    grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_ap_start_reg;
    grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start <= grp_bnn_xcel_Pipeline_m_loop_x_loop_fu_3934_ap_start_reg;
    grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start <= grp_bnn_xcel_Pipeline_outer_fu_4006_ap_start_reg;
    grp_conv1_f_fu_3412_ap_start <= grp_conv1_f_fu_3412_ap_start_reg;
    grp_conv2_f_fu_3560_ap_start <= grp_conv2_f_fu_3560_ap_start_reg;
    grp_dense_256_10_s_fu_4028_ap_start <= grp_dense_256_10_s_fu_4028_ap_start_reg;
    grp_dense_512_256_s_fu_4015_ap_start <= grp_dense_512_256_s_fu_4015_ap_start_reg;
    grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start <= grp_initialize_padded_memory_16_10_0_s_fu_3370_ap_start_reg;
    grp_max_pool_16_16_s_fu_3488_ap_start <= grp_max_pool_16_16_s_fu_3488_ap_start_reg;
    grp_sign_fu_4023_ap_start <= grp_sign_fu_4023_ap_start_reg;
    input_0_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_address0;
    input_0_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_0_ce0;

    input_padded_10_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0, grp_conv1_f_fu_3412_input_11_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_10_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_10_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_10_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_10_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_10_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_10_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_10_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_10_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_10_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_10_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_10_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_10_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_10_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_10_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_10_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_10_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_10_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_10_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_10_address0 <= grp_conv1_f_fu_3412_input_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_10_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_address0;
        else 
            input_padded_10_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_10_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0, grp_conv1_f_fu_3412_input_11_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_10_ce0 <= grp_conv1_f_fu_3412_input_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_10_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_ce0;
        else 
            input_padded_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_10_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_10_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_10_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_d0;
        else 
            input_padded_10_d0 <= "X";
        end if; 
    end process;


    input_padded_10_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_10_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_10_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_10_we0;
        else 
            input_padded_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_11_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0, grp_conv1_f_fu_3412_input_12_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_11_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_11_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_11_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_11_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_11_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_11_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_11_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_11_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_11_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_11_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_11_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_11_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_11_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_11_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_11_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_11_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_11_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_11_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_11_address0 <= grp_conv1_f_fu_3412_input_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_11_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_address0;
        else 
            input_padded_11_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_11_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0, grp_conv1_f_fu_3412_input_12_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_11_ce0 <= grp_conv1_f_fu_3412_input_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_11_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_ce0;
        else 
            input_padded_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_11_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_11_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_11_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_d0;
        else 
            input_padded_11_d0 <= "X";
        end if; 
    end process;


    input_padded_11_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_11_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_11_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_11_we0;
        else 
            input_padded_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_12_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0, grp_conv1_f_fu_3412_input_13_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_12_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_12_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_12_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_12_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_12_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_12_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_12_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_12_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_12_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_12_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_12_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_12_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_12_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_12_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_12_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_12_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_12_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_12_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_12_address0 <= grp_conv1_f_fu_3412_input_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_12_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_address0;
        else 
            input_padded_12_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_12_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0, grp_conv1_f_fu_3412_input_13_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_12_ce0 <= grp_conv1_f_fu_3412_input_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_12_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_ce0;
        else 
            input_padded_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_12_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_12_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_12_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_d0;
        else 
            input_padded_12_d0 <= "X";
        end if; 
    end process;


    input_padded_12_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_12_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_12_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_12_we0;
        else 
            input_padded_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_13_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0, grp_conv1_f_fu_3412_input_14_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_13_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_13_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_13_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_13_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_13_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_13_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_13_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_13_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_13_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_13_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_13_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_13_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_13_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_13_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_13_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_13_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_13_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_13_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_13_address0 <= grp_conv1_f_fu_3412_input_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_13_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_address0;
        else 
            input_padded_13_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_13_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0, grp_conv1_f_fu_3412_input_14_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_13_ce0 <= grp_conv1_f_fu_3412_input_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_13_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_ce0;
        else 
            input_padded_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_13_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_13_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_13_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_d0;
        else 
            input_padded_13_d0 <= "X";
        end if; 
    end process;


    input_padded_13_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_13_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_13_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_13_we0;
        else 
            input_padded_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_14_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0, grp_conv1_f_fu_3412_input_15_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_14_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_14_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_14_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_14_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_14_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_14_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_14_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_14_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_14_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_14_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_14_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_14_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_14_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_14_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_14_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_14_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_14_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_14_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_14_address0 <= grp_conv1_f_fu_3412_input_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_14_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_address0;
        else 
            input_padded_14_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_14_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0, grp_conv1_f_fu_3412_input_15_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_14_ce0 <= grp_conv1_f_fu_3412_input_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_14_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_ce0;
        else 
            input_padded_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_14_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_14_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_14_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_d0;
        else 
            input_padded_14_d0 <= "X";
        end if; 
    end process;


    input_padded_14_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_14_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_14_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_14_we0;
        else 
            input_padded_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_15_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0, grp_conv1_f_fu_3412_input_16_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_15_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_15_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_15_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_15_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_15_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_15_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_15_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_15_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_15_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_15_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_15_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_15_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_15_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_15_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_15_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_15_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_15_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_15_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_15_address0 <= grp_conv1_f_fu_3412_input_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_15_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_address0;
        else 
            input_padded_15_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_15_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0, grp_conv1_f_fu_3412_input_16_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_15_ce0 <= grp_conv1_f_fu_3412_input_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_15_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_ce0;
        else 
            input_padded_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_15_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_15_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_15_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_d0;
        else 
            input_padded_15_d0 <= "X";
        end if; 
    end process;


    input_padded_15_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_15_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_15_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_15_we0;
        else 
            input_padded_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_1_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0, grp_conv1_f_fu_3412_input_2_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_1_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_1_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_1_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_1_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_1_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_1_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_1_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_1_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_1_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_1_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_1_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_1_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_1_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_1_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_1_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_1_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_1_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_1_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_1_address0 <= grp_conv1_f_fu_3412_input_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_1_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_address0;
        else 
            input_padded_1_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0, grp_conv1_f_fu_3412_input_2_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_1_ce0 <= grp_conv1_f_fu_3412_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_1_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_ce0;
        else 
            input_padded_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_1_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_1_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_1_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_d0;
        else 
            input_padded_1_d0 <= "X";
        end if; 
    end process;


    input_padded_1_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_1_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_1_we0;
        else 
            input_padded_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_2_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0, grp_conv1_f_fu_3412_input_3_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_2_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_2_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_2_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_2_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_2_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_2_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_2_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_2_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_2_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_2_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_2_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_2_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_2_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_2_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_2_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_2_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_2_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_2_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_2_address0 <= grp_conv1_f_fu_3412_input_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_2_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_address0;
        else 
            input_padded_2_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0, grp_conv1_f_fu_3412_input_3_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_2_ce0 <= grp_conv1_f_fu_3412_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_2_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_ce0;
        else 
            input_padded_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_2_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_2_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_2_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_d0;
        else 
            input_padded_2_d0 <= "X";
        end if; 
    end process;


    input_padded_2_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_2_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_2_we0;
        else 
            input_padded_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_3_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0, grp_conv1_f_fu_3412_input_4_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_3_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_3_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_3_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_3_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_3_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_3_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_3_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_3_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_3_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_3_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_3_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_3_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_3_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_3_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_3_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_3_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_3_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_3_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_3_address0 <= grp_conv1_f_fu_3412_input_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_3_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_address0;
        else 
            input_padded_3_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_3_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0, grp_conv1_f_fu_3412_input_4_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_3_ce0 <= grp_conv1_f_fu_3412_input_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_3_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_ce0;
        else 
            input_padded_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_3_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_3_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_3_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_d0;
        else 
            input_padded_3_d0 <= "X";
        end if; 
    end process;


    input_padded_3_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_3_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_3_we0;
        else 
            input_padded_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_4_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0, grp_conv1_f_fu_3412_input_5_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_4_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_4_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_4_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_4_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_4_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_4_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_4_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_4_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_4_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_4_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_4_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_4_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_4_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_4_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_4_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_4_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_4_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_4_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_4_address0 <= grp_conv1_f_fu_3412_input_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_4_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_address0;
        else 
            input_padded_4_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_4_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0, grp_conv1_f_fu_3412_input_5_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_4_ce0 <= grp_conv1_f_fu_3412_input_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_4_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_ce0;
        else 
            input_padded_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_4_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_4_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_4_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_d0;
        else 
            input_padded_4_d0 <= "X";
        end if; 
    end process;


    input_padded_4_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_4_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_4_we0;
        else 
            input_padded_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_5_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0, grp_conv1_f_fu_3412_input_6_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_5_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_5_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_5_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_5_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_5_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_5_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_5_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_5_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_5_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_5_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_5_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_5_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_5_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_5_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_5_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_5_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_5_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_5_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_5_address0 <= grp_conv1_f_fu_3412_input_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_5_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_address0;
        else 
            input_padded_5_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_5_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0, grp_conv1_f_fu_3412_input_6_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_5_ce0 <= grp_conv1_f_fu_3412_input_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_5_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_ce0;
        else 
            input_padded_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_5_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_5_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_5_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_d0;
        else 
            input_padded_5_d0 <= "X";
        end if; 
    end process;


    input_padded_5_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_5_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_5_we0;
        else 
            input_padded_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_6_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0, grp_conv1_f_fu_3412_input_7_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_6_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_6_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_6_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_6_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_6_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_6_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_6_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_6_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_6_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_6_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_6_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_6_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_6_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_6_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_6_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_6_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_6_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_6_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_6_address0 <= grp_conv1_f_fu_3412_input_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_6_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_address0;
        else 
            input_padded_6_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_6_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0, grp_conv1_f_fu_3412_input_7_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_6_ce0 <= grp_conv1_f_fu_3412_input_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_6_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_ce0;
        else 
            input_padded_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_6_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_6_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_6_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_d0;
        else 
            input_padded_6_d0 <= "X";
        end if; 
    end process;


    input_padded_6_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_6_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_6_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_6_we0;
        else 
            input_padded_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_7_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0, grp_conv1_f_fu_3412_input_8_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_7_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_7_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_7_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_7_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_7_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_7_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_7_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_7_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_7_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_7_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_7_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_7_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_7_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_7_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_7_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_7_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_7_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_7_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_7_address0 <= grp_conv1_f_fu_3412_input_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_7_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_address0;
        else 
            input_padded_7_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_7_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0, grp_conv1_f_fu_3412_input_8_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_7_ce0 <= grp_conv1_f_fu_3412_input_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_7_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_ce0;
        else 
            input_padded_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_7_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_7_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_7_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_d0;
        else 
            input_padded_7_d0 <= "X";
        end if; 
    end process;


    input_padded_7_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_7_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_7_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_7_we0;
        else 
            input_padded_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_8_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0, grp_conv1_f_fu_3412_input_9_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_8_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_8_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_8_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_8_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_8_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_8_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_8_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_8_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_8_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_8_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_8_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_8_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_8_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_8_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_8_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_8_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_8_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_8_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_8_address0 <= grp_conv1_f_fu_3412_input_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_8_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_address0;
        else 
            input_padded_8_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_8_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0, grp_conv1_f_fu_3412_input_9_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_8_ce0 <= grp_conv1_f_fu_3412_input_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_8_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_ce0;
        else 
            input_padded_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_8_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_8_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_8_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_d0;
        else 
            input_padded_8_d0 <= "X";
        end if; 
    end process;


    input_padded_8_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_8_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_8_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_8_we0;
        else 
            input_padded_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_9_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0, grp_conv1_f_fu_3412_input_10_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_9_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_9_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_9_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_9_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_9_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_9_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_9_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_9_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_9_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_9_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_9_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_9_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_9_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_9_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_9_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_9_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_9_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_9_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_9_address0 <= grp_conv1_f_fu_3412_input_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_9_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_address0;
        else 
            input_padded_9_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_9_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0, grp_conv1_f_fu_3412_input_10_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_9_ce0 <= grp_conv1_f_fu_3412_input_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_9_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_ce0;
        else 
            input_padded_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_9_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_9_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_9_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_d0;
        else 
            input_padded_9_d0 <= "X";
        end if; 
    end process;


    input_padded_9_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_9_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_9_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_9_we0;
        else 
            input_padded_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_address0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0, grp_conv1_f_fu_3412_input_1_address0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_padded_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_padded_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_padded_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_padded_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_padded_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            input_padded_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_padded_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            input_padded_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_padded_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_padded_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_padded_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_padded_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_padded_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_padded_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_padded_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_padded_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_padded_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_padded_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_address0 <= grp_conv1_f_fu_3412_input_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_address0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_address0;
        else 
            input_padded_address0 <= "XXXXX";
        end if; 
    end process;


    input_padded_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0, grp_conv1_f_fu_3412_input_1_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            input_padded_ce0 <= grp_conv1_f_fu_3412_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_ce0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_ce0;
        else 
            input_padded_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_padded_d0_assign_proc : process(ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_padded_d0 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_d0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_d0;
        else 
            input_padded_d0 <= "X";
        end if; 
    end process;


    input_padded_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0, ap_CS_fsm_state20, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_padded_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_padded_we0 <= grp_bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3_fu_3390_input_padded_we0;
        else 
            input_padded_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
