

================================================================
== Vitis HLS Report for 'divide_Pipeline_NORMALIZE'
================================================================
* Date:           Thu Dec 19 08:55:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  25.500 ns|  0.289 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- NORMALIZE  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%vn_V_1 = alloca i32 1"   --->   Operation 4 'alloca' 'vn_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%magic = alloca i32 1"   --->   Operation 5 'alloca' 'magic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 6 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%vn_V_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vn_V"   --->   Operation 7 'read' 'vn_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 64, i7 %d"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %magic"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %vn_V_read, i64 %vn_V_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit572"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%magic_2 = load i7 %magic" [./bignum.h:123]   --->   Operation 12 'load' 'magic_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %magic_2, i32 6" [./bignum.h:123]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %tmp, void %.split22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit572..loopexit105.loopexit_crit_edge.exitStub" [./bignum.h:123]   --->   Operation 16 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%vn_V_1_load_1 = load i64 %vn_V_1"   --->   Operation 17 'load' 'vn_V_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln1810 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15"   --->   Operation 18 'specloopname' 'specloopname_ln1810' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%icmp_ln1064 = icmp_eq  i64 %vn_V_1_load_1, i64 0"   --->   Operation 19 'icmp' 'icmp_ln1064' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln1064, void, void %.split22..loopexit105.loopexit_crit_edge.exitStub" [./bignum.h:125]   --->   Operation 20 'br' 'br_ln125' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%vn_V_1_load = load i64 %vn_V_1"   --->   Operation 21 'load' 'vn_V_1_load' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %vn_V_1_load_1, i32 1, i32 63"   --->   Operation 22 'partselect' 'tmp_11' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.78ns)   --->   "%icmp_ln1064_1 = icmp_eq  i63 %tmp_11, i63 0"   --->   Operation 23 'icmp' 'icmp_ln1064_1' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln1064_1, void, void %.loopexit105.split.loop.exit184.exitStub" [./bignum.h:125]   --->   Operation 24 'br' 'br_ln125' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_load = load i7 %d" [./bignum.h:127]   --->   Operation 25 'load' 'd_load' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%vn_V_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %vn_V_1_load, i32 2, i32 63"   --->   Operation 26 'partselect' 'vn_V_2' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1043 = zext i62 %vn_V_2"   --->   Operation 27 'zext' 'zext_ln1043' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%d_1 = add i7 %d_load, i7 126" [./bignum.h:127]   --->   Operation 28 'add' 'd_1' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%magic_3 = add i7 %magic_2, i7 2" [./bignum.h:123]   --->   Operation 29 'add' 'magic_3' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln127 = store i7 %d_1, i7 %d" [./bignum.h:127]   --->   Operation 30 'store' 'store_ln127' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln123 = store i7 %magic_3, i7 %magic" [./bignum.h:123]   --->   Operation 31 'store' 'store_ln123' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln1043 = store i64 %zext_ln1043, i64 %vn_V_1"   --->   Operation 32 'store' 'store_ln1043' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit572"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%d_load_3 = load i7 %d"   --->   Operation 34 'load' 'd_load_3' <Predicate = (!tmp & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %d_out, i7 %d_load_3"   --->   Operation 35 'write' 'write_ln0' <Predicate = (!tmp & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%d_load_2 = load i7 %d"   --->   Operation 37 'load' 'd_load_2' <Predicate = (!tmp & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %d_out, i7 %d_load_2"   --->   Operation 38 'write' 'write_ln0' <Predicate = (!tmp & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln1064)> <Delay = 1.70>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%d_load_1 = load i7 %d"   --->   Operation 40 'load' 'd_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %d_out, i7 %d_load_1"   --->   Operation 41 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 42 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 1.70>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i2 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit572..loopexit105.loopexit_crit_edge.exitStub, i2 1, void %.loopexit105.split.loop.exit184.exitStub, i2 2, void %.split22..loopexit105.loopexit_crit_edge.exitStub"   --->   Operation 43 'phi' 'UnifiedRetVal' <Predicate = (icmp_ln1064_1) | (icmp_ln1064) | (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i2 %UnifiedRetVal"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln1064_1) | (icmp_ln1064) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 64 on local variable 'd' [7]  (1.59 ns)

 <State 2>: 5.35ns
The critical path consists of the following:
	'load' operation ('d_load', ./bignum.h:127) on local variable 'd' [28]  (0 ns)
	'add' operation ('d', ./bignum.h:127) [31]  (1.87 ns)
	'store' operation ('store_ln127', ./bignum.h:127) of variable 'd', ./bignum.h:127 on local variable 'd' [33]  (1.59 ns)
	blocking operation 1.89 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
