WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 26078023 heartbeat IPC: 0.424125 cumulative IPC: 0.424125 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 49585056 heartbeat IPC: 0.425405 cumulative IPC: 0.424764 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 73167488 heartbeat IPC: 0.424045 cumulative IPC: 0.424524 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 96752294 heartbeat IPC: 0.424002 cumulative IPC: 0.424394 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 120326868 heartbeat IPC: 0.424186 cumulative IPC: 0.424352 (Simulation time: 0 hr 5 min 2 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 117826825 cumulative IPC: 0.424352 (Simulation time: 0 hr 5 min 2 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 117826825 (Simulation time: 0 hr 5 min 2 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.424352 instructions: 50000002 cycles: 117826825
CPU 0 Branch Prediction Accuracy: 87.8417% MPKI: 31.1734 Average ROB Occupancy at Mispredict: 12.9106
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     892362  HIT:         91  MISS:     892271
LLC LOAD         ACCESS:     889298  HIT:         80  MISS:     889218
LLC RFO          ACCESS:        303  HIT:          0  MISS:        303
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1014  HIT:          0  MISS:       1014
LLC TRANSLATION  ACCESS:       1747  HIT:         11  MISS:       1736
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 79.1234 cycles
cpu0_DTLB TOTAL       ACCESS:   13572396  HIT:   13497439  MISS:      74957
cpu0_DTLB LOAD         ACCESS:   13572396  HIT:   13497439  MISS:      74957
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 49.6671 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16661155  HIT:   13494458  MISS:    3166697
cpu0_L1D LOAD         ACCESS:   11793341  HIT:    8629380  MISS:    3163961
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4852406  HIT:    4852010  MISS:        396
cpu0_L1D TRANSLATION  ACCESS:      15408  HIT:      13068  MISS:       2340
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.2979 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206648  HIT:     315300  MISS:     891348
cpu0_L2C LOAD         ACCESS:    1201418  HIT:     312120  MISS:     889298
cpu0_L2C RFO          ACCESS:        303  HIT:          0  MISS:        303
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2622  HIT:       2622  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2305  HIT:        558  MISS:       1747
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 100.206 cycles
cpu0_STLB TOTAL       ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.095 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     837383
  ROW_BUFFER_MISS:      53874
 AVG DBUS CONGESTED CYCLE:    3.86411
 WQ ROW_BUFFER_HIT:        655
  ROW_BUFFER_MISS:        362  FULL:          0
