<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>TauLabs: Peripheral clocks configuration functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_128x128.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">TauLabs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___r_c_c___group3.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral clocks configuration functions<div class="ingroups"><a class="el" href="group___r_c_c___private___functions.html">RCC_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Peripheral clocks configuration functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad90a1c680d25567cfbd2221f735283d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gad90a1c680d25567cfbd2221f735283d7">RCC_ADCCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_PLLCLK)</td></tr>
<tr class="memdesc:gad90a1c680d25567cfbd2221f735283d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the ADC clock (ADCCLK).  <a href="#gad90a1c680d25567cfbd2221f735283d7">More...</a><br/></td></tr>
<tr class="separator:gad90a1c680d25567cfbd2221f735283d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b58739422650e402e3221fa5510c54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga66b58739422650e402e3221fa5510c54">RCC_I2CCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_I2CCLK)</td></tr>
<tr class="memdesc:ga66b58739422650e402e3221fa5510c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the I2C clock (I2CCLK).  <a href="#ga66b58739422650e402e3221fa5510c54">More...</a><br/></td></tr>
<tr class="separator:ga66b58739422650e402e3221fa5510c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0763c5e329e66734b062fcc13d35d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaa0763c5e329e66734b062fcc13d35d72">RCC_TIMCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_TIMCLK)</td></tr>
<tr class="memdesc:gaa0763c5e329e66734b062fcc13d35d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIM1 and TIM8 clock sources(TIMCLK).  <a href="#gaa0763c5e329e66734b062fcc13d35d72">More...</a><br/></td></tr>
<tr class="separator:gaa0763c5e329e66734b062fcc13d35d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2c34ecdf16a77b6975ad69525aa7cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga0d2c34ecdf16a77b6975ad69525aa7cc">RCC_USARTCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_USARTCLK)</td></tr>
<tr class="memdesc:ga0d2c34ecdf16a77b6975ad69525aa7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the USART clock (USARTCLK).  <a href="#ga0d2c34ecdf16a77b6975ad69525aa7cc">More...</a><br/></td></tr>
<tr class="separator:ga0d2c34ecdf16a77b6975ad69525aa7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895b3ff3d143c990f1cd0146aa260081"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga895b3ff3d143c990f1cd0146aa260081">RCC_USBCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_USBCLKSource)</td></tr>
<tr class="memdesc:ga895b3ff3d143c990f1cd0146aa260081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the USB clock (USBCLK).  <a href="#ga895b3ff3d143c990f1cd0146aa260081">More...</a><br/></td></tr>
<tr class="separator:ga895b3ff3d143c990f1cd0146aa260081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1473d8a5a020642966359611c44181b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_RTCCLKSource)</td></tr>
<tr class="memdesc:ga1473d8a5a020642966359611c44181b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <a href="#ga1473d8a5a020642966359611c44181b0">More...</a><br/></td></tr>
<tr class="separator:ga1473d8a5a020642966359611c44181b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_I2SCLKSource)</td></tr>
<tr class="memdesc:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the I2S clock source (I2SCLK).  <a href="#ga6c56f8529988fcc8f4dbffbc1bab27d0">More...</a><br/></td></tr>
<tr class="separator:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9802f84846df2cea8e369234ed13b159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9802f84846df2cea8e369234ed13b159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the RTC clock.  <a href="#ga9802f84846df2cea8e369234ed13b159">More...</a><br/></td></tr>
<tr class="separator:ga9802f84846df2cea8e369234ed13b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c3b72f35391e67f12a551b15fa54a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga636c3b72f35391e67f12a551b15fa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <a href="#ga636c3b72f35391e67f12a551b15fa54a">More...</a><br/></td></tr>
<tr class="separator:ga636c3b72f35391e67f12a551b15fa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b30d8598b8393bdba9c3fefba3a968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gae0b30d8598b8393bdba9c3fefba3a968">RCC_AHBPeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHBPeriph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gae0b30d8598b8393bdba9c3fefba3a968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB peripheral clock.  <a href="#gae0b30d8598b8393bdba9c3fefba3a968">More...</a><br/></td></tr>
<tr class="separator:gae0b30d8598b8393bdba9c3fefba3a968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ff55caf8d835351916b40dd030bc87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga56ff55caf8d835351916b40dd030bc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <a href="#ga56ff55caf8d835351916b40dd030bc87">More...</a><br/></td></tr>
<tr class="separator:ga56ff55caf8d835351916b40dd030bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <a href="#gaee7cc5d73af7fe1986fceff8afd3973e">More...</a><br/></td></tr>
<tr class="separator:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6761fbffe7e916c7aa043cabde180a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga0d6761fbffe7e916c7aa043cabde180a">RCC_AHBPeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHBPeriph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0d6761fbffe7e916c7aa043cabde180a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB peripheral reset.  <a href="#ga0d6761fbffe7e916c7aa043cabde180a">More...</a><br/></td></tr>
<tr class="separator:ga0d6761fbffe7e916c7aa043cabde180a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94553850ac07106a27ee85fec37efdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gad94553850ac07106a27ee85fec37efdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <a href="#gad94553850ac07106a27ee85fec37efdf">More...</a><br/></td></tr>
<tr class="separator:gad94553850ac07106a27ee85fec37efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197ae4369c10b92640a733b40ed2801"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab197ae4369c10b92640a733b40ed2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <a href="#gab197ae4369c10b92640a733b40ed2801">More...</a><br/></td></tr>
<tr class="separator:gab197ae4369c10b92640a733b40ed2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock.  <a href="#ga80c89116820d48bb38db2e7d5e5a49b9">More...</a><br/></td></tr>
<tr class="separator:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock.  <a href="#gaadffedbd87e796f01d9776b8ee01ff5e">More...</a><br/></td></tr>
<tr class="separator:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB3Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock.  <a href="#ga4eb8c119f2e9bf2bd2e042d27f151338">More...</a><br/></td></tr>
<tr class="separator:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c450567f4731d4f0615f63586cad86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaa7c450567f4731d4f0615f63586cad86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB1 peripheral reset.  <a href="#gaa7c450567f4731d4f0615f63586cad86">More...</a><br/></td></tr>
<tr class="separator:gaa7c450567f4731d4f0615f63586cad86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafb119d6d1955d1b8c361e8140845ac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB2 peripheral reset.  <a href="#gafb119d6d1955d1b8c361e8140845ac5a">More...</a><br/></td></tr>
<tr class="separator:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB3Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee44f159a1ca9ebdd7117bff387cd592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB3 peripheral reset.  <a href="#gaee44f159a1ca9ebdd7117bff387cd592">More...</a><br/></td></tr>
<tr class="separator:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.  <a href="#ga5cd0d5adbc7496d7005b208bd19ce255">More...</a><br/></td></tr>
<tr class="separator:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.  <a href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">More...</a><br/></td></tr>
<tr class="separator:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHB3Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.  <a href="#ga4e1df07cdfd81c068902d9d35fcc3911">More...</a><br/></td></tr>
<tr class="separator:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd64badb84768cbcf19e241cadff50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga84dd64badb84768cbcf19e241cadff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="#ga84dd64badb84768cbcf19e241cadff50">More...</a><br/></td></tr>
<tr class="separator:ga84dd64badb84768cbcf19e241cadff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">More...</a><br/></td></tr>
<tr class="separator:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Peripheral clocks configuration functions. </p>
<pre class="fragment"> ===============================================================================
            ##### Peripheral clocks configuration functions #####
 ===============================================================================  
    [..] This section provide functions allowing to configure the Peripheral clocks. 
         (#) The RTC clock which is derived from the LSE, LSI or  HSE_Div32 
             (HSE divided by 32).
         (#) After restart from Reset or wakeup from STANDBY, all peripherals are 
             off except internal SRAM, Flash and SWD. Before to start using 
             a peripheral you have to enable its interface clock. You can do this 
             using RCC_AHBPeriphClockCmd(), RCC_APB2PeriphClockCmd() 
             and RCC_APB1PeriphClockCmd() functions.
         (#) To reset the peripherals configuration (to the default state after 
             device reset) you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() 
             and RCC_APB1PeriphResetCmd() functions.
</pre><pre class="fragment"> ===============================================================================
                   Peripheral clocks configuration functions
 ===============================================================================  

  This section provide functions allowing to configure the Peripheral clocks. 
  
  1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
     
  2. After restart from Reset or wakeup from STANDBY, all peripherals are off
     except internal SRAM, Flash and JTAG. Before to start using a peripheral you
     have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
     , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.

  3. To reset the peripherals configuration (to the default state after device reset)
     you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
     RCC_APB1PeriphResetCmd() functions.
     
  4. To further reduce power consumption in SLEEP mode the peripheral clocks can
     be disabled prior to executing the WFI or WFE instructions. You can do this
     using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
     RCC_APB1PeriphClockLPModeCmd() functions.  </pre> <h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad90a1c680d25567cfbd2221f735283d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_ADCCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_PLLCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the ADC clock (ADCCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLCLK,:</td><td>defines the ADC clock divider. This clock is derived from the PLL Clock. This parameter can be one of the following values: <ul>
<li>RCC_ADC12PLLCLK_OFF: ADC12 clock disabled </li>
<li>RCC_ADC12PLLCLK_Div1: ADC12 clock = PLLCLK/1 </li>
<li>RCC_ADC12PLLCLK_Div2: ADC12 clock = PLLCLK/2 </li>
<li>RCC_ADC12PLLCLK_Div4: ADC12 clock = PLLCLK/4 </li>
<li>RCC_ADC12PLLCLK_Div6: ADC12 clock = PLLCLK/6 </li>
<li>RCC_ADC12PLLCLK_Div8: ADC12 clock = PLLCLK/8 </li>
<li>RCC_ADC12PLLCLK_Div10: ADC12 clock = PLLCLK/10 </li>
<li>RCC_ADC12PLLCLK_Div12: ADC12 clock = PLLCLK/12 </li>
<li>RCC_ADC12PLLCLK_Div16: ADC12 clock = PLLCLK/16 </li>
<li>RCC_ADC12PLLCLK_Div32: ADC12 clock = PLLCLK/32 </li>
<li>RCC_ADC12PLLCLK_Div64: ADC12 clock = PLLCLK/64 </li>
<li>RCC_ADC12PLLCLK_Div128: ADC12 clock = PLLCLK/128 </li>
<li>RCC_ADC12PLLCLK_Div256: ADC12 clock = PLLCLK/256 </li>
<li>RCC_ADC34PLLCLK_OFF: ADC34 clock disabled </li>
<li>RCC_ADC34PLLCLK_Div1: ADC34 clock = PLLCLK/1 </li>
<li>RCC_ADC34PLLCLK_Div2: ADC34 clock = PLLCLK/2 </li>
<li>RCC_ADC34PLLCLK_Div4: ADC34 clock = PLLCLK/4 </li>
<li>RCC_ADC34PLLCLK_Div6: ADC34 clock = PLLCLK/6 </li>
<li>RCC_ADC34PLLCLK_Div8: ADC34 clock = PLLCLK/8 </li>
<li>RCC_ADC34PLLCLK_Div10: ADC34 clock = PLLCLK/10 </li>
<li>RCC_ADC34PLLCLK_Div12: ADC34 clock = PLLCLK/12 </li>
<li>RCC_ADC34PLLCLK_Div16: ADC34 clock = PLLCLK/16 </li>
<li>RCC_ADC34PLLCLK_Div32: ADC34 clock = PLLCLK/32 </li>
<li>RCC_ADC34PLLCLK_Div64: ADC34 clock = PLLCLK/64 </li>
<li>RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128 </li>
<li>RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01106">1106</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga80c89116820d48bb38db2e7d5e5a49b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01091">1091</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cd0d5adbc7496d7005b208bd19ce255"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01461">1461</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7c450567f4731d4f0615f63586cad86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB1 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB1Periph,:</td><td>specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock</li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01279">1279</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaadffedbd87e796f01d9776b8ee01ff5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01123">1123</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ac5bb9676ae9b48e50d6a95de922ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01493">1493</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafb119d6d1955d1b8c361e8140845ac5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB2 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB2Periph,:</td><td>specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01308">1308</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4eb8c119f2e9bf2bd2e042d27f151338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB3PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB3Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB3 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC </td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01150">1150</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e1df07cdfd81c068902d9d35fcc3911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB3PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB3Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC </td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01520">1520</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaee44f159a1ca9ebdd7117bff387cd592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHB3PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHB3Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB3 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB3Periph,:</td><td>specifies the AHB3 peripheral to reset. This parameter must be: RCC_AHB3Periph_FSMC </td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01332">1332</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae0b30d8598b8393bdba9c3fefba3a968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHBPeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHBPeriph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHBPeriph_GPIOA </li>
<li>RCC_AHBPeriph_GPIOB </li>
<li>RCC_AHBPeriph_GPIOC </li>
<li>RCC_AHBPeriph_GPIOD </li>
<li>RCC_AHBPeriph_GPIOE </li>
<li>RCC_AHBPeriph_GPIOF </li>
<li>RCC_AHBPeriph_TS </li>
<li>RCC_AHBPeriph_CRC </li>
<li>RCC_AHBPeriph_FLITF (has effect only when the Flash memory is in power down mode) </li>
<li>RCC_AHBPeriph_SRAM </li>
<li>RCC_AHBPeriph_DMA2 </li>
<li>RCC_AHBPeriph_DMA1 </li>
<li>RCC_AHBPeriph_ADC34 </li>
<li>RCC_AHBPeriph_ADC12 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01369">1369</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d6761fbffe7e916c7aa043cabde180a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHBPeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHBPeriph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHBPeriph_GPIOA </li>
<li>RCC_AHBPeriph_GPIOB </li>
<li>RCC_AHBPeriph_GPIOC </li>
<li>RCC_AHBPeriph_GPIOD </li>
<li>RCC_AHBPeriph_GPIOE </li>
<li>RCC_AHBPeriph_GPIOF </li>
<li>RCC_AHBPeriph_TS </li>
<li>RCC_AHBPeriph_ADC34 </li>
<li>RCC_AHBPeriph_ADC12 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01482">1482</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaee7cc5d73af7fe1986fceff8afd3973e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Low Speed APB (APB1) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2 </li>
<li>RCC_APB1Periph_TIM3 </li>
<li>RCC_APB1Periph_TIM4 </li>
<li>RCC_APB1Periph_TIM6 </li>
<li>RCC_APB1Periph_TIM7 </li>
<li>RCC_APB1Periph_WWDG </li>
<li>RCC_APB1Periph_SPI2 </li>
<li>RCC_APB1Periph_SPI3 </li>
<li>RCC_APB1Periph_USART2 </li>
<li>RCC_APB1Periph_USART3 </li>
<li>RCC_APB1Periph_UART4 </li>
<li>RCC_APB1Periph_UART5 </li>
<li>RCC_APB1Periph_I2C1 </li>
<li>RCC_APB1Periph_I2C2 </li>
<li>RCC_APB1Periph_USB </li>
<li>RCC_APB1Periph_CAN1 </li>
<li>RCC_APB1Periph_PWR </li>
<li>RCC_APB1Periph_DAC </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01449">1449</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga84dd64badb84768cbcf19e241cadff50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01570">1570</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab197ae4369c10b92640a733b40ed2801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases Low Speed APB (APB1) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2 </li>
<li>RCC_APB1Periph_TIM3 </li>
<li>RCC_APB1Periph_TIM4 </li>
<li>RCC_APB1Periph_TIM6 </li>
<li>RCC_APB1Periph_TIM7 </li>
<li>RCC_APB1Periph_WWDG </li>
<li>RCC_APB1Periph_SPI2 </li>
<li>RCC_APB1Periph_SPI3 </li>
<li>RCC_APB1Periph_USART2 </li>
<li>RCC_APB1Periph_USART3 </li>
<li>RCC_APB1Periph_UART4 </li>
<li>RCC_APB1Periph_UART5 </li>
<li>RCC_APB1Periph_I2C1 </li>
<li>RCC_APB1Periph_I2C2 </li>
<li>RCC_APB1Periph_USB </li>
<li>RCC_APB1Periph_CAN1 </li>
<li>RCC_APB1Periph_PWR </li>
<li>RCC_APB1Periph_DAC </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01556">1556</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga56ff55caf8d835351916b40dd030bc87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the High Speed APB (APB2) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_SYSCFG </li>
<li>RCC_APB2Periph_SPI1 </li>
<li>RCC_APB2Periph_USART1 </li>
<li>RCC_APB2Periph_TIM15 </li>
<li>RCC_APB2Periph_TIM16 </li>
<li>RCC_APB2Periph_TIM17 </li>
<li>RCC_APB2Periph_TIM1 </li>
<li>RCC_APB2Periph_TIM8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01404">1404</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga30365b9e0b4c5d7e98c2675c862ddd7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01610">1610</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad94553850ac07106a27ee85fec37efdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases High Speed APB (APB2) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_SYSCFG </li>
<li>RCC_APB2Periph_SPI1 </li>
<li>RCC_APB2Periph_USART1 </li>
<li>RCC_APB2Periph_TIM15 </li>
<li>RCC_APB2Periph_TIM16 </li>
<li>RCC_APB2Periph_TIM17 </li>
<li>RCC_APB2Periph_TIM1 </li>
<li>RCC_APB2Periph_TIM8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01514">1514</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga636c3b72f35391e67f12a551b15fa54a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_BackupResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases the Backup domain reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_BDCR register. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01336">1336</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga66b58739422650e402e3221fa5510c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_I2CCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_I2CCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the I2C clock (I2CCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_I2CCLK,:</td><td>defines the I2C clock source. This clock is derived from the HSI or System clock. This parameter can be one of the following values: <ul>
<li>RCC_I2CxCLK_HSI: I2Cx clock = HSI </li>
<li>RCC_I2CxCLK_SYSCLK: I2Cx clock = System Clock (x can be 1 or 2). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01139">1139</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c56f8529988fcc8f4dbffbc1bab27d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_I2SCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_I2SCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the I2S clock source (I2SCLK). </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the SPI2 and SPI3 clocks. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_I2SCLKSource,:</td><td>specifies the I2S clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2S2CLKSource_SYSCLK: SYSCLK clock used as I2S clock source </li>
<li>RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin used as I2S clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the I2S APB clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_I2SCLKSource,:</td><td>specifies the I2S clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source </li>
<li>RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin used as I2S clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01304">1304</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9802f84846df2cea8e369234ed13b159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_RTCCLKCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the RTC clock. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the RTC clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01320">1320</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1473d8a5a020642966359611c44181b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_RTCCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_RTCCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the RTC is reset using RCC_BackupResetCmd function, or by a Power On Reset (POR)</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource,:</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Div32: HSE divided by 32 selected as RTC clock</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 2MHz (when using HSE as RTC clock source). </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the Backup domain is reset using <a class="el" href="group___r_c_c___exported___functions.html#ga636c3b72f35391e67f12a551b15fa54a" title="Forces or releases the Backup domain reset.">RCC_BackupResetCmd()</a> function, or by a Power On Reset (POR).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource,:</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01285">1285</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0763c5e329e66734b062fcc13d35d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_TIMCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_TIMCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIM1 and TIM8 clock sources(TIMCLK). </p>
<dl class="section note"><dt>Note</dt><dd>The configuration of the TIMx clock source is only possible when the SYSCLK = PLL and HCLK and PCLK2 clocks are not divided in respect to SYSCLK </dd>
<dd>
If one of the previous conditions is missed, the TIM clock source configuration is lost and calling again this function becomes mandatory. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_TIMCLK,:</td><td>defines the TIMx clock source. This parameter can be one of the following values: <ul>
<li>RCC_TIMxCLK_HCLK: TIMx clock = APB high speed clock (doubled frequency when prescaled) </li>
<li>RCC_TIMxCLK_PLLCLK: TIMx clock = PLL output (running up to 144 MHz) (x can be 1 or 8). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01175">1175</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d2c34ecdf16a77b6975ad69525aa7cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_USARTCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_USARTCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the USART clock (USARTCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_USARTCLK,:</td><td>defines the USART clock source. This clock is derived from the HSI or System clock. This parameter can be one of the following values: <ul>
<li>RCC_USARTxCLK_PCLK: USART clock = APB Clock (PCLK) </li>
<li>RCC_USARTxCLK_SYSCLK: USART clock = System Clock </li>
<li>RCC_USARTxCLK_LSE: USART clock = LSE Clock </li>
<li>RCC_USARTxCLK_HSI: USART clock = HSI Clock (x can be 1, 2, 3, 4 or 5). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01209">1209</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga895b3ff3d143c990f1cd0146aa260081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_USBCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_USBCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the USB clock (USBCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_USBCLKSource,:</td><td>specifies the USB clock source. This clock is derived from the PLL output. This parameter can be one of the following values: <ul>
<li>RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB clock source </li>
<li>RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01254">1254</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.3.1 </li>
  </ul>
</div>
</body>
</html>
