#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct  7 18:30:54 2015
# Process ID: 15979
# Log file: /home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.runs/synth_1/multi_top.vds
# Journal file: /home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source multi_top.tcl -notrace
Command: synth_design -top multi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 945.418 ; gain = 140.520 ; free physical = 5286 ; free virtual = 15021
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multi_top' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:43]
	Parameter N bound to: 12 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'serial_mult' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:14' bound to instance 'multiplier' of component 'serial_mult' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'serial_mult' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:24]
	Parameter N bound to: 12 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 20 - type: integer 
	Parameter DIR bound to: LEFT - type: string 
INFO: [Synth 8-3491] module 'shiftregleft' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregleft.vhd:19' bound to instance 'rA' of component 'shiftregleft' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:72]
INFO: [Synth 8-638] synthesizing module 'shiftregleft' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregleft.vhd:29]
	Parameter N bound to: 20 - type: integer 
	Parameter DIR bound to: LEFT - type: string 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregleft.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'shiftregleft' (1#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregleft.vhd:29]
	Parameter N bound to: 8 - type: integer 
	Parameter DIR bound to: RIGHT - type: string 
INFO: [Synth 8-3491] module 'shiftregright' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregright.vhd:19' bound to instance 'rB' of component 'shiftregright' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:77]
INFO: [Synth 8-638] synthesizing module 'shiftregright' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregright.vhd:29]
	Parameter N bound to: 8 - type: integer 
	Parameter DIR bound to: RIGHT - type: string 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregright.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'shiftregright' (2#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/shiftregright.vhd:29]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:14' bound to instance 'ga' of component 'my_addsub' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:92]
INFO: [Synth 8-638] synthesizing module 'my_addsub' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fulladd' (3#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:19]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub' (4#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:23]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_rege' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_rege.vhd:17' bound to instance 'rP' of component 'my_rege' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:96]
INFO: [Synth 8-638] synthesizing module 'my_rege' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_rege.vhd:25]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_rege' (5#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_rege.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'serial_mult' (6#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/serial_mult.vhd:24]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:14' bound to instance 'addA' of component 'my_addsub' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized1' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:23]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized1' (6#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:14' bound to instance 'addB' of component 'my_addsub' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'my_addsub__parameterized3' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-3491] module 'fulladd' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/fulladder.vhd:14' bound to instance 'fi' of component 'fulladd' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_addsub__parameterized3' (6#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:23]
INFO: [Synth 8-3491] module 'D_latch' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/D_latch.vhd:34' bound to instance 'ddlatch' of component 'D_latch' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'D_latch' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/D_latch.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'D_latch' (7#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/D_latch.vhd:44]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'my_addsub' declared at '/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/my_addsub.vhd:14' bound to instance 'add3' of component 'my_addsub' [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'multi_top' (8#1) [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/homework2_v2/homework2_v2.srcs/sources_1/new/multi_top.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 980.707 ; gain = 175.809 ; free physical = 5248 ; free virtual = 14984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 980.707 ; gain = 175.809 ; free physical = 5248 ; free virtual = 14984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'E'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'E'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[0]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[0]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[1]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[1]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[2]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[2]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[3]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[3]'. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/akcopema/Documents/ECE495/Homework/Homework2_llmoca/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.160 ; gain = 0.000 ; free physical = 5059 ; free virtual = 14795
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5059 ; free virtual = 14795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5059 ; free virtual = 14795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5059 ; free virtual = 14795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5056 ; free virtual = 14791
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 60    
	   2 Input      1 Bit         XORs := 65    
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multi_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module shiftregleft 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module shiftregright 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fulladd 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module my_addsub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module my_rege 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module serial_mult 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module my_addsub__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module my_addsub__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module D_latch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5056 ; free virtual = 14791
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5050 ; free virtual = 14785
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5050 ; free virtual = 14785

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5034 ; free virtual = 14769
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5034 ; free virtual = 14769

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 5034 ; free virtual = 14769
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4997 ; free virtual = 14733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4997 ; free virtual = 14733
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    15|
|4     |LUT3 |    10|
|5     |LUT4 |    22|
|6     |LUT5 |    43|
|7     |LUT6 |    54|
|8     |FDCE |    51|
|9     |IBUF |    23|
|10    |OBUF |    21|
+------+-----+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |   241|
|2     |  ddlatch    |D_latch       |     2|
|3     |  multiplier |serial_mult   |   194|
|4     |    rA       |shiftregleft  |    65|
|5     |    rB       |shiftregright |    30|
|6     |    rP       |my_rege       |    97|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.160 ; gain = 59.289 ; free physical = 4979 ; free virtual = 14714
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.160 ; gain = 512.262 ; free physical = 4979 ; free virtual = 14714
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1318.160 ; gain = 404.742 ; free physical = 4979 ; free virtual = 14714
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1350.180 ; gain = 0.000 ; free physical = 4978 ; free virtual = 14713
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 18:31:13 2015...
