// Seed: 1403244990
`define pp_3 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  assign id_1 = 1 ? "" - "" <= id_0 : 1;
endmodule
