# Copyright (c) 2011-2023 Columbia University, System Level Design Group
# SPDX-License-Identifier: Apache-2.0
#-----------------------------------------------------------
#              MIG-TA1                                     -
#-----------------------------------------------------------

# {ta1_eb1_CLK_IN_P}
set_property PACKAGE_PIN AR48 [get_ports {c0_sys_clk_p}]
# {ta1_eb1_CLK_IN_N}
set_property PACKAGE_PIN AT48 [get_ports {c0_sys_clk_n}]
# {ta1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN AR43 [get_ports {c0_ddr4_act_n}]
# {ta1_eb1_DDR4_A0}
set_property PACKAGE_PIN AU52 [get_ports {c0_ddr4_adr[0]}]
# {ta1_eb1_DDR4_A1}
set_property PACKAGE_PIN AV52 [get_ports {c0_ddr4_adr[1]}]
# {ta1_eb1_DDR4_A2}
set_property PACKAGE_PIN AV53 [get_ports {c0_ddr4_adr[2]}]
# {ta1_eb1_DDR4_A3}
set_property PACKAGE_PIN AV54 [get_ports {c0_ddr4_adr[3]}]
# {ta1_eb1_DDR4_A4}
set_property PACKAGE_PIN AR53 [get_ports {c0_ddr4_adr[4]}]
# {ta1_eb1_DDR4_A5}
set_property PACKAGE_PIN AT53 [get_ports {c0_ddr4_adr[5]}]
# {ta1_eb1_DDR4_A6}
set_property PACKAGE_PIN AP53 [get_ports {c0_ddr4_adr[6]}]
# {ta1_eb1_DDR4_A7}
set_property PACKAGE_PIN AP54 [get_ports {c0_ddr4_adr[7]}]
# {ta1_eb1_DDR4_A8}
set_property PACKAGE_PIN AR52 [get_ports {c0_ddr4_adr[8]}]
# {ta1_eb1_DDR4_A9}
set_property PACKAGE_PIN AT52 [get_ports {c0_ddr4_adr[9]}]
# {ta1_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN AP49 [get_ports {c0_ddr4_adr[10]}]
# {ta1_eb1_DDR4_A11}
set_property PACKAGE_PIN AP50 [get_ports {c0_ddr4_adr[11]}]
# {ta1_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN AT50 [get_ports {c0_ddr4_adr[12]}]
# {ta1_eb1_DDR4_A13}
set_property PACKAGE_PIN AU50 [get_ports {c0_ddr4_adr[13]}]
# {ta1_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN AR50 [get_ports {c0_ddr4_adr[14]}]
# {ta1_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN AR51 [get_ports {c0_ddr4_adr[15]}]
# {ta1_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN AU51 [get_ports {c0_ddr4_adr[16]}]
# {ta1_eb1_DDR4_BA0}
set_property PACKAGE_PIN AV51 [get_ports {c0_ddr4_ba[0]}]
# {ta1_eb1_DDR4_BA1}
set_property PACKAGE_PIN AT49 [get_ports {c0_ddr4_ba[1]}]
# {ta1_eb1_DDR4_BG0}
set_property PACKAGE_PIN AU49 [get_ports {c0_ddr4_bg[0]}]
# {ta1_eb1_DDR4_BG1}
set_property PACKAGE_PIN AT43 [get_ports {c0_ddr4_bg[1]}]
# {ta1_eb1_DDR4_CK_C}
set_property PACKAGE_PIN AU54 [get_ports {c0_ddr4_ck_c[0]}]
# {ta1_eb1_DDR4_CK_T}
set_property PACKAGE_PIN AT54 [get_ports {c0_ddr4_ck_t[0]}]
# {ta1_eb1_DDR4_CKE}
set_property PACKAGE_PIN AV49 [get_ports {c0_ddr4_cke[0]}]
# {ta1_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN AP43 [get_ports {c0_ddr4_cke[1]}]
# {ta1_eb1_DDR4_CS_N}
set_property PACKAGE_PIN AP48 [get_ports {c0_ddr4_cs_n[0]}]
# {ta1_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN AN43 [get_ports {c0_ddr4_cs_n[1]}]
# {ta1_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN BC51 [get_ports {c0_ddr4_dm_dbi_n[0]}]
# {ta1_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN BB44 [get_ports {c0_ddr4_dm_dbi_n[1]}]
# {ta1_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN AM51 [get_ports {c0_ddr4_dm_dbi_n[2]}]
# {ta1_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN AM44 [get_ports {c0_ddr4_dm_dbi_n[3]}]
# {ta1_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN AY43 [get_ports {c0_ddr4_dm_dbi_n[4]}]
# {ta1_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN AU46 [get_ports {c0_ddr4_dm_dbi_n[5]}]
# {ta1_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN BB49 [get_ports {c0_ddr4_dm_dbi_n[6]}]
# {ta1_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN AL47 [get_ports {c0_ddr4_dm_dbi_n[7]}]
# {ta1_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN AN52 [get_ports {c0_ddr4_dm_dbi_n[8]}]
# {ta1_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN BB51 [get_ports {c0_ddr4_dq[0]}]
# {ta1_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN BB52 [get_ports {c0_ddr4_dq[1]}]
# {ta1_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN BA54 [get_ports {c0_ddr4_dq[2]}]
# {ta1_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN BB54 [get_ports {c0_ddr4_dq[3]}]
# {ta1_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN AY52 [get_ports {c0_ddr4_dq[4]}]
# {ta1_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN AY53 [get_ports {c0_ddr4_dq[5]}]
# {ta1_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN AW53 [get_ports {c0_ddr4_dq[6]}]
# {ta1_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN AW54 [get_ports {c0_ddr4_dq[7]}]
# {ta1_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN BA45 [get_ports {c0_ddr4_dq[8]}]
# {ta1_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN BB45 [get_ports {c0_ddr4_dq[9]}]
# {ta1_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BB46 [get_ports {c0_ddr4_dq[10]}]
# {ta1_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BC46 [get_ports {c0_ddr4_dq[11]}]
# {ta1_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN AY47 [get_ports {c0_ddr4_dq[12]}]
# {ta1_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN AY48 [get_ports {c0_ddr4_dq[13]}]
# {ta1_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN BA47 [get_ports {c0_ddr4_dq[14]}]
# {ta1_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN BA48 [get_ports {c0_ddr4_dq[15]}]
# {ta1_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN AJ48 [get_ports {c0_ddr4_dq[16]}]
# {ta1_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN AJ49 [get_ports {c0_ddr4_dq[17]}]
# {ta1_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN AL49 [get_ports {c0_ddr4_dq[18]}]
# {ta1_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN AM49 [get_ports {c0_ddr4_dq[19]}]
# {ta1_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN AJ51 [get_ports {c0_ddr4_dq[20]}]
# {ta1_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN AK51 [get_ports {c0_ddr4_dq[21]}]
# {ta1_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN AL50 [get_ports {c0_ddr4_dq[22]}]
# {ta1_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN AM50 [get_ports {c0_ddr4_dq[23]}]
# {ta1_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN AK41 [get_ports {c0_ddr4_dq[24]}]
# {ta1_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN AK42 [get_ports {c0_ddr4_dq[25]}]
# {ta1_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN AL42 [get_ports {c0_ddr4_dq[26]}]
# {ta1_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN AM42 [get_ports {c0_ddr4_dq[27]}]
# {ta1_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN AL44 [get_ports {c0_ddr4_dq[28]}]
# {ta1_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN AL45 [get_ports {c0_ddr4_dq[29]}]
# {ta1_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN AJ43 [get_ports {c0_ddr4_dq[30]}]
# {ta1_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN AJ44 [get_ports {c0_ddr4_dq[31]}]
# {ta1_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN AV44 [get_ports {c0_ddr4_dq[32]}]
# {ta1_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN AW45 [get_ports {c0_ddr4_dq[33]}]
# {ta1_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN AW43 [get_ports {c0_ddr4_dq[34]}]
# {ta1_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN AW44 [get_ports {c0_ddr4_dq[35]}]
# {ta1_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN AV46 [get_ports {c0_ddr4_dq[36]}]
# {ta1_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN AW46 [get_ports {c0_ddr4_dq[37]}]
# {ta1_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN AY45 [get_ports {c0_ddr4_dq[38]}]
# {ta1_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN AY46 [get_ports {c0_ddr4_dq[39]}]
# {ta1_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN AR47 [get_ports {c0_ddr4_dq[40]}]
# {ta1_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN AT47 [get_ports {c0_ddr4_dq[41]}]
# {ta1_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN AT44 [get_ports {c0_ddr4_dq[42]}]
# {ta1_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN AT45 [get_ports {c0_ddr4_dq[43]}]
# {ta1_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN AU44 [get_ports {c0_ddr4_dq[44]}]
# {ta1_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN AU45 [get_ports {c0_ddr4_dq[45]}]
# {ta1_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN AP45 [get_ports {c0_ddr4_dq[46]}]
# {ta1_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN AP46 [get_ports {c0_ddr4_dq[47]}]
# {ta1_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN AV47 [get_ports {c0_ddr4_dq[48]}]
# {ta1_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN AV48 [get_ports {c0_ddr4_dq[49]}]
# {ta1_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN AW48 [get_ports {c0_ddr4_dq[50]}]
# {ta1_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN AW49 [get_ports {c0_ddr4_dq[51]}]
# {ta1_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN BA49 [get_ports {c0_ddr4_dq[52]}]
# {ta1_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN BA50 [get_ports {c0_ddr4_dq[53]}]
# {ta1_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN AY50 [get_ports {c0_ddr4_dq[54]}]
# {ta1_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN AY51 [get_ports {c0_ddr4_dq[55]}]
# {ta1_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN AK47 [get_ports {c0_ddr4_dq[56]}]
# {ta1_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN AK48 [get_ports {c0_ddr4_dq[57]}]
# {ta1_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN AJ45 [get_ports {c0_ddr4_dq[58]}]
# {ta1_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN AJ46 [get_ports {c0_ddr4_dq[59]}]
# {ta1_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN AM46 [get_ports {c0_ddr4_dq[60]}]
# {ta1_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN AM47 [get_ports {c0_ddr4_dq[61]}]
# {ta1_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN AN46 [get_ports {c0_ddr4_dq[62]}]
# {ta1_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN AN47 [get_ports {c0_ddr4_dq[63]}]
# {ta1_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN AL53 [get_ports {c0_ddr4_dq[64]}]
# {ta1_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN AL54 [get_ports {c0_ddr4_dq[65]}]
# {ta1_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN AJ53 [get_ports {c0_ddr4_dq[66]}]
# {ta1_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN AK53 [get_ports {c0_ddr4_dq[67]}]
# {ta1_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN AM54 [get_ports {c0_ddr4_dq[68]}]
# {ta1_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN AN54 [get_ports {c0_ddr4_dq[69]}]
# {ta1_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN AK52 [get_ports {c0_ddr4_dq[70]}]
# {ta1_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN AL52 [get_ports {c0_ddr4_dq[71]}]
# {ta1_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN BA53 [get_ports {c0_ddr4_dqs_c[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BC47 [get_ports {c0_ddr4_dqs_c[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN AK50 [get_ports {c0_ddr4_dqs_c[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN AL43 [get_ports {c0_ddr4_dqs_c[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN AV43 [get_ports {c0_ddr4_dqs_c[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN AR46 [get_ports {c0_ddr4_dqs_c[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN AW51 [get_ports {c0_ddr4_dqs_c[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN AK46 [get_ports {c0_ddr4_dqs_c[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN AJ54 [get_ports {c0_ddr4_dqs_c[8]}]
# {ta1_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN BA52 [get_ports {c0_ddr4_dqs_t[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BB47 [get_ports {c0_ddr4_dqs_t[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN AJ50 [get_ports {c0_ddr4_dqs_t[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN AK43 [get_ports {c0_ddr4_dqs_t[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN AV42 [get_ports {c0_ddr4_dqs_t[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN AR45 [get_ports {c0_ddr4_dqs_t[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN AW50 [get_ports {c0_ddr4_dqs_t[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN AK45 [get_ports {c0_ddr4_dqs_t[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN AH54 [get_ports {c0_ddr4_dqs_t[8]}]
# {ta1_eb1_DDR4_ODT}
set_property PACKAGE_PIN AN42 [get_ports {c0_ddr4_odt[0]}]
# {ta1_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN AN44 [get_ports {c0_ddr4_odt[1]}]
# {ta1_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN AT42 [get_ports {c0_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TA2                                     -
#-----------------------------------------------------------

# {ta2_eb1_CLK_IN_P}
set_property PACKAGE_PIN BD20 [get_ports {c1_sys_clk_p}]
# {ta2_eb1_CLK_IN_N}
set_property PACKAGE_PIN BD19 [get_ports {c1_sys_clk_n}]
# {ta2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN AW18 [get_ports {c1_ddr4_act_n}]
# {ta2_eb1_DDR4_A0}
set_property PACKAGE_PIN BF20 [get_ports {c1_ddr4_adr[0]}]
# {ta2_eb1_DDR4_A1}
set_property PACKAGE_PIN BG20 [get_ports {c1_ddr4_adr[1]}]
# {ta2_eb1_DDR4_A2}
set_property PACKAGE_PIN BJ20 [get_ports {c1_ddr4_adr[2]}]
# {ta2_eb1_DDR4_A3}
set_property PACKAGE_PIN BJ19 [get_ports {c1_ddr4_adr[3]}]
# {ta2_eb1_DDR4_A4}
set_property PACKAGE_PIN BG19 [get_ports {c1_ddr4_adr[4]}]
# {ta2_eb1_DDR4_A5}
set_property PACKAGE_PIN BH19 [get_ports {c1_ddr4_adr[5]}]
# {ta2_eb1_DDR4_A6}
set_property PACKAGE_PIN BG17 [get_ports {c1_ddr4_adr[6]}]
# {ta2_eb1_DDR4_A7}
set_property PACKAGE_PIN BH17 [get_ports {c1_ddr4_adr[7]}]
# {ta2_eb1_DDR4_A8}
set_property PACKAGE_PIN BG16 [get_ports {c1_ddr4_adr[8]}]
# {ta2_eb1_DDR4_A9}
set_property PACKAGE_PIN BH16 [get_ports {c1_ddr4_adr[9]}]
# {ta2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN BC17 [get_ports {c1_ddr4_adr[10]}]
# {ta2_eb1_DDR4_A11}
set_property PACKAGE_PIN BC16 [get_ports {c1_ddr4_adr[11]}]
# {ta2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN BE17 [get_ports {c1_ddr4_adr[12]}]
# {ta2_eb1_DDR4_A13}
set_property PACKAGE_PIN BF17 [get_ports {c1_ddr4_adr[13]}]
# {ta2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN BD16 [get_ports {c1_ddr4_adr[14]}]
# {ta2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN BE16 [get_ports {c1_ddr4_adr[15]}]
# {ta2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN BF19 [get_ports {c1_ddr4_adr[16]}]
# {ta2_eb1_DDR4_BA0}
set_property PACKAGE_PIN BF18 [get_ports {c1_ddr4_ba[0]}]
# {ta2_eb1_DDR4_BA1}
set_property PACKAGE_PIN BD18 [get_ports {c1_ddr4_ba[1]}]
# {ta2_eb1_DDR4_BG0}
set_property PACKAGE_PIN BE18 [get_ports {c1_ddr4_bg[0]}]
# {ta2_eb1_DDR4_BG1}
set_property PACKAGE_PIN AW19 [get_ports {c1_ddr4_bg[1]}]
# {ta2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN BJ18 [get_ports {c1_ddr4_ck_c[0]}]
# {ta2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN BH18 [get_ports {c1_ddr4_ck_t[0]}]
# {ta2_eb1_DDR4_CKE}
set_property PACKAGE_PIN BE20 [get_ports {c1_ddr4_cke[0]}]
# {ta2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN AT20 [get_ports {c1_ddr4_cke[1]}]
# {ta2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN BB17 [get_ports {c1_ddr4_cs_n[0]}]
# {ta2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN AT19 [get_ports {c1_ddr4_cs_n[1]}]
# {ta2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN BH21 [get_ports {c1_ddr4_dm_dbi_n[0]}]
# {ta2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN BD21 [get_ports {c1_ddr4_dm_dbi_n[1]}]
# {ta2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN BD15 [get_ports {c1_ddr4_dm_dbi_n[2]}]
# {ta2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN AU16 [get_ports {c1_ddr4_dm_dbi_n[3]}]
# {ta2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN AU22 [get_ports {c1_ddr4_dm_dbi_n[4]}]
# {ta2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN BA19 [get_ports {c1_ddr4_dm_dbi_n[5]}]
# {ta2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN AY23 [get_ports {c1_ddr4_dm_dbi_n[6]}]
# {ta2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN BA15 [get_ports {c1_ddr4_dm_dbi_n[7]}]
# {ta2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN BH11 [get_ports {c1_ddr4_dm_dbi_n[8]}]
# {ta2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN BG22 [get_ports {c1_ddr4_dq[0]}]
# {ta2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN BH22 [get_ports {c1_ddr4_dq[1]}]
# {ta2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN BH23 [get_ports {c1_ddr4_dq[2]}]
# {ta2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN BJ23 [get_ports {c1_ddr4_dq[3]}]
# {ta2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN BF25 [get_ports {c1_ddr4_dq[4]}]
# {ta2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN BG25 [get_ports {c1_ddr4_dq[5]}]
# {ta2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN BG24 [get_ports {c1_ddr4_dq[6]}]
# {ta2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN BH24 [get_ports {c1_ddr4_dq[7]}]
# {ta2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN BF24 [get_ports {c1_ddr4_dq[8]}]
# {ta2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN BF23 [get_ports {c1_ddr4_dq[9]}]
# {ta2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BE22 [get_ports {c1_ddr4_dq[10]}]
# {ta2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BF22 [get_ports {c1_ddr4_dq[11]}]
# {ta2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN BC23 [get_ports {c1_ddr4_dq[12]}]
# {ta2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN BC22 [get_ports {c1_ddr4_dq[13]}]
# {ta2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN BC24 [get_ports {c1_ddr4_dq[14]}]
# {ta2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN BD24 [get_ports {c1_ddr4_dq[15]}]
# {ta2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN BC14 [get_ports {c1_ddr4_dq[16]}]
# {ta2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN BC13 [get_ports {c1_ddr4_dq[17]}]
# {ta2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN BD14 [get_ports {c1_ddr4_dq[18]}]
# {ta2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN BD13 [get_ports {c1_ddr4_dq[19]}]
# {ta2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN BE13 [get_ports {c1_ddr4_dq[20]}]
# {ta2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN BE12 [get_ports {c1_ddr4_dq[21]}]
# {ta2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN BF13 [get_ports {c1_ddr4_dq[22]}]
# {ta2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN BF12 [get_ports {c1_ddr4_dq[23]}]
# {ta2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN AV13 [get_ports {c1_ddr4_dq[24]}]
# {ta2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN AW13 [get_ports {c1_ddr4_dq[25]}]
# {ta2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN AT15 [get_ports {c1_ddr4_dq[26]}]
# {ta2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN AU15 [get_ports {c1_ddr4_dq[27]}]
# {ta2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN AT14 [get_ports {c1_ddr4_dq[28]}]
# {ta2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN AU14 [get_ports {c1_ddr4_dq[29]}]
# {ta2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN AV14 [get_ports {c1_ddr4_dq[30]}]
# {ta2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN AW14 [get_ports {c1_ddr4_dq[31]}]
# {ta2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN AW25 [get_ports {c1_ddr4_dq[32]}]
# {ta2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN AW24 [get_ports {c1_ddr4_dq[33]}]
# {ta2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN AV23 [get_ports {c1_ddr4_dq[34]}]
# {ta2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN AW23 [get_ports {c1_ddr4_dq[35]}]
# {ta2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN AU24 [get_ports {c1_ddr4_dq[36]}]
# {ta2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN AV24 [get_ports {c1_ddr4_dq[37]}]
# {ta2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN AT23 [get_ports {c1_ddr4_dq[38]}]
# {ta2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN AT22 [get_ports {c1_ddr4_dq[39]}]
# {ta2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN BC19 [get_ports {c1_ddr4_dq[40]}]
# {ta2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN BC18 [get_ports {c1_ddr4_dq[41]}]
# {ta2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN BA20 [get_ports {c1_ddr4_dq[42]}]
# {ta2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN BB20 [get_ports {c1_ddr4_dq[43]}]
# {ta2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN AY18 [get_ports {c1_ddr4_dq[44]}]
# {ta2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN BA18 [get_ports {c1_ddr4_dq[45]}]
# {ta2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN AW20 [get_ports {c1_ddr4_dq[46]}]
# {ta2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN AY20 [get_ports {c1_ddr4_dq[47]}]
# {ta2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN BB21 [get_ports {c1_ddr4_dq[48]}]
# {ta2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN BC21 [get_ports {c1_ddr4_dq[49]}]
# {ta2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN BA22 [get_ports {c1_ddr4_dq[50]}]
# {ta2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN BB22 [get_ports {c1_ddr4_dq[51]}]
# {ta2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN BA24 [get_ports {c1_ddr4_dq[52]}]
# {ta2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN BB24 [get_ports {c1_ddr4_dq[53]}]
# {ta2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN AY25 [get_ports {c1_ddr4_dq[54]}]
# {ta2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN BA25 [get_ports {c1_ddr4_dq[55]}]
# {ta2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN BA14 [get_ports {c1_ddr4_dq[56]}]
# {ta2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN BB14 [get_ports {c1_ddr4_dq[57]}]
# {ta2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN AW15 [get_ports {c1_ddr4_dq[58]}]
# {ta2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN AY15 [get_ports {c1_ddr4_dq[59]}]
# {ta2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN AY13 [get_ports {c1_ddr4_dq[60]}]
# {ta2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN BA13 [get_ports {c1_ddr4_dq[61]}]
# {ta2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN AY12 [get_ports {c1_ddr4_dq[62]}]
# {ta2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN BA12 [get_ports {c1_ddr4_dq[63]}]
# {ta2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN BH13 [get_ports {c1_ddr4_dq[64]}]
# {ta2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN BJ13 [get_ports {c1_ddr4_dq[65]}]
# {ta2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN BG14 [get_ports {c1_ddr4_dq[66]}]
# {ta2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN BH14 [get_ports {c1_ddr4_dq[67]}]
# {ta2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN BF15 [get_ports {c1_ddr4_dq[68]}]
# {ta2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN BG15 [get_ports {c1_ddr4_dq[69]}]
# {ta2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN BJ15 [get_ports {c1_ddr4_dq[70]}]
# {ta2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN BJ14 [get_ports {c1_ddr4_dq[71]}]
# {ta2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN BJ24 [get_ports {c1_ddr4_dqs_c[0]}]
# {ta2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BE23 [get_ports {c1_ddr4_dqs_c[1]}]
# {ta2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN BC12 [get_ports {c1_ddr4_dqs_c[2]}]
# {ta2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN AU12 [get_ports {c1_ddr4_dqs_c[3]}]
# {ta2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN AU25 [get_ports {c1_ddr4_dqs_c[4]}]
# {ta2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN BA17 [get_ports {c1_ddr4_dqs_c[5]}]
# {ta2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN AY21 [get_ports {c1_ddr4_dqs_c[6]}]
# {ta2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN AY16 [get_ports {c1_ddr4_dqs_c[7]}]
# {ta2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN BH12 [get_ports {c1_ddr4_dqs_c[8]}]
# {ta2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN BJ25 [get_ports {c1_ddr4_dqs_t[0]}]
# {ta2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BD23 [get_ports {c1_ddr4_dqs_t[1]}]
# {ta2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN BB12 [get_ports {c1_ddr4_dqs_t[2]}]
# {ta2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN AT12 [get_ports {c1_ddr4_dqs_t[3]}]
# {ta2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN AT25 [get_ports {c1_ddr4_dqs_t[4]}]
# {ta2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN AY17 [get_ports {c1_ddr4_dqs_t[5]}]
# {ta2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN AY22 [get_ports {c1_ddr4_dqs_t[6]}]
# {ta2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN AW16 [get_ports {c1_ddr4_dqs_t[7]}]
# {ta2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN BG12 [get_ports {c1_ddr4_dqs_t[8]}]
# {ta2_eb1_DDR4_ODT}
set_property PACKAGE_PIN AV17 [get_ports {c1_ddr4_odt[0]}]
# {ta2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN AU19 [get_ports {c1_ddr4_odt[1]}]
# {ta2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN AV19 [get_ports {c1_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB1                                     -
#-----------------------------------------------------------

# {tb1_eb1_CLK_IN_P}
set_property PACKAGE_PIN N47 [get_ports {c2_sys_clk_p}]
# {tb1_eb1_CLK_IN_N}
set_property PACKAGE_PIN N48 [get_ports {c2_sys_clk_n}]
# {tb1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN M42 [get_ports {c2_ddr4_act_n}]
# {tb1_eb1_DDR4_A0}
set_property PACKAGE_PIN N53 [get_ports {c2_ddr4_adr[0]}]
# {tb1_eb1_DDR4_A1}
set_property PACKAGE_PIN N54 [get_ports {c2_ddr4_adr[1]}]
# {tb1_eb1_DDR4_A2}
set_property PACKAGE_PIN P53 [get_ports {c2_ddr4_adr[2]}]
# {tb1_eb1_DDR4_A3}
set_property PACKAGE_PIN P54 [get_ports {c2_ddr4_adr[3]}]
# {tb1_eb1_DDR4_A4}
set_property PACKAGE_PIN M51 [get_ports {c2_ddr4_adr[4]}]
# {tb1_eb1_DDR4_A5}
set_property PACKAGE_PIN M52 [get_ports {c2_ddr4_adr[5]}]
# {tb1_eb1_DDR4_A6}
set_property PACKAGE_PIN L52 [get_ports {c2_ddr4_adr[6]}]
# {tb1_eb1_DDR4_A7}
set_property PACKAGE_PIN L53 [get_ports {c2_ddr4_adr[7]}]
# {tb1_eb1_DDR4_A8}
set_property PACKAGE_PIN M54 [get_ports {c2_ddr4_adr[8]}]
# {tb1_eb1_DDR4_A9}
set_property PACKAGE_PIN L54 [get_ports {c2_ddr4_adr[9]}]
# {tb1_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN M50 [get_ports {c2_ddr4_adr[10]}]
# {tb1_eb1_DDR4_A11}
set_property PACKAGE_PIN L50 [get_ports {c2_ddr4_adr[11]}]
# {tb1_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN P49 [get_ports {c2_ddr4_adr[12]}]
# {tb1_eb1_DDR4_A13}
set_property PACKAGE_PIN N49 [get_ports {c2_ddr4_adr[13]}]
# {tb1_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN M49 [get_ports {c2_ddr4_adr[14]}]
# {tb1_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN L49 [get_ports {c2_ddr4_adr[15]}]
# {tb1_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN P50 [get_ports {c2_ddr4_adr[16]}]
# {tb1_eb1_DDR4_BA0}
set_property PACKAGE_PIN P51 [get_ports {c2_ddr4_ba[0]}]
# {tb1_eb1_DDR4_BA1}
set_property PACKAGE_PIN L48 [get_ports {c2_ddr4_ba[1]}]
# {tb1_eb1_DDR4_BG0}
set_property PACKAGE_PIN K48 [get_ports {c2_ddr4_bg[0]}]
# {tb1_eb1_DDR4_BG1}
set_property PACKAGE_PIN N43 [get_ports {c2_ddr4_bg[1]}]
# {tb1_eb1_DDR4_CK_C}
set_property PACKAGE_PIN N52 [get_ports {c2_ddr4_ck_c[0]}]
# {tb1_eb1_DDR4_CK_T}
set_property PACKAGE_PIN N51 [get_ports {c2_ddr4_ck_t[0]}]
# {tb1_eb1_DDR4_CKE}
set_property PACKAGE_PIN P48 [get_ports {c2_ddr4_cke[0]}]
# {tb1_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN M40 [get_ports {c2_ddr4_cke[1]}]
# {tb1_eb1_DDR4_CS_N}
set_property PACKAGE_PIN K47 [get_ports {c2_ddr4_cs_n[0]}]
# {tb1_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN P41 [get_ports {c2_ddr4_cs_n[1]}]
# {tb1_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN W53 [get_ports {c2_ddr4_dm_dbi_n[0]}]
# {tb1_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN W51 [get_ports {c2_ddr4_dm_dbi_n[1]}]
# {tb1_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN J48 [get_ports {c2_ddr4_dm_dbi_n[2]}]
# {tb1_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN K52 [get_ports {c2_ddr4_dm_dbi_n[3]}]
# {tb1_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN V43 [get_ports {c2_ddr4_dm_dbi_n[4]}]
# {tb1_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN N46 [get_ports {c2_ddr4_dm_dbi_n[5]}]
# {tb1_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN U47 [get_ports {c2_ddr4_dm_dbi_n[6]}]
# {tb1_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN G49 [get_ports {c2_ddr4_dm_dbi_n[7]}]
# {tb1_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN D50 [get_ports {c2_ddr4_dm_dbi_n[8]}]
# {tb1_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN R51 [get_ports {c2_ddr4_dq[0]}]
# {tb1_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN R52 [get_ports {c2_ddr4_dq[1]}]
# {tb1_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN V52 [get_ports {c2_ddr4_dq[2]}]
# {tb1_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN U52 [get_ports {c2_ddr4_dq[3]}]
# {tb1_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN T52 [get_ports {c2_ddr4_dq[4]}]
# {tb1_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN T53 [get_ports {c2_ddr4_dq[5]}]
# {tb1_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN V53 [get_ports {c2_ddr4_dq[6]}]
# {tb1_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN V54 [get_ports {c2_ddr4_dq[7]}]
# {tb1_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN U50 [get_ports {c2_ddr4_dq[8]}]
# {tb1_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN T50 [get_ports {c2_ddr4_dq[9]}]
# {tb1_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN W49 [get_ports {c2_ddr4_dq[10]}]
# {tb1_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN W50 [get_ports {c2_ddr4_dq[11]}]
# {tb1_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN V49 [get_ports {c2_ddr4_dq[12]}]
# {tb1_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN U49 [get_ports {c2_ddr4_dq[13]}]
# {tb1_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN T48 [get_ports {c2_ddr4_dq[14]}]
# {tb1_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN T49 [get_ports {c2_ddr4_dq[15]}]
# {tb1_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN F47 [get_ports {c2_ddr4_dq[16]}]
# {tb1_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN F48 [get_ports {c2_ddr4_dq[17]}]
# {tb1_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN H47 [get_ports {c2_ddr4_dq[18]}]
# {tb1_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN G47 [get_ports {c2_ddr4_dq[19]}]
# {tb1_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN H48 [get_ports {c2_ddr4_dq[20]}]
# {tb1_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN H49 [get_ports {c2_ddr4_dq[21]}]
# {tb1_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN J45 [get_ports {c2_ddr4_dq[22]}]
# {tb1_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN J46 [get_ports {c2_ddr4_dq[23]}]
# {tb1_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN J53 [get_ports {c2_ddr4_dq[24]}]
# {tb1_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN H53 [get_ports {c2_ddr4_dq[25]}]
# {tb1_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN K50 [get_ports {c2_ddr4_dq[26]}]
# {tb1_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN K51 [get_ports {c2_ddr4_dq[27]}]
# {tb1_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN J50 [get_ports {c2_ddr4_dq[28]}]
# {tb1_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN J51 [get_ports {c2_ddr4_dq[29]}]
# {tb1_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN H54 [get_ports {c2_ddr4_dq[30]}]
# {tb1_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN G54 [get_ports {c2_ddr4_dq[31]}]
# {tb1_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN T42 [get_ports {c2_ddr4_dq[32]}]
# {tb1_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN T43 [get_ports {c2_ddr4_dq[33]}]
# {tb1_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN V42 [get_ports {c2_ddr4_dq[34]}]
# {tb1_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN U42 [get_ports {c2_ddr4_dq[35]}]
# {tb1_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN R40 [get_ports {c2_ddr4_dq[36]}]
# {tb1_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN R41 [get_ports {c2_ddr4_dq[37]}]
# {tb1_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN U40 [get_ports {c2_ddr4_dq[38]}]
# {tb1_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN T40 [get_ports {c2_ddr4_dq[39]}]
# {tb1_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN M47 [get_ports {c2_ddr4_dq[40]}]
# {tb1_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN L47 [get_ports {c2_ddr4_dq[41]}]
# {tb1_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN M45 [get_ports {c2_ddr4_dq[42]}]
# {tb1_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN L45 [get_ports {c2_ddr4_dq[43]}]
# {tb1_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN M44 [get_ports {c2_ddr4_dq[44]}]
# {tb1_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN L44 [get_ports {c2_ddr4_dq[45]}]
# {tb1_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN P45 [get_ports {c2_ddr4_dq[46]}]
# {tb1_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN P46 [get_ports {c2_ddr4_dq[47]}]
# {tb1_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN V46 [get_ports {c2_ddr4_dq[48]}]
# {tb1_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN U46 [get_ports {c2_ddr4_dq[49]}]
# {tb1_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN U44 [get_ports {c2_ddr4_dq[50]}]
# {tb1_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN U45 [get_ports {c2_ddr4_dq[51]}]
# {tb1_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN R47 [get_ports {c2_ddr4_dq[52]}]
# {tb1_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN R48 [get_ports {c2_ddr4_dq[53]}]
# {tb1_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN R45 [get_ports {c2_ddr4_dq[54]}]
# {tb1_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN R46 [get_ports {c2_ddr4_dq[55]}]
# {tb1_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN G50 [get_ports {c2_ddr4_dq[56]}]
# {tb1_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN G51 [get_ports {c2_ddr4_dq[57]}]
# {tb1_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN F50 [get_ports {c2_ddr4_dq[58]}]
# {tb1_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN E50 [get_ports {c2_ddr4_dq[59]}]
# {tb1_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN E51 [get_ports {c2_ddr4_dq[60]}]
# {tb1_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN E52 [get_ports {c2_ddr4_dq[61]}]
# {tb1_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN F53 [get_ports {c2_ddr4_dq[62]}]
# {tb1_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN F54 [get_ports {c2_ddr4_dq[63]}]
# {tb1_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN D49 [get_ports {c2_ddr4_dq[64]}]
# {tb1_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN C49 [get_ports {c2_ddr4_dq[65]}]
# {tb1_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN D53 [get_ports {c2_ddr4_dq[66]}]
# {tb1_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN D54 [get_ports {c2_ddr4_dq[67]}]
# {tb1_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN C52 [get_ports {c2_ddr4_dq[68]}]
# {tb1_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN C53 [get_ports {c2_ddr4_dq[69]}]
# {tb1_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN B50 [get_ports {c2_ddr4_dq[70]}]
# {tb1_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN A50 [get_ports {c2_ddr4_dq[71]}]
# {tb1_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN T54 [get_ports {c2_ddr4_dqs_c[0]}]
# {tb1_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN V48 [get_ports {c2_ddr4_dqs_c[1]}]
# {tb1_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN G46 [get_ports {c2_ddr4_dqs_c[2]}]
# {tb1_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN H52 [get_ports {c2_ddr4_dqs_c[3]}]
# {tb1_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN R43 [get_ports {c2_ddr4_dqs_c[4]}]
# {tb1_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN K46 [get_ports {c2_ddr4_dqs_c[5]}]
# {tb1_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN T45 [get_ports {c2_ddr4_dqs_c[6]}]
# {tb1_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN F52 [get_ports {c2_ddr4_dqs_c[7]}]
# {tb1_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN B52 [get_ports {c2_ddr4_dqs_c[8]}]
# {tb1_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN U54 [get_ports {c2_ddr4_dqs_t[0]}]
# {tb1_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN W48 [get_ports {c2_ddr4_dqs_t[1]}]
# {tb1_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN H46 [get_ports {c2_ddr4_dqs_t[2]}]
# {tb1_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN H51 [get_ports {c2_ddr4_dqs_t[3]}]
# {tb1_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN R42 [get_ports {c2_ddr4_dqs_t[4]}]
# {tb1_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN K45 [get_ports {c2_ddr4_dqs_t[5]}]
# {tb1_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN T44 [get_ports {c2_ddr4_dqs_t[6]}]
# {tb1_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN G52 [get_ports {c2_ddr4_dqs_t[7]}]
# {tb1_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN B51 [get_ports {c2_ddr4_dqs_t[8]}]
# {tb1_eb1_DDR4_ODT}
set_property PACKAGE_PIN M41 [get_ports {c2_ddr4_odt[0]}]
# {tb1_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN N41 [get_ports {c2_ddr4_odt[1]}]
# {tb1_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN P43 [get_ports {c2_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB2                                     -
#-----------------------------------------------------------

# {tb2_eb1_CLK_IN_P}
set_property PACKAGE_PIN M20 [get_ports {c3_sys_clk_p}]
# {tb2_eb1_CLK_IN_N}
set_property PACKAGE_PIN L20 [get_ports {c3_sys_clk_n}]
# {tb2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN E17 [get_ports {c3_ddr4_act_n}]
# {tb2_eb1_DDR4_A0}
set_property PACKAGE_PIN V18 [get_ports {c3_ddr4_adr[0]}]
# {tb2_eb1_DDR4_A1}
set_property PACKAGE_PIN V17 [get_ports {c3_ddr4_adr[1]}]
# {tb2_eb1_DDR4_A2}
set_property PACKAGE_PIN U20 [get_ports {c3_ddr4_adr[2]}]
# {tb2_eb1_DDR4_A3}
set_property PACKAGE_PIN U19 [get_ports {c3_ddr4_adr[3]}]
# {tb2_eb1_DDR4_A4}
set_property PACKAGE_PIN U17 [get_ports {c3_ddr4_adr[4]}]
# {tb2_eb1_DDR4_A5}
set_property PACKAGE_PIN T17 [get_ports {c3_ddr4_adr[5]}]
# {tb2_eb1_DDR4_A6}
set_property PACKAGE_PIN T19 [get_ports {c3_ddr4_adr[6]}]
# {tb2_eb1_DDR4_A7}
set_property PACKAGE_PIN T18 [get_ports {c3_ddr4_adr[7]}]
# {tb2_eb1_DDR4_A8}
set_property PACKAGE_PIN T20 [get_ports {c3_ddr4_adr[8]}]
# {tb2_eb1_DDR4_A9}
set_property PACKAGE_PIN R20 [get_ports {c3_ddr4_adr[9]}]
# {tb2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN N21 [get_ports {c3_ddr4_adr[10]}]
# {tb2_eb1_DDR4_A11}
set_property PACKAGE_PIN M21 [get_ports {c3_ddr4_adr[11]}]
# {tb2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN P18 [get_ports {c3_ddr4_adr[12]}]
# {tb2_eb1_DDR4_A13}
set_property PACKAGE_PIN N18 [get_ports {c3_ddr4_adr[13]}]
# {tb2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN P19 [get_ports {c3_ddr4_adr[14]}]
# {tb2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN N19 [get_ports {c3_ddr4_adr[15]}]
# {tb2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN N17 [get_ports {c3_ddr4_adr[16]}]
# {tb2_eb1_DDR4_BA0}
set_property PACKAGE_PIN M17 [get_ports {c3_ddr4_ba[0]}]
# {tb2_eb1_DDR4_BA1}
set_property PACKAGE_PIN M19 [get_ports {c3_ddr4_ba[1]}]
# {tb2_eb1_DDR4_BG0}
set_property PACKAGE_PIN L19 [get_ports {c3_ddr4_bg[0]}]
# {tb2_eb1_DDR4_BG1}
set_property PACKAGE_PIN F17 [get_ports {c3_ddr4_bg[1]}]
# {tb2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN R17 [get_ports {c3_ddr4_ck_c[0]}]
# {tb2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN R18 [get_ports {c3_ddr4_ck_t[0]}]
# {tb2_eb1_DDR4_CKE}
set_property PACKAGE_PIN P20 [get_ports {c3_ddr4_cke[0]}]
# {tb2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN E21 [get_ports {c3_ddr4_cke[1]}]
# {tb2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN K21 [get_ports {c3_ddr4_cs_n[0]}]
# {tb2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN F20 [get_ports {c3_ddr4_cs_n[1]}]
# {tb2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN H14 [get_ports {c3_ddr4_dm_dbi_n[0]}]
# {tb2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN P16 [get_ports {c3_ddr4_dm_dbi_n[1]}]
# {tb2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN P25 [get_ports {c3_ddr4_dm_dbi_n[2]}]
# {tb2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN G25 [get_ports {c3_ddr4_dm_dbi_n[3]}]
# {tb2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN V13 [get_ports {c3_ddr4_dm_dbi_n[4]}]
# {tb2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN L17 [get_ports {c3_ddr4_dm_dbi_n[5]}]
# {tb2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN L15 [get_ports {c3_ddr4_dm_dbi_n[6]}]
# {tb2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN L23 [get_ports {c3_ddr4_dm_dbi_n[7]}]
# {tb2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN U25 [get_ports {c3_ddr4_dm_dbi_n[8]}]
# {tb2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN H12 [get_ports {c3_ddr4_dq[0]}]
# {tb2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN G12 [get_ports {c3_ddr4_dq[1]}]
# {tb2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN F13 [get_ports {c3_ddr4_dq[2]}]
# {tb2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN F12 [get_ports {c3_ddr4_dq[3]}]
# {tb2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN F15 [get_ports {c3_ddr4_dq[4]}]
# {tb2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN F14 [get_ports {c3_ddr4_dq[5]}]
# {tb2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN E16 [get_ports {c3_ddr4_dq[6]}]
# {tb2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN E15 [get_ports {c3_ddr4_dq[7]}]
# {tb2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN P15 [get_ports {c3_ddr4_dq[8]}]
# {tb2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN P14 [get_ports {c3_ddr4_dq[9]}]
# {tb2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN P13 [get_ports {c3_ddr4_dq[10]}]
# {tb2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN N13 [get_ports {c3_ddr4_dq[11]}]
# {tb2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN N14 [get_ports {c3_ddr4_dq[12]}]
# {tb2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN M14 [get_ports {c3_ddr4_dq[13]}]
# {tb2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN M16 [get_ports {c3_ddr4_dq[14]}]
# {tb2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN M15 [get_ports {c3_ddr4_dq[15]}]
# {tb2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN N22 [get_ports {c3_ddr4_dq[16]}]
# {tb2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN M22 [get_ports {c3_ddr4_dq[17]}]
# {tb2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN N24 [get_ports {c3_ddr4_dq[18]}]
# {tb2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN M24 [get_ports {c3_ddr4_dq[19]}]
# {tb2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN P23 [get_ports {c3_ddr4_dq[20]}]
# {tb2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN N23 [get_ports {c3_ddr4_dq[21]}]
# {tb2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN M25 [get_ports {c3_ddr4_dq[22]}]
# {tb2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN L25 [get_ports {c3_ddr4_dq[23]}]
# {tb2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN E26 [get_ports {c3_ddr4_dq[24]}]
# {tb2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN E25 [get_ports {c3_ddr4_dq[25]}]
# {tb2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN H22 [get_ports {c3_ddr4_dq[26]}]
# {tb2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN G22 [get_ports {c3_ddr4_dq[27]}]
# {tb2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN G24 [get_ports {c3_ddr4_dq[28]}]
# {tb2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN F24 [get_ports {c3_ddr4_dq[29]}]
# {tb2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN F22 [get_ports {c3_ddr4_dq[30]}]
# {tb2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN E22 [get_ports {c3_ddr4_dq[31]}]
# {tb2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN R16 [get_ports {c3_ddr4_dq[32]}]
# {tb2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN R15 [get_ports {c3_ddr4_dq[33]}]
# {tb2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN U15 [get_ports {c3_ddr4_dq[34]}]
# {tb2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN T15 [get_ports {c3_ddr4_dq[35]}]
# {tb2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN U12 [get_ports {c3_ddr4_dq[36]}]
# {tb2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN T12 [get_ports {c3_ddr4_dq[37]}]
# {tb2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN U14 [get_ports {c3_ddr4_dq[38]}]
# {tb2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN T14 [get_ports {c3_ddr4_dq[39]}]
# {tb2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN L18 [get_ports {c3_ddr4_dq[40]}]
# {tb2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN K18 [get_ports {c3_ddr4_dq[41]}]
# {tb2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN J18 [get_ports {c3_ddr4_dq[42]}]
# {tb2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN H18 [get_ports {c3_ddr4_dq[43]}]
# {tb2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN K20 [get_ports {c3_ddr4_dq[44]}]
# {tb2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN J20 [get_ports {c3_ddr4_dq[45]}]
# {tb2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN J21 [get_ports {c3_ddr4_dq[46]}]
# {tb2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN H21 [get_ports {c3_ddr4_dq[47]}]
# {tb2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN K15 [get_ports {c3_ddr4_dq[48]}]
# {tb2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN J15 [get_ports {c3_ddr4_dq[49]}]
# {tb2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN K16 [get_ports {c3_ddr4_dq[50]}]
# {tb2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN J16 [get_ports {c3_ddr4_dq[51]}]
# {tb2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN L13 [get_ports {c3_ddr4_dq[52]}]
# {tb2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN K13 [get_ports {c3_ddr4_dq[53]}]
# {tb2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN L12 [get_ports {c3_ddr4_dq[54]}]
# {tb2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN K12 [get_ports {c3_ddr4_dq[55]}]
# {tb2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN L22 [get_ports {c3_ddr4_dq[56]}]
# {tb2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN K22 [get_ports {c3_ddr4_dq[57]}]
# {tb2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN J23 [get_ports {c3_ddr4_dq[58]}]
# {tb2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN H23 [get_ports {c3_ddr4_dq[59]}]
# {tb2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN K25 [get_ports {c3_ddr4_dq[60]}]
# {tb2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN J25 [get_ports {c3_ddr4_dq[61]}]
# {tb2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN J26 [get_ports {c3_ddr4_dq[62]}]
# {tb2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN H26 [get_ports {c3_ddr4_dq[63]}]
# {tb2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN U24 [get_ports {c3_ddr4_dq[64]}]
# {tb2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN T24 [get_ports {c3_ddr4_dq[65]}]
# {tb2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN V23 [get_ports {c3_ddr4_dq[66]}]
# {tb2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN V22 [get_ports {c3_ddr4_dq[67]}]
# {tb2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN U22 [get_ports {c3_ddr4_dq[68]}]
# {tb2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN T22 [get_ports {c3_ddr4_dq[69]}]
# {tb2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN T23 [get_ports {c3_ddr4_dq[70]}]
# {tb2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN R23 [get_ports {c3_ddr4_dq[71]}]
# {tb2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN G14 [get_ports {c3_ddr4_dqs_c[0]}]
# {tb2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN M12 [get_ports {c3_ddr4_dqs_c[1]}]
# {tb2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN P21 [get_ports {c3_ddr4_dqs_c[2]}]
# {tb2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN E23 [get_ports {c3_ddr4_dqs_c[3]}]
# {tb2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN R13 [get_ports {c3_ddr4_dqs_c[4]}]
# {tb2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN H19 [get_ports {c3_ddr4_dqs_c[5]}]
# {tb2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN J13 [get_ports {c3_ddr4_dqs_c[6]}]
# {tb2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN H24 [get_ports {c3_ddr4_dqs_c[7]}]
# {tb2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN U21 [get_ports {c3_ddr4_dqs_c[8]}]
# {tb2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN G15 [get_ports {c3_ddr4_dqs_t[0]}]
# {tb2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN N12 [get_ports {c3_ddr4_dqs_t[1]}]
# {tb2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN R21 [get_ports {c3_ddr4_dqs_t[2]}]
# {tb2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN F23 [get_ports {c3_ddr4_dqs_t[3]}]
# {tb2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN T13 [get_ports {c3_ddr4_dqs_t[4]}]
# {tb2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN J19 [get_ports {c3_ddr4_dqs_t[5]}]
# {tb2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN J14 [get_ports {c3_ddr4_dqs_t[6]}]
# {tb2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN J24 [get_ports {c3_ddr4_dqs_t[7]}]
# {tb2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN V21 [get_ports {c3_ddr4_dqs_t[8]}]
# {tb2_eb1_DDR4_ODT}
set_property PACKAGE_PIN G21 [get_ports {c3_ddr4_odt[0]}]
# {tb2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN F19 [get_ports {c3_ddr4_odt[1]}]
# {tb2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN F18 [get_ports {c3_ddr4_reset_n}]

# IOSTANDARD
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c0_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_p}]

set_property DRIVE 8 [get_ports c0_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c1_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c1_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c1_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c1_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c1_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_sys_clk_p}]

set_property DRIVE 8 [get_ports c1_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c2_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c2_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c2_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c2_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c2_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_sys_clk_p}]

set_property DRIVE 8 [get_ports c2_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c3_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c3_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c3_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c3_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c3_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_sys_clk_p}]

set_property DRIVE 8 [get_ports c3_ddr4_reset_n]

