<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1228" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1228{left:547px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_1228{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1228{left:69px;bottom:68px;letter-spacing:0.1px;}
#t4_1228{left:96px;bottom:68px;letter-spacing:0.1px;}
#t5_1228{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1228{left:355px;bottom:861px;letter-spacing:0.12px;word-spacing:0.03px;}
#t7_1228{left:558px;bottom:869px;}
#t8_1228{left:69px;bottom:773px;letter-spacing:0.13px;}
#t9_1228{left:69px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#ta_1228{left:69px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tb_1228{left:69px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1228{left:69px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#td_1228{left:69px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_1228{left:69px;bottom:664px;letter-spacing:-0.13px;}
#tf_1228{left:69px;bottom:640px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tg_1228{left:69px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_1228{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ti_1228{left:69px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1228{left:69px;bottom:565px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#tk_1228{left:482px;bottom:572px;}
#tl_1228{left:498px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_1228{left:69px;bottom:548px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_1228{left:69px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_1228{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_1228{left:69px;bottom:498px;letter-spacing:-0.14px;}
#tq_1228{left:69px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tr_1228{left:69px;bottom:447px;}
#ts_1228{left:95px;bottom:451px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tt_1228{left:69px;bottom:424px;}
#tu_1228{left:95px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_1228{left:95px;bottom:411px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_1228{left:69px;bottom:385px;}
#tx_1228{left:95px;bottom:388px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_1228{left:95px;bottom:371px;letter-spacing:-0.14px;}
#tz_1228{left:69px;bottom:345px;}
#t10_1228{left:95px;bottom:348px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_1228{left:95px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_1228{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_1228{left:69px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_1228{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_1228{left:69px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_1228{left:69px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_1228{left:69px;bottom:203px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_1228{left:69px;bottom:186px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t19_1228{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t1a_1228{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t1b_1228{left:319px;bottom:1065px;letter-spacing:-0.09px;}
#t1c_1228{left:319px;bottom:1050px;letter-spacing:-0.18px;}
#t1d_1228{left:357px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_1228{left:357px;bottom:1050px;letter-spacing:-0.18px;}
#t1f_1228{left:431px;bottom:1065px;letter-spacing:-0.12px;}
#t1g_1228{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t1h_1228{left:431px;bottom:1034px;letter-spacing:-0.12px;}
#t1i_1228{left:502px;bottom:1065px;letter-spacing:-0.13px;}
#t1j_1228{left:74px;bottom:1011px;letter-spacing:-0.12px;}
#t1k_1228{left:74px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1l_1228{left:319px;bottom:1011px;letter-spacing:-0.21px;}
#t1m_1228{left:357px;bottom:1011px;letter-spacing:-0.17px;}
#t1n_1228{left:431px;bottom:1011px;letter-spacing:-0.13px;}
#t1o_1228{left:502px;bottom:1011px;letter-spacing:-0.12px;}
#t1p_1228{left:502px;bottom:995px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1q_1228{left:502px;bottom:978px;letter-spacing:-0.11px;}
#t1r_1228{left:74px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_1228{left:74px;bottom:933px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1t_1228{left:319px;bottom:955px;letter-spacing:-0.2px;}
#t1u_1228{left:357px;bottom:955px;letter-spacing:-0.16px;}
#t1v_1228{left:431px;bottom:955px;letter-spacing:-0.16px;}
#t1w_1228{left:502px;bottom:955px;letter-spacing:-0.12px;}
#t1x_1228{left:502px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1y_1228{left:502px;bottom:921px;letter-spacing:-0.11px;}
#t1z_1228{left:84px;bottom:840px;letter-spacing:-0.15px;}
#t20_1228{left:194px;bottom:840px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t21_1228{left:380px;bottom:840px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t22_1228{left:561px;bottom:840px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t23_1228{left:733px;bottom:840px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t24_1228{left:93px;bottom:816px;letter-spacing:-0.14px;}
#t25_1228{left:186px;bottom:816px;letter-spacing:-0.12px;}
#t26_1228{left:371px;bottom:816px;letter-spacing:-0.12px;}
#t27_1228{left:582px;bottom:816px;letter-spacing:-0.1px;}
#t28_1228{left:755px;bottom:816px;letter-spacing:-0.17px;}
#t29_1228{left:69px;bottom:114px;letter-spacing:-0.12px;word-spacing:-0.04px;}

.s1_1228{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1228{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1228{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1228{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1228{font-size:12px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_1228{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_1228{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_1228{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_1228{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_1228{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1228" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1228Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1228" style="-webkit-user-select: none;"><object width="935" height="1210" data="1228/1228.svg" type="image/svg+xml" id="pdf1228" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1228" class="t s1_1228">MASKMOVDQU—Store Selected Bytes of Double Quadword </span>
<span id="t2_1228" class="t s2_1228">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1228" class="t s1_1228">4-8 </span><span id="t4_1228" class="t s1_1228">Vol. 2B </span>
<span id="t5_1228" class="t s3_1228">MASKMOVDQU—Store Selected Bytes of Double Quadword </span>
<span id="t6_1228" class="t s4_1228">Instruction Operand Encoding </span>
<span id="t7_1228" class="t s5_1228">1 </span>
<span id="t8_1228" class="t s4_1228">Description </span>
<span id="t9_1228" class="t s6_1228">Stores selected bytes from the source operand (first operand) into an 128-bit memory location. The mask operand </span>
<span id="ta_1228" class="t s6_1228">(second operand) selects which bytes from the source operand are written to memory. The source and mask oper- </span>
<span id="tb_1228" class="t s6_1228">ands are XMM registers. The memory location specified by the effective address in the DI/EDI/RDI register (the </span>
<span id="tc_1228" class="t s6_1228">default segment register is DS, but this may be overridden with a segment-override prefix). The memory location </span>
<span id="td_1228" class="t s6_1228">does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size </span>
<span id="te_1228" class="t s6_1228">attribute.) </span>
<span id="tf_1228" class="t s6_1228">The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source </span>
<span id="tg_1228" class="t s6_1228">operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write. </span>
<span id="th_1228" class="t s6_1228">The MASKMOVDQU instruction generates a non-temporal hint to the processor to minimize cache pollution. The </span>
<span id="ti_1228" class="t s6_1228">non-temporal hint is implemented by using a write combining (WC) memory type protocol (see “Caching of </span>
<span id="tj_1228" class="t s6_1228">Temporal vs. Non-Temporal Data” in Chapter 10, of the Intel </span>
<span id="tk_1228" class="t s7_1228">® </span>
<span id="tl_1228" class="t s6_1228">64 and IA-32 Architectures Software Developer’s </span>
<span id="tm_1228" class="t s6_1228">Manual, Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing opera- </span>
<span id="tn_1228" class="t s6_1228">tion implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVDQU </span>
<span id="to_1228" class="t s6_1228">instructions if multiple processors might use different memory types to read/write the destination memory loca- </span>
<span id="tp_1228" class="t s6_1228">tions. </span>
<span id="tq_1228" class="t s6_1228">Behavior with a mask of all 0s is as follows: </span>
<span id="tr_1228" class="t s8_1228">• </span><span id="ts_1228" class="t s6_1228">No data will be written to memory. </span>
<span id="tt_1228" class="t s8_1228">• </span><span id="tu_1228" class="t s6_1228">Signaling of breakpoints (code or data) is not guaranteed; different processor implementations may signal or </span>
<span id="tv_1228" class="t s6_1228">not signal these breakpoints. </span>
<span id="tw_1228" class="t s8_1228">• </span><span id="tx_1228" class="t s6_1228">Exceptions associated with addressing memory and page faults may still be signaled (implementation </span>
<span id="ty_1228" class="t s6_1228">dependent). </span>
<span id="tz_1228" class="t s8_1228">• </span><span id="t10_1228" class="t s6_1228">If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these </span>
<span id="t11_1228" class="t s6_1228">memory types is not guaranteed (that is, is reserved) and is implementation-specific. </span>
<span id="t12_1228" class="t s6_1228">The MASKMOVDQU instruction can be used to improve performance of algorithms that need to merge data on a </span>
<span id="t13_1228" class="t s6_1228">byte-by-byte basis. MASKMOVDQU should not cause a read for ownership; doing so generates unnecessary band- </span>
<span id="t14_1228" class="t s6_1228">width since data is to be written directly using the byte-mask without allocating old data prior to the store. </span>
<span id="t15_1228" class="t s6_1228">In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). </span>
<span id="t16_1228" class="t s6_1228">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="t17_1228" class="t s6_1228">If VMASKMOVDQU is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will </span>
<span id="t18_1228" class="t s6_1228">cause an #UD exception. </span>
<span id="t19_1228" class="t s9_1228">Opcode/ </span>
<span id="t1a_1228" class="t s9_1228">Instruction </span>
<span id="t1b_1228" class="t s9_1228">Op/ </span>
<span id="t1c_1228" class="t s9_1228">En </span>
<span id="t1d_1228" class="t s9_1228">64/32-bit </span>
<span id="t1e_1228" class="t s9_1228">Mode </span>
<span id="t1f_1228" class="t s9_1228">CPUID </span>
<span id="t1g_1228" class="t s9_1228">Feature </span>
<span id="t1h_1228" class="t s9_1228">Flag </span>
<span id="t1i_1228" class="t s9_1228">Description </span>
<span id="t1j_1228" class="t sa_1228">66 0F F7 /r </span>
<span id="t1k_1228" class="t sa_1228">MASKMOVDQU xmm1, xmm2 </span>
<span id="t1l_1228" class="t sa_1228">RM </span><span id="t1m_1228" class="t sa_1228">V/V </span><span id="t1n_1228" class="t sa_1228">SSE2 </span><span id="t1o_1228" class="t sa_1228">Selectively write bytes from xmm1 to memory location </span>
<span id="t1p_1228" class="t sa_1228">using the byte mask in xmm2. The default memory location </span>
<span id="t1q_1228" class="t sa_1228">is specified by DS:DI/EDI/RDI. </span>
<span id="t1r_1228" class="t sa_1228">VEX.128.66.0F.WIG F7 /r </span>
<span id="t1s_1228" class="t sa_1228">VMASKMOVDQU xmm1, xmm2 </span>
<span id="t1t_1228" class="t sa_1228">RM </span><span id="t1u_1228" class="t sa_1228">V/V </span><span id="t1v_1228" class="t sa_1228">AVX </span><span id="t1w_1228" class="t sa_1228">Selectively write bytes from xmm1 to memory location </span>
<span id="t1x_1228" class="t sa_1228">using the byte mask in xmm2. The default memory location </span>
<span id="t1y_1228" class="t sa_1228">is specified by DS:DI/EDI/RDI. </span>
<span id="t1z_1228" class="t s9_1228">Op/En </span><span id="t20_1228" class="t s9_1228">Operand 1 </span><span id="t21_1228" class="t s9_1228">Operand 2 </span><span id="t22_1228" class="t s9_1228">Operand 3 </span><span id="t23_1228" class="t s9_1228">Operand 4 </span>
<span id="t24_1228" class="t sa_1228">RM </span><span id="t25_1228" class="t sa_1228">ModRM:reg (r) </span><span id="t26_1228" class="t sa_1228">ModRM:r/m (r) </span><span id="t27_1228" class="t sa_1228">N/A </span><span id="t28_1228" class="t sa_1228">N/A </span>
<span id="t29_1228" class="t s6_1228">1.ModRM.MOD = 011B required </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
