/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  reg [8:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  reg [12:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_30z[1] ? celloutsig_0_23z[1] : in_data[52];
  assign celloutsig_0_59z = celloutsig_0_48z ? celloutsig_0_8z : celloutsig_0_3z[4];
  assign celloutsig_0_13z = celloutsig_0_3z[0] ? celloutsig_0_11z : celloutsig_0_0z[2];
  assign celloutsig_0_1z = celloutsig_0_0z[3] ? in_data[93] : celloutsig_0_0z[2];
  assign celloutsig_0_57z = !(celloutsig_0_28z ? celloutsig_0_41z : celloutsig_0_11z);
  assign celloutsig_0_6z = !(celloutsig_0_3z[3] ? celloutsig_0_3z[4] : celloutsig_0_4z);
  assign celloutsig_1_8z = !(celloutsig_1_2z[1] ? celloutsig_1_5z : celloutsig_1_1z);
  assign celloutsig_0_37z = ~((celloutsig_0_26z[7] | celloutsig_0_27z) & celloutsig_0_19z[5]);
  assign celloutsig_0_41z = ~((celloutsig_0_18z[3] | celloutsig_0_27z) & celloutsig_0_12z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_0z[6]) & in_data[182]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_8z) & celloutsig_0_7z[1]);
  assign celloutsig_0_29z = ~((celloutsig_0_21z[8] | celloutsig_0_7z[2]) & celloutsig_0_27z);
  assign celloutsig_0_31z = ~((in_data[65] | celloutsig_0_10z) & celloutsig_0_27z);
  assign celloutsig_1_5z = celloutsig_1_1z | in_data[99];
  assign celloutsig_1_10z = celloutsig_1_6z[2] | celloutsig_1_7z[5];
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_3z[0]);
  assign celloutsig_0_22z = ~(celloutsig_0_0z[1] ^ celloutsig_0_12z);
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z } & { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_58z = { celloutsig_0_21z[7:6], celloutsig_0_21z[7], celloutsig_0_21z[4:3] } & { celloutsig_0_0z[2:0], celloutsig_0_37z, celloutsig_0_15z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_0z, celloutsig_1_2z } & { celloutsig_1_6z[1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_30z = celloutsig_0_23z[2:0] / { 1'h1, celloutsig_0_23z[2], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_7z[2:1], celloutsig_0_22z, celloutsig_0_14z } == celloutsig_0_24z[7:4];
  assign celloutsig_0_38z = { celloutsig_0_26z[12:3], celloutsig_0_31z, celloutsig_0_21z[9:6], celloutsig_0_21z[7], celloutsig_0_21z[4:0], celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_9z } > { celloutsig_0_21z[9:6], celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_0z <= in_data[48:45];
  assign celloutsig_0_69z = { celloutsig_0_68z[2:0], celloutsig_0_64z, celloutsig_0_20z } <= { celloutsig_0_1z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_59z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_3z[1:0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z } <= { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_15z = { celloutsig_1_7z[7:6], celloutsig_1_13z } % { 1'h1, celloutsig_1_14z[2:1] };
  assign celloutsig_0_23z = celloutsig_0_21z[4:0] % { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_34z = { celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_19z[6:0], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_68z = { celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_32z } % { 1'h1, celloutsig_0_38z, celloutsig_0_47z, celloutsig_0_47z };
  assign celloutsig_0_7z = celloutsig_0_0z[2:0] % { 1'h1, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[1:0], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_11z } % { 1'h1, celloutsig_1_7z[10:4], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_18z[7:4], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_11z } % { 1'h1, celloutsig_0_18z[10:3] };
  assign celloutsig_0_25z = { celloutsig_0_18z[11:10], celloutsig_0_8z } % { 1'h1, celloutsig_0_18z[2], celloutsig_0_13z };
  assign celloutsig_0_64z = { celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_12z } != { celloutsig_0_34z[20:16], celloutsig_0_36z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_58z, celloutsig_0_22z };
  assign celloutsig_1_13z = { celloutsig_1_12z[4:1], celloutsig_1_2z } != { celloutsig_1_3z[3:0], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z } != { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z } != { in_data[61:57], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[127:118] !== { in_data[110:109], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[32:29], celloutsig_0_3z, celloutsig_0_0z } !== in_data[50:38];
  assign celloutsig_0_16z = celloutsig_0_7z !== { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_2z = ~ celloutsig_1_0z[3:1];
  assign celloutsig_1_19z = ~ { celloutsig_1_1z, celloutsig_1_15z };
  assign celloutsig_0_20z = ~ { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_47z = & { celloutsig_0_38z, celloutsig_0_34z[11:4], celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_1_11z = & in_data[122:118];
  assign celloutsig_0_15z = & { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = | in_data[12:3];
  assign celloutsig_0_36z = | { celloutsig_0_34z[16:13], celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_11z = | { in_data[89:84], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_28z = | { celloutsig_0_21z[3:2], celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_2z = | { in_data[29], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[127:120] >> in_data[133:126];
  assign celloutsig_1_14z = { celloutsig_1_12z[11:1], celloutsig_1_13z, celloutsig_1_1z } >> { in_data[148:141], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_18z = in_data[81:66] >> in_data[90:75];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } >>> { in_data[156:148], celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[139:138], celloutsig_1_1z, celloutsig_1_2z } - in_data[101:96];
  assign celloutsig_0_39z = ~((celloutsig_0_11z & celloutsig_0_26z[8]) | celloutsig_0_12z);
  assign celloutsig_0_44z = ~((celloutsig_0_19z[7] & celloutsig_0_5z) | celloutsig_0_34z[0]);
  assign celloutsig_0_48z = ~((celloutsig_0_31z & celloutsig_0_33z) | celloutsig_0_3z[4]);
  assign celloutsig_0_70z = ~((celloutsig_0_57z & celloutsig_0_2z) | celloutsig_0_38z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[6] & celloutsig_1_1z) | celloutsig_1_4z);
  assign celloutsig_0_17z = ~((celloutsig_0_2z & celloutsig_0_16z) | celloutsig_0_10z);
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[93:90];
  always_latch
    if (!clkin_data[0]) celloutsig_0_24z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_24z = { celloutsig_0_0z[2:0], celloutsig_0_23z, celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_26z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_21z[4:3], celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_8z) | (celloutsig_1_0z[6] & celloutsig_1_9z));
  assign { celloutsig_0_21z[9:8], celloutsig_0_21z[0], celloutsig_0_21z[7], celloutsig_0_21z[4:2], celloutsig_0_21z[6], celloutsig_0_21z[1] } = ~ { celloutsig_0_19z[4:3], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_21z[5] = celloutsig_0_21z[7];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
