INFO: [VRFC 10-2263] Analyzing Verilog file "/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.sim/sim_1/synth/timing/LocalMemControl_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvEngineWeightLocalMemory_ReadControl_Level1
INFO: [VRFC 10-311] analyzing module glbl
