{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572388461552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572388461557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 23:34:21 2019 " "Processing started: Tue Oct 29 23:34:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572388461557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572388461557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_demo -c counter_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_demo -c counter_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572388461557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572388461960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_light.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_light.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func_light-rtl " "Found design unit 1: sync_counter_func_light-rtl" {  } { { "../vhdl/sync_counter_func_light.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_light.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474452 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func_light " "Found entity 1: sync_counter_func_light" {  } { { "../vhdl/sync_counter_func_light.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_light.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_countdown_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_countdown_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func_countdown_2-rtl " "Found design unit 1: sync_counter_func_countdown_2-rtl" {  } { { "../vhdl/sync_counter_func_countdown_2.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_countdown_2.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474454 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func_countdown_2 " "Found entity 1: sync_counter_func_countdown_2" {  } { { "../vhdl/sync_counter_func_countdown_2.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_countdown_2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_countdown_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_countdown_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func_countdown_1-rtl " "Found design unit 1: sync_counter_func_countdown_1-rtl" {  } { { "../vhdl/sync_counter_func_countdown_1.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_countdown_1.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474457 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func_countdown_1 " "Found entity 1: sync_counter_func_countdown_1" {  } { { "../vhdl/sync_counter_func_countdown_1.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_countdown_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_reset_5.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_reset_5.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func_reset_5-rtl " "Found design unit 1: sync_counter_func_reset_5-rtl" {  } { { "../vhdl/sync_counter_func_reset_5.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_reset_5.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474460 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func_reset_5 " "Found entity 1: sync_counter_func_reset_5" {  } { { "../vhdl/sync_counter_func_reset_5.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_reset_5.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func_top-rtl " "Found design unit 1: sync_counter_func_top-rtl" {  } { { "../vhdl/sync_counter_func_top.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_top.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474463 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func_top " "Found entity 1: sync_counter_func_top" {  } { { "../vhdl/sync_counter_func_top.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_top.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func " "Found entity 1: sync_counter_func" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_normal.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/sync_counter_func_normal.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func_normal-rtl " "Found design unit 1: sync_counter_func_normal-rtl" {  } { { "../vhdl/sync_counter_func_normal.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_normal.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474469 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func_normal " "Found entity 1: sync_counter_func_normal" {  } { { "../vhdl/sync_counter_func_normal.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_normal.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-rtl " "Found design unit 1: segment_decoder-rtl" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/segment_decoder.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474472 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/segment_decoder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/enablegen.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/enablegen.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 enableGen " "Found entity 1: enableGen" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 27 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/counter_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpga-labor_nue/versuch02/vhdl/counter_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_demo-rtl " "Found design unit 1: counter_demo-rtl" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474478 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_demo " "Found entity 1: counter_demo" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388474478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388474478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_demo " "Elaborating entity \"counter_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572388474517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_counter_func_top sync_counter_func_top:sync_C " "Elaborating entity \"sync_counter_func_top\" for hierarchy \"sync_counter_func_top:sync_C\"" {  } { { "../vhdl/counter_demo.vhd" "sync_C" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572388474539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_counter_func_reset_5 sync_counter_func_top:sync_C\|sync_counter_func_reset_5:\\M1:reset_5 " "Elaborating entity \"sync_counter_func_reset_5\" for hierarchy \"sync_counter_func_top:sync_C\|sync_counter_func_reset_5:\\M1:reset_5\"" {  } { { "../vhdl/sync_counter_func_top.vhdl" "\\M1:reset_5" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_top.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572388474541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enableGen enableGen:ena_Gen " "Elaborating entity \"enableGen\" for hierarchy \"enableGen:ena_Gen\"" {  } { { "../vhdl/counter_demo.vhd" "ena_Gen" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572388474543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder segment_decoder:seg " "Elaborating entity \"segment_decoder\" for hierarchy \"segment_decoder:seg\"" {  } { { "../vhdl/counter_demo.vhd" "seg" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572388474547 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|clkEnable_out " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|clkEnable_out\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1413 25 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|clk~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|clk~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 209 15 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[21\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[21\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 226 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[22\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[22\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 243 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[6\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[6\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1259 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[25\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[25\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1276 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[5\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[5\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1306 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[19\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[19\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1323 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[10\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[10\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1353 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[9\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[9\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1370 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[17\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[17\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 277 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[18\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[18\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 294 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[16\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[16\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 608 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[4\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[4\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 625 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[23\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[23\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 655 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[7\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[7\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 672 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[3\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[3\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 777 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[15\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[15\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 794 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[14\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[14\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 837 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[11\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[11\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 854 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[8\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[8\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 884 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[24\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[24\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 901 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[1\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[1\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 946 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[13\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[13\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 963 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[20\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[20\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 993 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[2\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[2\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1010 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[0\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[0\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1170 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[12\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[12\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 1187 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|nReset~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|nReset~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/enableGen.vqm" 260 18 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 67 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Quartus II" 0 -1 1572388475071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/sync_counter_func_reset_5.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/sync_counter_func_reset_5.vhdl" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1572388475077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1572388475077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[1\] GND " "Pin \"hex1_n\[1\]\" is stuck at GND" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572388475101 "|counter_demo|hex1_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[2\] GND " "Pin \"hex1_n\[2\]\" is stuck at GND" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572388475101 "|counter_demo|hex1_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[6\] VCC " "Pin \"hex1_n\[6\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGA-Labor_nue/Versuch02/vhdl/counter_demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572388475101 "|counter_demo|hex1_n[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572388475101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572388475179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572388475736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572388475736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572388475853 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572388475853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572388475853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572388475853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572388475947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 23:34:35 2019 " "Processing ended: Tue Oct 29 23:34:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572388475947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572388475947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572388475947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572388475947 ""}
