<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name></gtr:collaborator><gtr:collaborator url="http://gtr.rcuk.ac.uk:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9"><gtr:id>2EEF2D67-ACC8-4D68-BAB1-CA005E7E08B9</gtr:id><gtr:name>ARM Holdings</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/B7D572CE-3B2E-40A4-A437-F57C3B7E62F7"><gtr:id>B7D572CE-3B2E-40A4-A437-F57C3B7E62F7</gtr:id><gtr:name>Silistix Ltd</gtr:name><gtr:address><gtr:line1>Armstrong House</gtr:line1><gtr:line2>Oxford Road</gtr:line2><gtr:line4>Manchester</gtr:line4><gtr:postCode>M1 7ED</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/E7015D6B-3846-4E4F-A5BB-CBF9B025EB07"><gtr:id>E7015D6B-3846-4E4F-A5BB-CBF9B025EB07</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Furber</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/6D30A795-755B-43E8-B4CB-6ECD347F1B90"><gtr:id>6D30A795-755B-43E8-B4CB-6ECD347F1B90</gtr:id><gtr:firstName>David</gtr:firstName><gtr:otherNames>Roland</gtr:otherNames><gtr:surname>Lester</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FD07908X%2F1"><gtr:id>47C8922D-F2EC-4ED4-B8CB-AF72371E2539</gtr:id><gtr:title>A scalable chip multiprocessor for large-scale neural simulation</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D07908X/1</gtr:grantReference><gtr:abstractText>Biological brains are highly complex systems whose underlying principles of operation are little understood. We know that they comprise very large numbers of nerve cells - neurons - that interact with each other principally through electrical impulses or spikes, and we have instruments that can show which areas of the brain are more or less active at any time, but we know little about the intermediate levels of brain function. How, for example, are all the details of a complex visual scene encoded in the patterns of neural spikes in the visual cortex? And how do we use those patterns to recognize our family and friends?One way to help understand complex systems is to develop hypotheses of how those systems might work and then to use computers to test those hypotheses. Modelling spiking neurons is computationally very intensive, so a modern PC is capable of modelling a few tens of thousands of neurons in real time using a rather simple model of each neuron. In this research we plan to build a new sort of computer designed specifically for modelling large numbers of neurons in real time. This computer will be based upon large numbers of fairly simple microprocessors that communicate with each other using spike events modelled closely on the way biological neurons communicate. We will use developments in semiconductor technology to enable many microprocessors to be put on a single silicon chip, thereby keeping the cost and power consumption of the computer as low as possible.Our brains keep working despite frequent failures of their component neurons, and this fault-tolerant characteristic is of great interest to engineers who wish to make computers more reliable. So this work has two complementary ultimate goals: to use the computer to understand better how the brain works at the level of spike patterns, and to see if biology can help us see how to build computer systems that continue functioning despite component failures.</gtr:abstractText><gtr:fund><gtr:end>2010-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>637840</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>ARM Holdings</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>A R M Ltd</gtr:description><gtr:id>547A04F4-2ED1-422F-A4C8-FA5EEE5AA069</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Silistix Ltd</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Silistix Ltd</gtr:description><gtr:id>95E46268-97CE-43EE-AB7B-12A3EF688494</gtr:id><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>To develop the full SpiNNaker machines.</gtr:description><gtr:id>BDFED7DC-4F2A-42D5-A940-F286EB00FA2C</gtr:id><gtr:impactTypes/><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>This project developed the SpiNNaker architecture and prototype.</gtr:description><gtr:exploitationPathways>See BIMPA project details.</gtr:exploitationPathways><gtr:id>742FE09E-537A-403D-AAE0-6316AA5010A3</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics,Healthcare</gtr:sector></gtr:sectors><gtr:url>http://apt.cs.manchester.ac.uk/projects/SpiNNaker/</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs><gtr:spinOutOutput><gtr:companyName>Cogniscience Ltd</gtr:companyName><gtr:description>Owns the SpiNNaker IP</gtr:description><gtr:id>E0EA9A6C-F453-4B5A-BEAD-1A0CCEDD2563</gtr:id><gtr:impact>Receives royalties on SpiNNaker sales.</gtr:impact></gtr:spinOutOutput></gtr:spinOutOutputs></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A3C15B7D-F705-45A1-9A19-35EB538AEBF8"><gtr:id>A3C15B7D-F705-45A1-9A19-35EB538AEBF8</gtr:id><gtr:title>HAPPY</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/526898806f69ebb6a2b491f5ed758c73"><gtr:id>526898806f69ebb6a2b491f5ed758c73</gtr:id><gtr:otherNames>Ghasempour M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:isbn>9781450343053</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A35271E3-F465-4A43-B95F-091931073667"><gtr:id>A35271E3-F465-4A43-B95F-091931073667</gtr:id><gtr:title>Neural systems engineering.</gtr:title><gtr:parentPublicationTitle>Journal of the Royal Society, Interface</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:issn>1742-5662</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/165EB1BC-E1A2-467B-BAEA-6F4CAADDC80C"><gtr:id>165EB1BC-E1A2-467B-BAEA-6F4CAADDC80C</gtr:id><gtr:title>Sparse distributed memory using rank-order neural codes.</gtr:title><gtr:parentPublicationTitle>IEEE transactions on neural networks</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c4c745e7d0f10030f07a914058b85ef0"><gtr:id>c4c745e7d0f10030f07a914058b85ef0</gtr:id><gtr:otherNames>Furber SB</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:issn>1045-9227</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A236E6C0-CFA7-4ADB-85F3-C6883DEDD1C5"><gtr:id>A236E6C0-CFA7-4ADB-85F3-C6883DEDD1C5</gtr:id><gtr:title>A Novel Programmable Parallel CRC Circuit</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8d32705e2a7b6dfee300c34754de0353"><gtr:id>8d32705e2a7b6dfee300c34754de0353</gtr:id><gtr:otherNames>Grymel M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1B38A508-23E8-4D3D-92AF-393EF9A13A7D"><gtr:id>1B38A508-23E8-4D3D-92AF-393EF9A13A7D</gtr:id><gtr:title>A Multicast Routing Scheme for a Universal Spiking Neural Network Architecture</gtr:title><gtr:parentPublicationTitle>The Computer Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3eae989d7fe2595c2c6dea57f94ec9e5"><gtr:id>3eae989d7fe2595c2c6dea57f94ec9e5</gtr:id><gtr:otherNames>Wu J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/23A4BAC9-A880-400B-8883-F56C6A3F5E4D"><gtr:id>23A4BAC9-A880-400B-8883-F56C6A3F5E4D</gtr:id><gtr:title>Understanding the interconnection network of SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>9781605584980</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/165F6E8D-4CC0-46D2-86DA-98514BB0CA67"><gtr:id>165F6E8D-4CC0-46D2-86DA-98514BB0CA67</gtr:id><gtr:title>A GALS Infrastructure for a Massively Parallel Multiprocessor</gtr:title><gtr:parentPublicationTitle>IEEE Design &amp; Test of Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ad50a3e15dcf7e78d2954e1fad4ebad6"><gtr:id>ad50a3e15dcf7e78d2954e1fad4ebad6</gtr:id><gtr:otherNames>Plana L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/42034B32-9FDE-451B-AE23-3E24EC71E8E2"><gtr:id>42034B32-9FDE-451B-AE23-3E24EC71E8E2</gtr:id><gtr:title>A universal abstract-time platform for real-time neural networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-3548-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DFEEB424-5386-4E5C-B58A-04E3EFE84009"><gtr:id>DFEEB424-5386-4E5C-B58A-04E3EFE84009</gtr:id><gtr:title>Scalable communications for a million-core neural processing architecture</gtr:title><gtr:parentPublicationTitle>Journal of Parallel and Distributed Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f476b6babebc0165a21e194df1819559"><gtr:id>f476b6babebc0165a21e194df1819559</gtr:id><gtr:otherNames>Patterson C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1EE85D6A-C3D2-4C6C-84F3-747CDA5E0532"><gtr:id>1EE85D6A-C3D2-4C6C-84F3-747CDA5E0532</gtr:id><gtr:title>Fault Tolerant Delay Insensitive Inter-chip Communication</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/fd91fa878c05d52bd7c1e3a21e702619"><gtr:id>fd91fa878c05d52bd7c1e3a21e702619</gtr:id><gtr:otherNames>Shi Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-0-7695-3616-3</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2ABD6849-C95A-4C13-BC5F-4846275DC1B3"><gtr:id>2ABD6849-C95A-4C13-BC5F-4846275DC1B3</gtr:id><gtr:title>An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ad50a3e15dcf7e78d2954e1fad4ebad6"><gtr:id>ad50a3e15dcf7e78d2954e1fad4ebad6</gtr:id><gtr:otherNames>Plana L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-0-7695-3098-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F3B76E47-1445-4719-A714-861D15BCB6A7"><gtr:id>F3B76E47-1445-4719-A714-861D15BCB6A7</gtr:id><gtr:title>An admission control system for QoS provision on a best-effort GALS interconnect</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/db856c8616c11534effaa7c0a8c1468d"><gtr:id>db856c8616c11534effaa7c0a8c1468d</gtr:id><gtr:otherNames>Shufan Yang</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-1838-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/426A0F7F-5AF9-4AB3-A753-9A0491D83D3B"><gtr:id>426A0F7F-5AF9-4AB3-A753-9A0491D83D3B</gtr:id><gtr:title>Advances in Neuro-Information Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-03039-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D8FAD110-6033-4A3F-B37B-E0D0B2BD6F8B"><gtr:id>D8FAD110-6033-4A3F-B37B-E0D0B2BD6F8B</gtr:id><gtr:title>Real-time event-driven spiking neural network object recognition on the SpiNNaker platform</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19b2bf7f7eab97be847ec9ee5d6adfba"><gtr:id>19b2bf7f7eab97be847ec9ee5d6adfba</gtr:id><gtr:otherNames>Orchard G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/9EEF5CA0-F758-4D24-A927-3474957E3D9E"><gtr:id>9EEF5CA0-F758-4D24-A927-3474957E3D9E</gtr:id><gtr:title>Virtual synaptic interconnect using an asynchronous network-on-chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22230f1b999922b2cf2cd26c0fcb7361"><gtr:id>22230f1b999922b2cf2cd26c0fcb7361</gtr:id><gtr:otherNames>Rast A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-1820-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/70CD5C65-E930-4CDC-8CF5-4EDA15309F9B"><gtr:id>70CD5C65-E930-4CDC-8CF5-4EDA15309F9B</gtr:id><gtr:title>Efficient modelling of spiking neural networks on a scalable chip multiprocessor</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4aee9e2b817e5510a755cb95ab0f6bff"><gtr:id>4aee9e2b817e5510a755cb95ab0f6bff</gtr:id><gtr:otherNames>Xin Jin</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-1820-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6B452A85-7E5B-4577-912D-142FB3F8762C"><gtr:id>6B452A85-7E5B-4577-912D-142FB3F8762C</gtr:id><gtr:title>Event-driven configuration of a neural network CMP system over an homogeneous interconnect fabric</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/614ab942f7b5ca90143931e5d006b3f2"><gtr:id>614ab942f7b5ca90143931e5d006b3f2</gtr:id><gtr:otherNames>Khan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D8130755-D6A4-44EC-ACEB-7D5A06824A0E"><gtr:id>D8130755-D6A4-44EC-ACEB-7D5A06824A0E</gtr:id><gtr:title>A Programmable Adaptive Router for a GALS Parallel System</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3eae989d7fe2595c2c6dea57f94ec9e5"><gtr:id>3eae989d7fe2595c2c6dea57f94ec9e5</gtr:id><gtr:otherNames>Wu J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-0-7695-3616-3</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/58440180-920A-420D-8FFE-74C7480AC196"><gtr:id>58440180-920A-420D-8FFE-74C7480AC196</gtr:id><gtr:title>Large-scale neuromorphic computing systems.</gtr:title><gtr:parentPublicationTitle>Journal of neural engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:issn>1741-2552</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2A431068-446A-4AC1-9F06-5FFE5AC85046"><gtr:id>2A431068-446A-4AC1-9F06-5FFE5AC85046</gtr:id><gtr:title>System Level Modelling for SpiNNaker CMP System</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9272c8bd4abb97f241ba2f4ddabdb6ed"><gtr:id>9272c8bd4abb97f241ba2f4ddabdb6ed</gtr:id><gtr:otherNames>Mukaram Khan (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C01386F0-49A7-4391-91D0-A8AFF85F5C6B"><gtr:id>C01386F0-49A7-4391-91D0-A8AFF85F5C6B</gtr:id><gtr:title>SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/614ab942f7b5ca90143931e5d006b3f2"><gtr:id>614ab942f7b5ca90143931e5d006b3f2</gtr:id><gtr:otherNames>Khan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-1820-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F84034D0-08C3-4FE5-98E0-E882D0EF8847"><gtr:id>F84034D0-08C3-4FE5-98E0-E882D0EF8847</gtr:id><gtr:title>SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/096CA938-B3A2-4EC5-A077-0A5D857C3111"><gtr:id>096CA938-B3A2-4EC5-A077-0A5D857C3111</gtr:id><gtr:title>A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect</gtr:title><gtr:parentPublicationTitle>FUNDAMENTA INFORMATICAE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/4981de499f27dc28218b3b6863cfa486"><gtr:id>4981de499f27dc28218b3b6863cfa486</gtr:id><gtr:otherNames>Shufan Yang (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/77769FD3-DDC5-4785-84A0-153E32A27E6F"><gtr:id>77769FD3-DDC5-4785-84A0-153E32A27E6F</gtr:id><gtr:title>Advances in Neuro-Information Processing</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/7ff5c71c07b14727cc3d86a39f46a326"><gtr:id>7ff5c71c07b14727cc3d86a39f46a326</gtr:id><gtr:otherNames>Brown A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-3-642-03039-0</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C0BB275A-EA03-47C2-9B1C-85620CE038E2"><gtr:id>C0BB275A-EA03-47C2-9B1C-85620CE038E2</gtr:id><gtr:title>The Future of Computer Technology and its Implications for the Computer Industry</gtr:title><gtr:parentPublicationTitle>The Computer Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce840a71fccd000e73d24d2f10ce6ea5"><gtr:id>ce840a71fccd000e73d24d2f10ce6ea5</gtr:id><gtr:otherNames>Furber S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/024D9FD4-CF97-476B-9805-2BE358A37004"><gtr:id>024D9FD4-CF97-476B-9805-2BE358A37004</gtr:id><gtr:title>Live demonstration: Real-time event-driven object recognition on SpiNNaker</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/19b2bf7f7eab97be847ec9ee5d6adfba"><gtr:id>19b2bf7f7eab97be847ec9ee5d6adfba</gtr:id><gtr:otherNames>Orchard G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D07908X/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>90</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject><gtr:researchSubject><gtr:id>6723A70B-A523-40AB-9740-B6AD2A0677B7</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>Medical &amp; health interface</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>16789F01-D35F-4BF9-B293-420DF6B7F0A3</gtr:id><gtr:percentage>15</gtr:percentage><gtr:text>Bioelectronic Devices</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>EFFEC6B1-6BC8-4C9D-9D77-02CEF5E4E301</gtr:id><gtr:percentage>10</gtr:percentage><gtr:text>Biomedical neuroscience</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>75</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>