#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  9 14:21:02 2020
# Process ID: 20252
# Current directory: /home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top squeeze_wrapper -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20264 
WARNING: [Synth 8-992] weight_rom_address is already implicitly declared earlier [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/squeeze_wrapper.sv:68]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1435.500 ; gain = 38.500 ; free physical = 2966 ; free virtual = 6004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'squeeze_wrapper' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/squeeze_wrapper.sv:1]
	Parameter WOUT bound to: 8 - type: integer 
	Parameter DSP_NO bound to: 112 - type: integer 
	Parameter KERNEL_DIM8 bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN8 bound to: 384 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fire8_squeeze' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/fire8_squeeze.sv:1]
	Parameter WOUT bound to: 8 - type: integer 
	Parameter DSP_NO bound to: 112 - type: integer 
	Parameter W_IN bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 384 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/mac.sv:1]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire8_squeeze' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/biasing_fire8_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire8_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/biasing_fire8_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fire8_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/fire8_squeeze.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fire9Squeeze' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/fire9Squeeze.sv:2]
	Parameter WOUT bound to: 8 - type: integer 
	Parameter DSP_NO bound to: 112 - type: integer 
	Parameter W_IN bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 512 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/fire9Squeeze.sv:115]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire9Squeeze' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/biasing_fire9Squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire9Squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/biasing_fire9Squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fire9Squeeze' (5#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/fire9Squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire8_squeeze' [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 12 - type: integer 
	Parameter NUM bound to: 112 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:351]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:352]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:353]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:354]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:355]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:356]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:357]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:358]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:359]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:360]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:361]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:362]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:363]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:364]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:365]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:366]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:367]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:368]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:369]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:370]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:371]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:372]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:373]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:374]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:375]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:376]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:377]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:378]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:379]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:380]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:381]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:382]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:383]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:384]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:385]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:386]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:387]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:388]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:389]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:390]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:391]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:392]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:393]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:394]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:395]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:396]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:397]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:398]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_squeeze_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:450]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire8_squeeze' (6#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/rom_fire8_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'squeeze_wrapper' (7#1) [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/squeeze_wrapper.sv:1]
WARNING: [Synth 8-3331] design squeeze_wrapper has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.625 ; gain = 363.625 ; free physical = 2732 ; free virtual = 5790
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.625 ; gain = 363.625 ; free physical = 2747 ; free virtual = 5804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.625 ; gain = 363.625 ; free physical = 2747 ; free virtual = 5804
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.180 ; gain = 0.000 ; free physical = 2255 ; free virtual = 5312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2242.180 ; gain = 0.000 ; free physical = 2251 ; free virtual = 5309
Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2242.180 ; gain = 3.000 ; free physical = 2251 ; free virtual = 5309
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2242.180 ; gain = 845.180 ; free physical = 2495 ; free virtual = 5556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2242.180 ; gain = 845.180 ; free physical = 2495 ; free virtual = 5556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2242.180 ; gain = 845.180 ; free physical = 2490 ; free virtual = 5556
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2463.320 ; gain = 1066.320 ; free physical = 1854 ; free virtual = 4919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 224   
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 224   
	               16 Bit    Registers := 338   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---ROMs : 
	                              ROMs := 112   
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module squeeze_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fire8_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 112   
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 112   
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fire9Squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 112   
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 112   
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_fire8_squeeze 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 112   
+---ROMs : 
	                              ROMs := 112   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
WARNING: [Synth 8-3331] design squeeze_wrapper has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:30 ; elapsed = 00:08:38 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 3020 ; free virtual = 6180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------+---------------+----------------+
|Module Name       | RTL Object       | Depth x Width | Implemented As | 
+------------------+------------------+---------------+----------------+
|rom_fire8_squeeze | rom_out_reg[0]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[1]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[2]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[3]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[4]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[5]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[6]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[7]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[8]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[9]   | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[10]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[11]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[12]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[13]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[14]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[15]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[16]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[17]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[18]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[19]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[20]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[21]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[22]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[23]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[24]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[25]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[26]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[27]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[28]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[29]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[30]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[31]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[32]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[33]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[34]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[35]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[36]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[37]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[38]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[39]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[40]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[41]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[42]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[43]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[44]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[45]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[46]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[47]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[48]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[49]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[50]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[51]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[52]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[53]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[54]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[55]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[56]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[57]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[58]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[59]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[60]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[61]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[62]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[63]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[64]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[65]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[66]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[67]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[68]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[69]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[70]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[71]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[72]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[73]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[74]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[75]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[76]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[77]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[78]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[79]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[80]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[81]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[82]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[83]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[84]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[85]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[86]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[87]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[88]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[89]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[90]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[91]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[92]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[93]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[94]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[95]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[96]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[97]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[98]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[99]  | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[100] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[101] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[102] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[103] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[104] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[105] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[106] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[107] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[108] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[109] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[110] | 4096x16       | Block RAM      | 
|rom_fire8_squeeze | rom_out_reg[111] | 4096x16       | Block RAM      | 
+------------------+------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_2/i_0/rom_out_reg[0]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_0/rom_out_reg[0]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_1/rom_out_reg[1]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_1/rom_out_reg[1]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_2/rom_out_reg[2]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_2/rom_out_reg[2]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_3/rom_out_reg[3]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_3/rom_out_reg[3]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_4/rom_out_reg[4]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_4/rom_out_reg[4]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_5/rom_out_reg[5]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_5/rom_out_reg[5]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_6/rom_out_reg[6]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_6/rom_out_reg[6]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_7/rom_out_reg[7]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_7/rom_out_reg[7]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_8/rom_out_reg[8]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_8/rom_out_reg[8]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_9/rom_out_reg[9]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_9/rom_out_reg[9]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_10/rom_out_reg[10]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_10/rom_out_reg[10]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_11/rom_out_reg[11]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_11/rom_out_reg[11]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_12/rom_out_reg[12]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_12/rom_out_reg[12]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_13/rom_out_reg[13]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_13/rom_out_reg[13]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_14/rom_out_reg[14]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_14/rom_out_reg[14]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_15/rom_out_reg[15]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_15/rom_out_reg[15]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_16/rom_out_reg[16]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_16/rom_out_reg[16]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_17/rom_out_reg[17]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_17/rom_out_reg[17]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_18/rom_out_reg[18]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_18/rom_out_reg[18]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_19/rom_out_reg[19]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_19/rom_out_reg[19]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_20/rom_out_reg[20]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_20/rom_out_reg[20]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_21/rom_out_reg[21]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_21/rom_out_reg[21]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_22/rom_out_reg[22]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_22/rom_out_reg[22]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_23/rom_out_reg[23]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_23/rom_out_reg[23]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_24/rom_out_reg[24]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_24/rom_out_reg[24]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_25/rom_out_reg[25]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_25/rom_out_reg[25]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_26/rom_out_reg[26]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_26/rom_out_reg[26]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_27/rom_out_reg[27]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_27/rom_out_reg[27]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_28/rom_out_reg[28]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_28/rom_out_reg[28]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_29/rom_out_reg[29]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_29/rom_out_reg[29]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_30/rom_out_reg[30]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_30/rom_out_reg[30]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_31/rom_out_reg[31]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_31/rom_out_reg[31]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_32/rom_out_reg[32]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_32/rom_out_reg[32]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_33/rom_out_reg[33]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_33/rom_out_reg[33]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_34/rom_out_reg[34]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_34/rom_out_reg[34]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_35/rom_out_reg[35]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_35/rom_out_reg[35]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_36/rom_out_reg[36]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_36/rom_out_reg[36]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_37/rom_out_reg[37]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_37/rom_out_reg[37]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_38/rom_out_reg[38]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_38/rom_out_reg[38]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_39/rom_out_reg[39]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_39/rom_out_reg[39]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_40/rom_out_reg[40]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_40/rom_out_reg[40]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_41/rom_out_reg[41]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_41/rom_out_reg[41]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_42/rom_out_reg[42]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_42/rom_out_reg[42]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_43/rom_out_reg[43]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_43/rom_out_reg[43]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_44/rom_out_reg[44]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_44/rom_out_reg[44]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_45/rom_out_reg[45]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_45/rom_out_reg[45]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_46/rom_out_reg[46]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_46/rom_out_reg[46]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_47/rom_out_reg[47]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_47/rom_out_reg[47]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_48/rom_out_reg[48]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_48/rom_out_reg[48]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_49/rom_out_reg[49]_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_49/rom_out_reg[49]_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:43 ; elapsed = 00:08:51 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2639 ; free virtual = 5804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:50 ; elapsed = 00:08:58 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2621 ; free virtual = 5781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:59 ; elapsed = 00:09:07 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2686 ; free virtual = 5865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:00 ; elapsed = 00:09:08 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2656 ; free virtual = 5838
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:00 ; elapsed = 00:09:09 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2668 ; free virtual = 5850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:03 ; elapsed = 00:09:11 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2704 ; free virtual = 5894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:03 ; elapsed = 00:09:11 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2707 ; free virtual = 5897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:03 ; elapsed = 00:09:11 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2707 ; free virtual = 5897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:03 ; elapsed = 00:09:12 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2707 ; free virtual = 5897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |  1790|
|2     |DSP48E1      |   224|
|3     |LUT1         |  2855|
|4     |LUT2         |   122|
|5     |LUT3         |    12|
|6     |LUT4         |   124|
|7     |LUT5         |    11|
|8     |LUT6         |    15|
|9     |RAMB36E1     |     1|
|10    |RAMB36E1_1   |     1|
|11    |RAMB36E1_10  |     1|
|12    |RAMB36E1_100 |     1|
|13    |RAMB36E1_101 |     1|
|14    |RAMB36E1_102 |     1|
|15    |RAMB36E1_103 |     1|
|16    |RAMB36E1_104 |     1|
|17    |RAMB36E1_105 |     1|
|18    |RAMB36E1_106 |     1|
|19    |RAMB36E1_107 |     1|
|20    |RAMB36E1_108 |     1|
|21    |RAMB36E1_109 |     1|
|22    |RAMB36E1_11  |     1|
|23    |RAMB36E1_110 |     1|
|24    |RAMB36E1_111 |     1|
|25    |RAMB36E1_112 |     1|
|26    |RAMB36E1_113 |     1|
|27    |RAMB36E1_114 |     1|
|28    |RAMB36E1_115 |     1|
|29    |RAMB36E1_116 |     1|
|30    |RAMB36E1_117 |     1|
|31    |RAMB36E1_118 |     1|
|32    |RAMB36E1_119 |     1|
|33    |RAMB36E1_12  |     1|
|34    |RAMB36E1_120 |     1|
|35    |RAMB36E1_121 |     1|
|36    |RAMB36E1_122 |     1|
|37    |RAMB36E1_123 |     1|
|38    |RAMB36E1_124 |     1|
|39    |RAMB36E1_125 |     1|
|40    |RAMB36E1_126 |     1|
|41    |RAMB36E1_127 |     1|
|42    |RAMB36E1_128 |     1|
|43    |RAMB36E1_129 |     1|
|44    |RAMB36E1_13  |     1|
|45    |RAMB36E1_130 |     1|
|46    |RAMB36E1_131 |     1|
|47    |RAMB36E1_132 |     1|
|48    |RAMB36E1_133 |     1|
|49    |RAMB36E1_134 |     1|
|50    |RAMB36E1_135 |     1|
|51    |RAMB36E1_136 |     1|
|52    |RAMB36E1_137 |     1|
|53    |RAMB36E1_138 |     1|
|54    |RAMB36E1_139 |     1|
|55    |RAMB36E1_14  |     1|
|56    |RAMB36E1_140 |     1|
|57    |RAMB36E1_141 |     1|
|58    |RAMB36E1_142 |     1|
|59    |RAMB36E1_143 |     1|
|60    |RAMB36E1_144 |     1|
|61    |RAMB36E1_145 |     1|
|62    |RAMB36E1_146 |     1|
|63    |RAMB36E1_147 |     1|
|64    |RAMB36E1_148 |     1|
|65    |RAMB36E1_149 |     1|
|66    |RAMB36E1_15  |     1|
|67    |RAMB36E1_150 |     1|
|68    |RAMB36E1_151 |     1|
|69    |RAMB36E1_152 |     1|
|70    |RAMB36E1_153 |     1|
|71    |RAMB36E1_154 |     1|
|72    |RAMB36E1_155 |     1|
|73    |RAMB36E1_156 |     1|
|74    |RAMB36E1_157 |     1|
|75    |RAMB36E1_158 |     1|
|76    |RAMB36E1_159 |     1|
|77    |RAMB36E1_16  |     1|
|78    |RAMB36E1_160 |     1|
|79    |RAMB36E1_161 |     1|
|80    |RAMB36E1_162 |     1|
|81    |RAMB36E1_163 |     1|
|82    |RAMB36E1_164 |     1|
|83    |RAMB36E1_165 |     1|
|84    |RAMB36E1_166 |     1|
|85    |RAMB36E1_167 |     1|
|86    |RAMB36E1_168 |     1|
|87    |RAMB36E1_169 |     1|
|88    |RAMB36E1_17  |     1|
|89    |RAMB36E1_170 |     1|
|90    |RAMB36E1_171 |     1|
|91    |RAMB36E1_172 |     1|
|92    |RAMB36E1_173 |     1|
|93    |RAMB36E1_174 |     1|
|94    |RAMB36E1_175 |     1|
|95    |RAMB36E1_176 |     1|
|96    |RAMB36E1_177 |     1|
|97    |RAMB36E1_178 |     1|
|98    |RAMB36E1_179 |     1|
|99    |RAMB36E1_18  |     1|
|100   |RAMB36E1_180 |     1|
|101   |RAMB36E1_181 |     1|
|102   |RAMB36E1_182 |     1|
|103   |RAMB36E1_183 |     1|
|104   |RAMB36E1_184 |     1|
|105   |RAMB36E1_185 |     1|
|106   |RAMB36E1_186 |     1|
|107   |RAMB36E1_187 |     1|
|108   |RAMB36E1_188 |     1|
|109   |RAMB36E1_189 |     1|
|110   |RAMB36E1_19  |     1|
|111   |RAMB36E1_190 |     1|
|112   |RAMB36E1_191 |     1|
|113   |RAMB36E1_192 |     1|
|114   |RAMB36E1_193 |     1|
|115   |RAMB36E1_194 |     1|
|116   |RAMB36E1_195 |     1|
|117   |RAMB36E1_196 |     1|
|118   |RAMB36E1_197 |     1|
|119   |RAMB36E1_198 |     1|
|120   |RAMB36E1_199 |     1|
|121   |RAMB36E1_2   |     1|
|122   |RAMB36E1_20  |     1|
|123   |RAMB36E1_200 |     1|
|124   |RAMB36E1_201 |     1|
|125   |RAMB36E1_202 |     1|
|126   |RAMB36E1_203 |     1|
|127   |RAMB36E1_204 |     1|
|128   |RAMB36E1_205 |     1|
|129   |RAMB36E1_206 |     1|
|130   |RAMB36E1_207 |     1|
|131   |RAMB36E1_208 |     1|
|132   |RAMB36E1_209 |     1|
|133   |RAMB36E1_21  |     1|
|134   |RAMB36E1_210 |     1|
|135   |RAMB36E1_211 |     1|
|136   |RAMB36E1_212 |     1|
|137   |RAMB36E1_213 |     1|
|138   |RAMB36E1_214 |     1|
|139   |RAMB36E1_215 |     1|
|140   |RAMB36E1_216 |     1|
|141   |RAMB36E1_217 |     1|
|142   |RAMB36E1_218 |     1|
|143   |RAMB36E1_219 |     1|
|144   |RAMB36E1_22  |     1|
|145   |RAMB36E1_220 |     1|
|146   |RAMB36E1_221 |     1|
|147   |RAMB36E1_222 |     1|
|148   |RAMB36E1_223 |     1|
|149   |RAMB36E1_23  |     1|
|150   |RAMB36E1_24  |     1|
|151   |RAMB36E1_25  |     1|
|152   |RAMB36E1_26  |     1|
|153   |RAMB36E1_27  |     1|
|154   |RAMB36E1_28  |     1|
|155   |RAMB36E1_29  |     1|
|156   |RAMB36E1_3   |     1|
|157   |RAMB36E1_30  |     1|
|158   |RAMB36E1_31  |     1|
|159   |RAMB36E1_32  |     1|
|160   |RAMB36E1_33  |     1|
|161   |RAMB36E1_34  |     1|
|162   |RAMB36E1_35  |     1|
|163   |RAMB36E1_36  |     1|
|164   |RAMB36E1_37  |     1|
|165   |RAMB36E1_38  |     1|
|166   |RAMB36E1_39  |     1|
|167   |RAMB36E1_4   |     1|
|168   |RAMB36E1_40  |     1|
|169   |RAMB36E1_41  |     1|
|170   |RAMB36E1_42  |     1|
|171   |RAMB36E1_43  |     1|
|172   |RAMB36E1_44  |     1|
|173   |RAMB36E1_45  |     1|
|174   |RAMB36E1_46  |     1|
|175   |RAMB36E1_47  |     1|
|176   |RAMB36E1_48  |     1|
|177   |RAMB36E1_49  |     1|
|178   |RAMB36E1_5   |     1|
|179   |RAMB36E1_50  |     1|
|180   |RAMB36E1_51  |     1|
|181   |RAMB36E1_52  |     1|
|182   |RAMB36E1_53  |     1|
|183   |RAMB36E1_54  |     1|
|184   |RAMB36E1_55  |     1|
|185   |RAMB36E1_56  |     1|
|186   |RAMB36E1_57  |     1|
|187   |RAMB36E1_58  |     1|
|188   |RAMB36E1_59  |     1|
|189   |RAMB36E1_6   |     1|
|190   |RAMB36E1_60  |     1|
|191   |RAMB36E1_61  |     1|
|192   |RAMB36E1_62  |     1|
|193   |RAMB36E1_63  |     1|
|194   |RAMB36E1_64  |     1|
|195   |RAMB36E1_65  |     1|
|196   |RAMB36E1_66  |     1|
|197   |RAMB36E1_67  |     1|
|198   |RAMB36E1_68  |     1|
|199   |RAMB36E1_69  |     1|
|200   |RAMB36E1_7   |     1|
|201   |RAMB36E1_70  |     1|
|202   |RAMB36E1_71  |     1|
|203   |RAMB36E1_72  |     1|
|204   |RAMB36E1_73  |     1|
|205   |RAMB36E1_74  |     1|
|206   |RAMB36E1_75  |     1|
|207   |RAMB36E1_76  |     1|
|208   |RAMB36E1_77  |     1|
|209   |RAMB36E1_78  |     1|
|210   |RAMB36E1_79  |     1|
|211   |RAMB36E1_8   |     1|
|212   |RAMB36E1_80  |     1|
|213   |RAMB36E1_81  |     1|
|214   |RAMB36E1_82  |     1|
|215   |RAMB36E1_83  |     1|
|216   |RAMB36E1_84  |     1|
|217   |RAMB36E1_85  |     1|
|218   |RAMB36E1_86  |     1|
|219   |RAMB36E1_87  |     1|
|220   |RAMB36E1_88  |     1|
|221   |RAMB36E1_89  |     1|
|222   |RAMB36E1_9   |     1|
|223   |RAMB36E1_90  |     1|
|224   |RAMB36E1_91  |     1|
|225   |RAMB36E1_92  |     1|
|226   |RAMB36E1_93  |     1|
|227   |RAMB36E1_94  |     1|
|228   |RAMB36E1_95  |     1|
|229   |RAMB36E1_96  |     1|
|230   |RAMB36E1_97  |     1|
|231   |RAMB36E1_98  |     1|
|232   |RAMB36E1_99  |     1|
|233   |FDRE         |  3645|
|234   |FDSE         |     6|
+------+-------------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |  9028|
|2     |  u_2                    |rom_fire8_squeeze |   224|
|3     |  u_8                    |fire8_squeeze     |  4122|
|4     |    \genblk1[0].mac_i    |mac_111           |    30|
|5     |    \genblk1[100].mac_i  |mac_112           |     3|
|6     |    \genblk1[101].mac_i  |mac_113           |     5|
|7     |    \genblk1[102].mac_i  |mac_114           |     5|
|8     |    \genblk1[103].mac_i  |mac_115           |     6|
|9     |    \genblk1[104].mac_i  |mac_116           |    28|
|10    |    \genblk1[105].mac_i  |mac_117           |     4|
|11    |    \genblk1[106].mac_i  |mac_118           |     5|
|12    |    \genblk1[107].mac_i  |mac_119           |     7|
|13    |    \genblk1[108].mac_i  |mac_120           |    30|
|14    |    \genblk1[109].mac_i  |mac_121           |     4|
|15    |    \genblk1[10].mac_i   |mac_122           |     5|
|16    |    \genblk1[110].mac_i  |mac_123           |     5|
|17    |    \genblk1[111].mac_i  |mac_124           |     3|
|18    |    \genblk1[11].mac_i   |mac_125           |    29|
|19    |    \genblk1[12].mac_i   |mac_126           |     4|
|20    |    \genblk1[13].mac_i   |mac_127           |     6|
|21    |    \genblk1[14].mac_i   |mac_128           |     6|
|22    |    \genblk1[15].mac_i   |mac_129           |    30|
|23    |    \genblk1[16].mac_i   |mac_130           |    30|
|24    |    \genblk1[17].mac_i   |mac_131           |    32|
|25    |    \genblk1[18].mac_i   |mac_132           |     6|
|26    |    \genblk1[19].mac_i   |mac_133           |     5|
|27    |    \genblk1[1].mac_i    |mac_134           |     5|
|28    |    \genblk1[20].mac_i   |mac_135           |     6|
|29    |    \genblk1[21].mac_i   |mac_136           |     7|
|30    |    \genblk1[22].mac_i   |mac_137           |    29|
|31    |    \genblk1[23].mac_i   |mac_138           |    30|
|32    |    \genblk1[24].mac_i   |mac_139           |     6|
|33    |    \genblk1[25].mac_i   |mac_140           |     5|
|34    |    \genblk1[26].mac_i   |mac_141           |     4|
|35    |    \genblk1[27].mac_i   |mac_142           |     5|
|36    |    \genblk1[28].mac_i   |mac_143           |    29|
|37    |    \genblk1[29].mac_i   |mac_144           |     4|
|38    |    \genblk1[2].mac_i    |mac_145           |     4|
|39    |    \genblk1[30].mac_i   |mac_146           |     6|
|40    |    \genblk1[31].mac_i   |mac_147           |     6|
|41    |    \genblk1[32].mac_i   |mac_148           |     4|
|42    |    \genblk1[33].mac_i   |mac_149           |     6|
|43    |    \genblk1[34].mac_i   |mac_150           |     7|
|44    |    \genblk1[35].mac_i   |mac_151           |     9|
|45    |    \genblk1[36].mac_i   |mac_152           |    30|
|46    |    \genblk1[37].mac_i   |mac_153           |     7|
|47    |    \genblk1[38].mac_i   |mac_154           |     6|
|48    |    \genblk1[39].mac_i   |mac_155           |     3|
|49    |    \genblk1[3].mac_i    |mac_156           |    31|
|50    |    \genblk1[40].mac_i   |mac_157           |     4|
|51    |    \genblk1[41].mac_i   |mac_158           |     6|
|52    |    \genblk1[42].mac_i   |mac_159           |    28|
|53    |    \genblk1[43].mac_i   |mac_160           |     7|
|54    |    \genblk1[44].mac_i   |mac_161           |     4|
|55    |    \genblk1[45].mac_i   |mac_162           |     5|
|56    |    \genblk1[46].mac_i   |mac_163           |     4|
|57    |    \genblk1[47].mac_i   |mac_164           |     6|
|58    |    \genblk1[48].mac_i   |mac_165           |     5|
|59    |    \genblk1[49].mac_i   |mac_166           |    30|
|60    |    \genblk1[4].mac_i    |mac_167           |     4|
|61    |    \genblk1[50].mac_i   |mac_168           |     4|
|62    |    \genblk1[51].mac_i   |mac_169           |     7|
|63    |    \genblk1[52].mac_i   |mac_170           |    30|
|64    |    \genblk1[53].mac_i   |mac_171           |     5|
|65    |    \genblk1[54].mac_i   |mac_172           |     7|
|66    |    \genblk1[55].mac_i   |mac_173           |     7|
|67    |    \genblk1[56].mac_i   |mac_174           |     6|
|68    |    \genblk1[57].mac_i   |mac_175           |    27|
|69    |    \genblk1[58].mac_i   |mac_176           |    31|
|70    |    \genblk1[59].mac_i   |mac_177           |     7|
|71    |    \genblk1[5].mac_i    |mac_178           |    32|
|72    |    \genblk1[60].mac_i   |mac_179           |     4|
|73    |    \genblk1[61].mac_i   |mac_180           |     7|
|74    |    \genblk1[62].mac_i   |mac_181           |    32|
|75    |    \genblk1[63].mac_i   |mac_182           |    30|
|76    |    \genblk1[64].mac_i   |mac_183           |    31|
|77    |    \genblk1[65].mac_i   |mac_184           |    32|
|78    |    \genblk1[66].mac_i   |mac_185           |    28|
|79    |    \genblk1[67].mac_i   |mac_186           |     7|
|80    |    \genblk1[68].mac_i   |mac_187           |     6|
|81    |    \genblk1[69].mac_i   |mac_188           |     3|
|82    |    \genblk1[6].mac_i    |mac_189           |     5|
|83    |    \genblk1[70].mac_i   |mac_190           |     7|
|84    |    \genblk1[71].mac_i   |mac_191           |     5|
|85    |    \genblk1[72].mac_i   |mac_192           |     5|
|86    |    \genblk1[73].mac_i   |mac_193           |    31|
|87    |    \genblk1[74].mac_i   |mac_194           |     6|
|88    |    \genblk1[75].mac_i   |mac_195           |    29|
|89    |    \genblk1[76].mac_i   |mac_196           |    27|
|90    |    \genblk1[77].mac_i   |mac_197           |    31|
|91    |    \genblk1[78].mac_i   |mac_198           |     4|
|92    |    \genblk1[79].mac_i   |mac_199           |     5|
|93    |    \genblk1[7].mac_i    |mac_200           |     5|
|94    |    \genblk1[80].mac_i   |mac_201           |     5|
|95    |    \genblk1[81].mac_i   |mac_202           |     5|
|96    |    \genblk1[82].mac_i   |mac_203           |     4|
|97    |    \genblk1[83].mac_i   |mac_204           |     7|
|98    |    \genblk1[84].mac_i   |mac_205           |    28|
|99    |    \genblk1[85].mac_i   |mac_206           |    29|
|100   |    \genblk1[86].mac_i   |mac_207           |     5|
|101   |    \genblk1[87].mac_i   |mac_208           |     3|
|102   |    \genblk1[88].mac_i   |mac_209           |     4|
|103   |    \genblk1[89].mac_i   |mac_210           |    29|
|104   |    \genblk1[8].mac_i    |mac_211           |     4|
|105   |    \genblk1[90].mac_i   |mac_212           |     7|
|106   |    \genblk1[91].mac_i   |mac_213           |    32|
|107   |    \genblk1[92].mac_i   |mac_214           |     3|
|108   |    \genblk1[93].mac_i   |mac_215           |     5|
|109   |    \genblk1[94].mac_i   |mac_216           |    31|
|110   |    \genblk1[95].mac_i   |mac_217           |     5|
|111   |    \genblk1[96].mac_i   |mac_218           |     6|
|112   |    \genblk1[97].mac_i   |mac_219           |     4|
|113   |    \genblk1[98].mac_i   |mac_220           |     5|
|114   |    \genblk1[99].mac_i   |mac_221           |     5|
|115   |    \genblk1[9].mac_i    |mac_222           |     7|
|116   |  u_9                    |fire9Squeeze      |  4663|
|117   |    \genblk1[0].mac_i    |mac               |     7|
|118   |    \genblk1[100].mac_i  |mac_0             |    29|
|119   |    \genblk1[101].mac_i  |mac_1             |     7|
|120   |    \genblk1[102].mac_i  |mac_2             |     5|
|121   |    \genblk1[103].mac_i  |mac_3             |     3|
|122   |    \genblk1[104].mac_i  |mac_4             |     6|
|123   |    \genblk1[105].mac_i  |mac_5             |    29|
|124   |    \genblk1[106].mac_i  |mac_6             |     6|
|125   |    \genblk1[107].mac_i  |mac_7             |    29|
|126   |    \genblk1[108].mac_i  |mac_8             |    28|
|127   |    \genblk1[109].mac_i  |mac_9             |     6|
|128   |    \genblk1[10].mac_i   |mac_10            |     4|
|129   |    \genblk1[110].mac_i  |mac_11            |    28|
|130   |    \genblk1[111].mac_i  |mac_12            |    26|
|131   |    \genblk1[11].mac_i   |mac_13            |    28|
|132   |    \genblk1[12].mac_i   |mac_14            |    28|
|133   |    \genblk1[13].mac_i   |mac_15            |     5|
|134   |    \genblk1[14].mac_i   |mac_16            |    28|
|135   |    \genblk1[15].mac_i   |mac_17            |    28|
|136   |    \genblk1[16].mac_i   |mac_18            |     5|
|137   |    \genblk1[17].mac_i   |mac_19            |    26|
|138   |    \genblk1[18].mac_i   |mac_20            |     3|
|139   |    \genblk1[19].mac_i   |mac_21            |     3|
|140   |    \genblk1[1].mac_i    |mac_22            |    27|
|141   |    \genblk1[20].mac_i   |mac_23            |     5|
|142   |    \genblk1[21].mac_i   |mac_24            |    26|
|143   |    \genblk1[22].mac_i   |mac_25            |    28|
|144   |    \genblk1[23].mac_i   |mac_26            |     7|
|145   |    \genblk1[24].mac_i   |mac_27            |     5|
|146   |    \genblk1[25].mac_i   |mac_28            |     4|
|147   |    \genblk1[26].mac_i   |mac_29            |    28|
|148   |    \genblk1[27].mac_i   |mac_30            |     3|
|149   |    \genblk1[28].mac_i   |mac_31            |     3|
|150   |    \genblk1[29].mac_i   |mac_32            |     5|
|151   |    \genblk1[2].mac_i    |mac_33            |     5|
|152   |    \genblk1[30].mac_i   |mac_34            |    26|
|153   |    \genblk1[31].mac_i   |mac_35            |     3|
|154   |    \genblk1[32].mac_i   |mac_36            |    27|
|155   |    \genblk1[33].mac_i   |mac_37            |     3|
|156   |    \genblk1[34].mac_i   |mac_38            |    26|
|157   |    \genblk1[35].mac_i   |mac_39            |    28|
|158   |    \genblk1[36].mac_i   |mac_40            |    26|
|159   |    \genblk1[37].mac_i   |mac_41            |    23|
|160   |    \genblk1[38].mac_i   |mac_42            |    27|
|161   |    \genblk1[39].mac_i   |mac_43            |     2|
|162   |    \genblk1[3].mac_i    |mac_44            |     7|
|163   |    \genblk1[40].mac_i   |mac_45            |    27|
|164   |    \genblk1[41].mac_i   |mac_46            |     4|
|165   |    \genblk1[42].mac_i   |mac_47            |     6|
|166   |    \genblk1[43].mac_i   |mac_48            |    29|
|167   |    \genblk1[44].mac_i   |mac_49            |     7|
|168   |    \genblk1[45].mac_i   |mac_50            |     7|
|169   |    \genblk1[46].mac_i   |mac_51            |     3|
|170   |    \genblk1[47].mac_i   |mac_52            |    29|
|171   |    \genblk1[48].mac_i   |mac_53            |    29|
|172   |    \genblk1[49].mac_i   |mac_54            |    29|
|173   |    \genblk1[4].mac_i    |mac_55            |    24|
|174   |    \genblk1[50].mac_i   |mac_56            |    29|
|175   |    \genblk1[51].mac_i   |mac_57            |    26|
|176   |    \genblk1[52].mac_i   |mac_58            |    26|
|177   |    \genblk1[53].mac_i   |mac_59            |     3|
|178   |    \genblk1[54].mac_i   |mac_60            |    27|
|179   |    \genblk1[55].mac_i   |mac_61            |     4|
|180   |    \genblk1[56].mac_i   |mac_62            |     6|
|181   |    \genblk1[57].mac_i   |mac_63            |    29|
|182   |    \genblk1[58].mac_i   |mac_64            |     6|
|183   |    \genblk1[59].mac_i   |mac_65            |     6|
|184   |    \genblk1[5].mac_i    |mac_66            |    28|
|185   |    \genblk1[60].mac_i   |mac_67            |     6|
|186   |    \genblk1[61].mac_i   |mac_68            |    28|
|187   |    \genblk1[62].mac_i   |mac_69            |     6|
|188   |    \genblk1[63].mac_i   |mac_70            |     4|
|189   |    \genblk1[64].mac_i   |mac_71            |     4|
|190   |    \genblk1[65].mac_i   |mac_72            |     2|
|191   |    \genblk1[66].mac_i   |mac_73            |     4|
|192   |    \genblk1[67].mac_i   |mac_74            |     2|
|193   |    \genblk1[68].mac_i   |mac_75            |     8|
|194   |    \genblk1[69].mac_i   |mac_76            |    26|
|195   |    \genblk1[6].mac_i    |mac_77            |     9|
|196   |    \genblk1[70].mac_i   |mac_78            |     5|
|197   |    \genblk1[71].mac_i   |mac_79            |    27|
|198   |    \genblk1[72].mac_i   |mac_80            |     5|
|199   |    \genblk1[73].mac_i   |mac_81            |    29|
|200   |    \genblk1[74].mac_i   |mac_82            |    30|
|201   |    \genblk1[75].mac_i   |mac_83            |    28|
|202   |    \genblk1[76].mac_i   |mac_84            |    27|
|203   |    \genblk1[77].mac_i   |mac_85            |     5|
|204   |    \genblk1[78].mac_i   |mac_86            |    27|
|205   |    \genblk1[79].mac_i   |mac_87            |     4|
|206   |    \genblk1[7].mac_i    |mac_88            |    28|
|207   |    \genblk1[80].mac_i   |mac_89            |     4|
|208   |    \genblk1[81].mac_i   |mac_90            |    31|
|209   |    \genblk1[82].mac_i   |mac_91            |    29|
|210   |    \genblk1[83].mac_i   |mac_92            |     6|
|211   |    \genblk1[84].mac_i   |mac_93            |    28|
|212   |    \genblk1[85].mac_i   |mac_94            |     2|
|213   |    \genblk1[86].mac_i   |mac_95            |    25|
|214   |    \genblk1[87].mac_i   |mac_96            |    24|
|215   |    \genblk1[88].mac_i   |mac_97            |     4|
|216   |    \genblk1[89].mac_i   |mac_98            |     5|
|217   |    \genblk1[8].mac_i    |mac_99            |    30|
|218   |    \genblk1[90].mac_i   |mac_100           |     3|
|219   |    \genblk1[91].mac_i   |mac_101           |     4|
|220   |    \genblk1[92].mac_i   |mac_102           |     6|
|221   |    \genblk1[93].mac_i   |mac_103           |    29|
|222   |    \genblk1[94].mac_i   |mac_104           |    29|
|223   |    \genblk1[95].mac_i   |mac_105           |    28|
|224   |    \genblk1[96].mac_i   |mac_106           |    27|
|225   |    \genblk1[97].mac_i   |mac_107           |    30|
|226   |    \genblk1[98].mac_i   |mac_108           |    26|
|227   |    \genblk1[99].mac_i   |mac_109           |     6|
|228   |    \genblk1[9].mac_i    |mac_110           |    27|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:03 ; elapsed = 00:09:12 . Memory (MB): peak = 3275.883 ; gain = 1878.883 ; free physical = 2707 ; free virtual = 5897
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:45 ; elapsed = 00:08:52 . Memory (MB): peak = 3275.883 ; gain = 1397.328 ; free physical = 2765 ; free virtual = 5955
Synthesis Optimization Complete : Time (s): cpu = 00:09:04 ; elapsed = 00:09:12 . Memory (MB): peak = 3275.891 ; gain = 1878.883 ; free physical = 2765 ; free virtual = 5955
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/new_fire6_9_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.891 ; gain = 0.000 ; free physical = 2707 ; free virtual = 5881
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
332 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:12 ; elapsed = 00:09:19 . Memory (MB): peak = 3275.891 ; gain = 1886.883 ; free physical = 3078 ; free virtual = 6252
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3310.910 ; gain = 35.020 ; free physical = 1783 ; free virtual = 4957
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3342.926 ; gain = 32.012 ; free physical = 1772 ; free virtual = 4946

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 127dd3652

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1772 ; free virtual = 4946

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127dd3652

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1754 ; free virtual = 4928
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bb0b8786

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1754 ; free virtual = 4928
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1745e4b4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1752 ; free virtual = 4926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1745e4b4b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1752 ; free virtual = 4926
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d9247cd0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1977 ; free virtual = 5154
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: d9247cd0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1971 ; free virtual = 5153
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: d9247cd0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3342.926 ; gain = 0.000 ; free physical = 1958 ; free virtual = 5140
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: d9247cd0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 3350.754 ; gain = 7.828 ; free physical = 1851 ; free virtual = 5025
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Resynthesis, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: d9247cd0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 3350.754 ; gain = 7.828 ; free physical = 1851 ; free virtual = 5025
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              4  |
|  Sweep                        |               0  |               0  |                                              4  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              4  |
|  Sweep                        |               0  |               0  |                                              4  |
|  Resynthesis                  |               0  |               0  |                                              4  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3350.754 ; gain = 0.000 ; free physical = 1851 ; free virtual = 5025
Ending Logic Optimization Task | Checksum: d9247cd0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 3350.754 ; gain = 7.828 ; free physical = 1851 ; free virtual = 5025

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-4306.917 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 224 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 224 Total Ports: 448
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 162114195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1824 ; free virtual = 4998
Ending Power Optimization Task | Checksum: 162114195

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 3582.949 ; gain = 232.195 ; free physical = 1844 ; free virtual = 5018

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 162114195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1844 ; free virtual = 5018

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1844 ; free virtual = 5018
Ending Netlist Obfuscation Task | Checksum: 158fb9ad1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1844 ; free virtual = 5018
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:25 . Memory (MB): peak = 3582.949 ; gain = 272.039 ; free physical = 1845 ; free virtual = 5019
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1844 ; free virtual = 5018
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92bfadcd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1844 ; free virtual = 5018
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1845 ; free virtual = 5019

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 471541e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1805 ; free virtual = 4979

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c0a5b95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1788 ; free virtual = 4957

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c0a5b95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1783 ; free virtual = 4957
Phase 1 Placer Initialization | Checksum: c0a5b95a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1783 ; free virtual = 4957

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dbb4f91d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1770 ; free virtual = 4944
Phase 2 Global Placement | Checksum: d7b9d50b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:01 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1714 ; free virtual = 4892

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d7b9d50b

Time (s): cpu = 00:02:06 ; elapsed = 00:01:01 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1716 ; free virtual = 4891

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e156756e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:05 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4877

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 124115aad

Time (s): cpu = 00:02:13 ; elapsed = 00:01:05 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1701 ; free virtual = 4875

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fe155432

Time (s): cpu = 00:02:13 ; elapsed = 00:01:05 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1701 ; free virtual = 4875

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2018de0e1

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1710 ; free virtual = 4880

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c6946086

Time (s): cpu = 00:02:26 ; elapsed = 00:01:15 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1689 ; free virtual = 4865

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b2df96e8

Time (s): cpu = 00:02:26 ; elapsed = 00:01:16 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1684 ; free virtual = 4865

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e0a57721

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1684 ; free virtual = 4865

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fccdcec7

Time (s): cpu = 00:02:37 ; elapsed = 00:01:24 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1702 ; free virtual = 4877
Phase 3 Detail Placement | Checksum: 1fccdcec7

Time (s): cpu = 00:02:37 ; elapsed = 00:01:25 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1696 ; free virtual = 4877

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2168368e4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_8/clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2168368e4

Time (s): cpu = 00:02:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 1568 ; free virtual = 4750
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.418. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 175289053

Time (s): cpu = 00:12:27 ; elapsed = 00:11:16 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 675 ; free virtual = 3862
Phase 4.1 Post Commit Optimization | Checksum: 175289053

Time (s): cpu = 00:12:27 ; elapsed = 00:11:16 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 675 ; free virtual = 3862
Post Placement Optimization Initialization | Checksum: 191a750ca
INFO: [Place 46-33] Processed net u_8/clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.418. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e21adfbd

Time (s): cpu = 00:13:50 ; elapsed = 00:12:30 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 641 ; free virtual = 3828

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e21adfbd

Time (s): cpu = 00:13:50 ; elapsed = 00:12:30 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 640 ; free virtual = 3827

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 640 ; free virtual = 3827
Phase 4.4 Final Placement Cleanup | Checksum: 1adc4998c

Time (s): cpu = 00:13:51 ; elapsed = 00:12:31 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 635 ; free virtual = 3822
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1adc4998c

Time (s): cpu = 00:13:51 ; elapsed = 00:12:31 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 639 ; free virtual = 3825
Ending Placer Task | Checksum: 13435bd13

Time (s): cpu = 00:13:51 ; elapsed = 00:12:31 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 700 ; free virtual = 3887
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:56 ; elapsed = 00:12:35 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 684 ; free virtual = 3871
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 944b96e2 ConstDB: 0 ShapeSum: 9fea2631 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm8_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ifm9_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire9_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire9_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback8" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback8". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire8_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire8_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback9" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback9". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 111d8434c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:30 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 261 ; free virtual = 3442
Post Restoration Checksum: NetGraph: 80080812 NumContArr: 91d03b3a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 111d8434c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:30 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 225 ; free virtual = 3412

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 111d8434c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:30 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 190 ; free virtual = 3377

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 111d8434c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:30 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 190 ; free virtual = 3377
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c9cdbf85

Time (s): cpu = 00:02:35 ; elapsed = 00:01:37 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 175 ; free virtual = 3357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.407 | TNS=-4955.461| WHS=-0.006 | THS=-0.006 |

Phase 2 Router Initialization | Checksum: 17f90282a

Time (s): cpu = 00:02:38 ; elapsed = 00:01:39 . Memory (MB): peak = 3582.949 ; gain = 0.000 ; free physical = 167 ; free virtual = 3354

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 242f6bd92

Time (s): cpu = 00:03:50 ; elapsed = 00:02:11 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 464 ; free virtual = 3331

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10987.372| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14fef6b4c

Time (s): cpu = 00:04:07 ; elapsed = 00:02:25 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 456 ; free virtual = 3323

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.443 | TNS=-9369.372| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22e0f2da1

Time (s): cpu = 00:04:43 ; elapsed = 00:02:59 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 469 ; free virtual = 3342
Phase 4 Rip-up And Reroute | Checksum: 22e0f2da1

Time (s): cpu = 00:04:43 ; elapsed = 00:02:59 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 469 ; free virtual = 3342

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 22e0f2da1

Time (s): cpu = 00:04:45 ; elapsed = 00:03:00 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 469 ; free virtual = 3342
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10987.372| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 152f03719

Time (s): cpu = 00:04:55 ; elapsed = 00:03:05 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 441 ; free virtual = 3313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10953.516| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 8ad56913

Time (s): cpu = 00:04:58 ; elapsed = 00:03:08 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 443 ; free virtual = 3316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10935.520| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1c87aa8d8

Time (s): cpu = 00:04:59 ; elapsed = 00:03:09 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 441 ; free virtual = 3314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10912.868| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 1c857d714

Time (s): cpu = 00:05:01 ; elapsed = 00:03:09 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 441 ; free virtual = 3314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10906.602| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: be485f16

Time (s): cpu = 00:05:02 ; elapsed = 00:03:10 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 441 ; free virtual = 3314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10901.279| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 1ceb2a500

Time (s): cpu = 00:05:04 ; elapsed = 00:03:11 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 441 ; free virtual = 3314
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10882.701| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 17d32d15c

Time (s): cpu = 00:05:05 ; elapsed = 00:03:12 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 440 ; free virtual = 3313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10864.953| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 10592be80

Time (s): cpu = 00:05:07 ; elapsed = 00:03:13 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 439 ; free virtual = 3312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10804.166| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 1bf0b1273

Time (s): cpu = 00:05:09 ; elapsed = 00:03:15 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 438 ; free virtual = 3311
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10771.490| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 2045477e3

Time (s): cpu = 00:05:19 ; elapsed = 00:03:22 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 431 ; free virtual = 3305
Phase 5.1 TNS Cleanup | Checksum: 2045477e3

Time (s): cpu = 00:05:19 ; elapsed = 00:03:22 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 431 ; free virtual = 3305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2045477e3

Time (s): cpu = 00:05:19 ; elapsed = 00:03:22 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 431 ; free virtual = 3305
Phase 5 Delay and Skew Optimization | Checksum: 2045477e3

Time (s): cpu = 00:05:19 ; elapsed = 00:03:23 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 431 ; free virtual = 3305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 200bdeab6

Time (s): cpu = 00:05:21 ; elapsed = 00:03:24 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 435 ; free virtual = 3309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10706.071| WHS=0.130  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 200bdeab6

Time (s): cpu = 00:05:21 ; elapsed = 00:03:24 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 435 ; free virtual = 3309
Phase 6 Post Hold Fix | Checksum: 200bdeab6

Time (s): cpu = 00:05:21 ; elapsed = 00:03:24 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 435 ; free virtual = 3309

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 25effe2be

Time (s): cpu = 00:05:25 ; elapsed = 00:03:25 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 435 ; free virtual = 3309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.417 | TNS=-10706.071| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 25effe2be

Time (s): cpu = 00:05:25 ; elapsed = 00:03:25 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 435 ; free virtual = 3309

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.913306 %
  Global Horizontal Routing Utilization  = 0.547656 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 25effe2be

Time (s): cpu = 00:05:26 ; elapsed = 00:03:26 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 429 ; free virtual = 3303

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25effe2be

Time (s): cpu = 00:05:26 ; elapsed = 00:03:26 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 429 ; free virtual = 3303

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 223b1897c

Time (s): cpu = 00:05:27 ; elapsed = 00:03:27 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 431 ; free virtual = 3304

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3750.930 ; gain = 0.000 ; free physical = 502 ; free virtual = 3376
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.398. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 13e0b7161

Time (s): cpu = 00:01:56 ; elapsed = 00:01:49 . Memory (MB): peak = 3750.930 ; gain = 0.000 ; free physical = 497 ; free virtual = 3372
Phase 11 Incr Placement Change | Checksum: 223b1897c

Time (s): cpu = 00:07:24 ; elapsed = 00:05:17 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 493 ; free virtual = 3368

Phase 12 Build RT Design
WARNING: [Route 35-198] Port "ifm8_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm8_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm8_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ifm9_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm9_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm9_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire9_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire9_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback8" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback8". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire8_squeeze_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire8_squeeze_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback9" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback9". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 12add7e9c

Time (s): cpu = 00:07:54 ; elapsed = 00:05:47 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 490 ; free virtual = 3360
Post Restoration Checksum: NetGraph: 86dd1616 NumContArr: fe454d95 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1852263ab

Time (s): cpu = 00:07:56 ; elapsed = 00:05:49 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 451 ; free virtual = 3326

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1852263ab

Time (s): cpu = 00:07:56 ; elapsed = 00:05:49 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 417 ; free virtual = 3292

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: d9dd809b

Time (s): cpu = 00:07:56 ; elapsed = 00:05:49 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 417 ; free virtual = 3292
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 2c705bab6

Time (s): cpu = 00:08:08 ; elapsed = 00:05:56 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 413 ; free virtual = 3283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.400 | TNS=-10216.186| WHS=-0.006 | THS=-0.006 |

Phase 13 Router Initialization | Checksum: 21ed4c339

Time (s): cpu = 00:08:10 ; elapsed = 00:05:57 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 404 ; free virtual = 3279

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1baaf4cd7

Time (s): cpu = 00:08:35 ; elapsed = 00:06:15 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 361 ; free virtual = 3231

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-10628.938| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 17f5f8e09

Time (s): cpu = 00:09:14 ; elapsed = 00:06:52 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 269 ; free virtual = 3144

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9292.502| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 175ebe76f

Time (s): cpu = 00:09:39 ; elapsed = 00:07:16 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 674 ; free virtual = 3554
Phase 15 Rip-up And Reroute | Checksum: 175ebe76f

Time (s): cpu = 00:09:39 ; elapsed = 00:07:17 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 674 ; free virtual = 3554

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 175ebe76f

Time (s): cpu = 00:09:41 ; elapsed = 00:07:17 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 674 ; free virtual = 3554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9292.502| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 86e4b358

Time (s): cpu = 00:09:42 ; elapsed = 00:07:18 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 671 ; free virtual = 3550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9292.072| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 1e5e32e6e

Time (s): cpu = 00:09:43 ; elapsed = 00:07:19 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 671 ; free virtual = 3550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9290.965| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 18a74abe0

Time (s): cpu = 00:09:44 ; elapsed = 00:07:19 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 668 ; free virtual = 3547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9287.386| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 13b77b15a

Time (s): cpu = 00:09:45 ; elapsed = 00:07:20 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 587 ; free virtual = 3467
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9287.337| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: f66a4b57

Time (s): cpu = 00:09:46 ; elapsed = 00:07:21 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 512 ; free virtual = 3392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9291.618| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 15f95ba5e

Time (s): cpu = 00:09:48 ; elapsed = 00:07:22 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 669 ; free virtual = 3548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9262.597| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 19a89735a

Time (s): cpu = 00:09:50 ; elapsed = 00:07:23 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 665 ; free virtual = 3553
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9210.489| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 148858337

Time (s): cpu = 00:09:58 ; elapsed = 00:07:28 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 633 ; free virtual = 3521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9078.363| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 179140cf0

Time (s): cpu = 00:10:01 ; elapsed = 00:07:29 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 629 ; free virtual = 3517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9014.008| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 13c148540

Time (s): cpu = 00:10:03 ; elapsed = 00:07:30 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517
Phase 16.1 TNS Cleanup | Checksum: 13c148540

Time (s): cpu = 00:10:03 ; elapsed = 00:07:30 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 13c148540

Time (s): cpu = 00:10:03 ; elapsed = 00:07:30 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517
Phase 16 Delay and Skew Optimization | Checksum: 13c148540

Time (s): cpu = 00:10:03 ; elapsed = 00:07:31 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1930d865b

Time (s): cpu = 00:10:05 ; elapsed = 00:07:31 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9001.021| WHS=0.130  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1930d865b

Time (s): cpu = 00:10:05 ; elapsed = 00:07:32 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517
Phase 17 Post Hold Fix | Checksum: 1930d865b

Time (s): cpu = 00:10:05 ; elapsed = 00:07:32 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 637 ; free virtual = 3517

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 14b221027

Time (s): cpu = 00:10:08 ; elapsed = 00:07:33 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 615 ; free virtual = 3495
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.399 | TNS=-9001.021| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 14b221027

Time (s): cpu = 00:10:08 ; elapsed = 00:07:33 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 610 ; free virtual = 3490

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05283 %
  Global Horizontal Routing Utilization  = 0.612231 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 14b221027

Time (s): cpu = 00:10:09 ; elapsed = 00:07:34 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 585 ; free virtual = 3465

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 14b221027

Time (s): cpu = 00:10:10 ; elapsed = 00:07:34 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 585 ; free virtual = 3465

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: fc0ed27a

Time (s): cpu = 00:10:11 ; elapsed = 00:07:35 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 632 ; free virtual = 3525

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.398 | TNS=-8993.617| WHS=0.131  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: e74b0164

Time (s): cpu = 00:10:19 ; elapsed = 00:07:39 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 640 ; free virtual = 3525
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:19 ; elapsed = 00:07:39 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 974 ; free virtual = 3859

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:26 ; elapsed = 00:07:42 . Memory (MB): peak = 3750.930 ; gain = 167.980 ; free physical = 974 ; free virtual = 3859
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 14:52:37 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : squeeze_wrapper
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 u_2/rom_out_reg[52]_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_9/genblk1[52].mac_i/mul_out_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.564ns (67.173%)  route 0.764ns (32.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4102, unset)         0.508     0.508    u_2/clk
    RAMB36_X1Y20         RAMB36E1                                     r  u_2/rom_out_reg[52]_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      1.564     2.072 r  u_2/rom_out_reg[52]_0/DOADO[7]
                         net (fo=2, routed)           0.764     2.836    u_9/genblk1[52].mac_i/rom_out[52][7]
    DSP48_X0Y37          DSP48E1                                      r  u_9/genblk1[52].mac_i/mul_out_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=4102, unset)         0.483     3.683    u_9/genblk1[52].mac_i/clk
    DSP48_X0Y37          DSP48E1                                      r  u_9/genblk1[52].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.209     1.438    u_9/genblk1[52].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 -1.398    




exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 15:42:28 2020...
