{
  "design": {
    "design_info": {
      "boundary_crc": "0x1D2F4F9CB4AECAAB",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "PWMAudio_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "AUD_PWM": {
        "direction": "O"
      },
      "AUD_SD": {
        "direction": "O"
      },
      "SW": {
        "direction": "I",
        "left": "8",
        "right": "0"
      }
    },
    "components": {
      "PWMAudio_0": {
        "vlnv": "Daniel.Eisen:user:PWMAudio:1.0",
        "xci_name": "design_1_PWMAudio_0_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "PWMAudio_0/CLK100MHZ"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn"
        ]
      },
      "PWMAudio_0_AUD_PWM": {
        "ports": [
          "PWMAudio_0/AUD_PWM",
          "AUD_PWM"
        ]
      },
      "PWMAudio_0_AUD_SD": {
        "ports": [
          "PWMAudio_0/AUD_SD",
          "AUD_SD"
        ]
      },
      "SW_1": {
        "ports": [
          "SW",
          "PWMAudio_0/SW"
        ]
      }
    }
  }
}