// synthesis verilog_input_version verilog_2001
module top_module (
    input do_sub,
    input [7:0] a,
    input [7:0] b,
    output reg [7:0] out,
    output reg result_is_zero
);

    always @(*) begin
        // ALU Operation
        case (do_sub)
            1'b0: out = a + b;
            1'b1: out = a - b;
        endcase

        // FIX: Continuous logical evaluation replaces the broken if-statement.
        // This inherently covers both true and false paths, preventing latches.
        result_is_zero = (out == 8'd0);
    end

endmodule
