INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user1/project_1/project_1.srcs/sources_1/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user1/project_1/project_1.srcs/sources_1/new/and_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user1/project_1/project_1.srcs/sources_1/new/or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user1/project_1/project_1.srcs/sim_1/new/tb_and_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
