// Seed: 1596713541
module module_0;
  wire id_1;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output logic id_2,
    input tri0 id_3
);
  initial id_2 <= 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  initial id_1 = id_1;
  if (id_2[1]) wire id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
