`include "uvm_macros.svh"
import uvm_pkg::*;

typedef enum bit [1:0] 
{ baud =0, rst_assert=1}mode;


////////////////////
class transaction extends uvm_sequence_item;
  `uvm_object_utils(transaction)
  
  mode opertation_mode;
  rand logic [16:0] baud;
  constraint baud_rate {baud inside {4800,9600,144400,19200,38400};}
  logic tx_clk;
  real period;		
  
  function new(string name="transaction");
    super.new(name);
  endfunction
endclass
/////////////////////////
