// Seed: 293733248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output tri1 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd89,
    parameter id_6 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  inout wire _id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : id_5] id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_3,
      id_2,
      id_2,
      id_4,
      id_7,
      id_7
  );
  wire id_9, id_10;
  logic [{  1  ,  -1  ,  1  } : 1] id_11 = 1;
  integer id_12;
  assign id_12[id_6 : id_6] = -1;
endmodule
