# Processor Project Using VHDL
 Design of a simple six-instruction processor using VHDL and Quartus II
 
 ## Warning
 
 * **Observation**: Just use one of two *clock's* directives, `clk event and clk='1'` or `rising_edge(clk)`. Using both simultaneously will cause errors.
 * **Binary program**: The binary program using binary numbers opcodes was made to identify three numbers equal to five of an array.
 
 ## References
* [VAHID, Frank. **Sistemas Digitais**. Bookman Editora, 2009.][def]

[def]: https://books.google.com.br/books?hl=pt-BR&lr=&id=8xT9sD0kpfUC&oi=fnd&pg=PR7&dq=Sistemas+Digitais:+Projeto,+Otimiza%C3%A7%C3%A3o+e+HDL&ots=KGA6dZ1DY3&sig=XiLvQy0yNPjrvm5z88Pmiwl9N2c#v=onepage&q=Sistemas%20Digitais%3A%20Projeto%2C%20Otimiza%C3%A7%C3%A3o%20e%20HDL&f=false
