{
  "module_name": "otx2_reg.h",
  "hash_id": "acfd437b13d0c9b0d28c046db08b6a78e9004746337396f22ca9ba2effcaead2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/octeontx2/nic/otx2_reg.h",
  "human_readable_source": " \n \n\n#ifndef OTX2_REG_H\n#define OTX2_REG_H\n\n#include <rvu_struct.h>\n\n \n#define\tRVU_PF_VFX_PFVF_MBOX0\t\t    (0x00000)\n#define\tRVU_PF_VFX_PFVF_MBOX1\t\t    (0x00008)\n#define RVU_PF_VFX_PFVF_MBOXX(a, b)         (0x0 | (a) << 12 | (b) << 3)\n#define RVU_PF_VF_BAR4_ADDR                 (0x10)\n#define RVU_PF_BLOCK_ADDRX_DISC(a)          (0x200 | (a) << 3)\n#define RVU_PF_VFME_STATUSX(a)              (0x800 | (a) << 3)\n#define RVU_PF_VFTRPENDX(a)                 (0x820 | (a) << 3)\n#define RVU_PF_VFTRPEND_W1SX(a)             (0x840 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INTX(a)            (0x880 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INT_W1SX(a)        (0x8A0 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INT_ENA_W1SX(a)    (0x8C0 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INT_ENA_W1CX(a)    (0x8E0 | (a) << 3)\n#define RVU_PF_VFFLR_INTX(a)                (0x900 | (a) << 3)\n#define RVU_PF_VFFLR_INT_W1SX(a)            (0x920 | (a) << 3)\n#define RVU_PF_VFFLR_INT_ENA_W1SX(a)        (0x940 | (a) << 3)\n#define RVU_PF_VFFLR_INT_ENA_W1CX(a)        (0x960 | (a) << 3)\n#define RVU_PF_VFME_INTX(a)                 (0x980 | (a) << 3)\n#define RVU_PF_VFME_INT_W1SX(a)             (0x9A0 | (a) << 3)\n#define RVU_PF_VFME_INT_ENA_W1SX(a)         (0x9C0 | (a) << 3)\n#define RVU_PF_VFME_INT_ENA_W1CX(a)         (0x9E0 | (a) << 3)\n#define RVU_PF_PFAF_MBOX0                   (0xC00)\n#define RVU_PF_PFAF_MBOX1                   (0xC08)\n#define RVU_PF_PFAF_MBOXX(a)                (0xC00 | (a) << 3)\n#define RVU_PF_INT                          (0xc20)\n#define RVU_PF_INT_W1S                      (0xc28)\n#define RVU_PF_INT_ENA_W1S                  (0xc30)\n#define RVU_PF_INT_ENA_W1C                  (0xc38)\n#define RVU_PF_MSIX_VECX_ADDR(a)            (0x000 | (a) << 4)\n#define RVU_PF_MSIX_VECX_CTL(a)             (0x008 | (a) << 4)\n#define RVU_PF_MSIX_PBAX(a)                 (0xF0000 | (a) << 3)\n#define RVU_PF_VF_MBOX_ADDR                 (0xC40)\n#define RVU_PF_LMTLINE_ADDR                 (0xC48)\n\n \n#define\tRVU_VF_VFPF_MBOX0\t\t    (0x00000)\n#define\tRVU_VF_VFPF_MBOX1\t\t    (0x00008)\n#define\tRVU_VF_VFPF_MBOXX(a)\t\t    (0x00 | (a) << 3)\n#define\tRVU_VF_INT\t\t\t    (0x20)\n#define\tRVU_VF_INT_W1S\t\t\t    (0x28)\n#define\tRVU_VF_INT_ENA_W1S\t\t    (0x30)\n#define\tRVU_VF_INT_ENA_W1C\t\t    (0x38)\n#define\tRVU_VF_BLOCK_ADDRX_DISC(a)\t    (0x200 | (a) << 3)\n#define\tRVU_VF_MSIX_VECX_ADDR(a)\t    (0x000 | (a) << 4)\n#define\tRVU_VF_MSIX_VECX_CTL(a)\t\t    (0x008 | (a) << 4)\n#define\tRVU_VF_MSIX_PBAX(a)\t\t    (0xF0000 | (a) << 3)\n#define RVU_VF_MBOX_REGION                  (0xC0000)\n\n#define RVU_FUNC_BLKADDR_SHIFT\t\t20\n#define RVU_FUNC_BLKADDR_MASK\t\t0x1FULL\n\n \n#define NPA_LFBASE\t\t\t(BLKTYPE_NPA << RVU_FUNC_BLKADDR_SHIFT)\n#define NPA_LF_AURA_OP_ALLOCX(a)\t(NPA_LFBASE | 0x10 | (a) << 3)\n#define NPA_LF_AURA_OP_FREE0            (NPA_LFBASE | 0x20)\n#define NPA_LF_AURA_OP_FREE1            (NPA_LFBASE | 0x28)\n#define NPA_LF_AURA_OP_CNT              (NPA_LFBASE | 0x30)\n#define NPA_LF_AURA_OP_LIMIT            (NPA_LFBASE | 0x50)\n#define NPA_LF_AURA_OP_INT              (NPA_LFBASE | 0x60)\n#define NPA_LF_AURA_OP_THRESH           (NPA_LFBASE | 0x70)\n#define NPA_LF_POOL_OP_PC               (NPA_LFBASE | 0x100)\n#define NPA_LF_POOL_OP_AVAILABLE        (NPA_LFBASE | 0x110)\n#define NPA_LF_POOL_OP_PTR_START0       (NPA_LFBASE | 0x120)\n#define NPA_LF_POOL_OP_PTR_START1       (NPA_LFBASE | 0x128)\n#define NPA_LF_POOL_OP_PTR_END0         (NPA_LFBASE | 0x130)\n#define NPA_LF_POOL_OP_PTR_END1         (NPA_LFBASE | 0x138)\n#define NPA_LF_POOL_OP_INT              (NPA_LFBASE | 0x160)\n#define NPA_LF_POOL_OP_THRESH           (NPA_LFBASE | 0x170)\n#define NPA_LF_ERR_INT                  (NPA_LFBASE | 0x200)\n#define NPA_LF_ERR_INT_W1S              (NPA_LFBASE | 0x208)\n#define NPA_LF_ERR_INT_ENA_W1C          (NPA_LFBASE | 0x210)\n#define NPA_LF_ERR_INT_ENA_W1S          (NPA_LFBASE | 0x218)\n#define NPA_LF_RAS                      (NPA_LFBASE | 0x220)\n#define NPA_LF_RAS_W1S                  (NPA_LFBASE | 0x228)\n#define NPA_LF_RAS_ENA_W1C              (NPA_LFBASE | 0x230)\n#define NPA_LF_RAS_ENA_W1S              (NPA_LFBASE | 0x238)\n#define NPA_LF_QINTX_CNT(a)             (NPA_LFBASE | 0x300 | (a) << 12)\n#define NPA_LF_QINTX_INT(a)             (NPA_LFBASE | 0x310 | (a) << 12)\n#define NPA_LF_QINTX_INT_W1S(a)         (NPA_LFBASE | 0x318 | (a) << 12)\n#define NPA_LF_QINTX_ENA_W1S(a)         (NPA_LFBASE | 0x320 | (a) << 12)\n#define NPA_LF_QINTX_ENA_W1C(a)         (NPA_LFBASE | 0x330 | (a) << 12)\n#define NPA_LF_AURA_BATCH_FREE0         (NPA_LFBASE | 0x400)\n\n \n#define\tNIX_LFBASE\t\t\t(BLKTYPE_NIX << RVU_FUNC_BLKADDR_SHIFT)\n#define\tNIX_LF_RX_SECRETX(a)\t\t(NIX_LFBASE | 0x0 | (a) << 3)\n#define\tNIX_LF_CFG\t\t\t(NIX_LFBASE | 0x100)\n#define\tNIX_LF_GINT\t\t\t(NIX_LFBASE | 0x200)\n#define\tNIX_LF_GINT_W1S\t\t\t(NIX_LFBASE | 0x208)\n#define\tNIX_LF_GINT_ENA_W1C\t\t(NIX_LFBASE | 0x210)\n#define\tNIX_LF_GINT_ENA_W1S\t\t(NIX_LFBASE | 0x218)\n#define\tNIX_LF_ERR_INT\t\t\t(NIX_LFBASE | 0x220)\n#define\tNIX_LF_ERR_INT_W1S\t\t(NIX_LFBASE | 0x228)\n#define\tNIX_LF_ERR_INT_ENA_W1C\t\t(NIX_LFBASE | 0x230)\n#define\tNIX_LF_ERR_INT_ENA_W1S\t\t(NIX_LFBASE | 0x238)\n#define\tNIX_LF_RAS\t\t\t(NIX_LFBASE | 0x240)\n#define\tNIX_LF_RAS_W1S\t\t\t(NIX_LFBASE | 0x248)\n#define\tNIX_LF_RAS_ENA_W1C\t\t(NIX_LFBASE | 0x250)\n#define\tNIX_LF_RAS_ENA_W1S\t\t(NIX_LFBASE | 0x258)\n#define\tNIX_LF_SQ_OP_ERR_DBG\t\t(NIX_LFBASE | 0x260)\n#define\tNIX_LF_MNQ_ERR_DBG\t\t(NIX_LFBASE | 0x270)\n#define\tNIX_LF_SEND_ERR_DBG\t\t(NIX_LFBASE | 0x280)\n#define\tNIX_LF_TX_STATX(a)\t\t(NIX_LFBASE | 0x300 | (a) << 3)\n#define\tNIX_LF_RX_STATX(a)\t\t(NIX_LFBASE | 0x400 | (a) << 3)\n#define\tNIX_LF_OP_SENDX(a)\t\t(NIX_LFBASE | 0x800 | (a) << 3)\n#define\tNIX_LF_RQ_OP_INT\t\t(NIX_LFBASE | 0x900)\n#define\tNIX_LF_RQ_OP_OCTS\t\t(NIX_LFBASE | 0x910)\n#define\tNIX_LF_RQ_OP_PKTS\t\t(NIX_LFBASE | 0x920)\n#define\tNIX_LF_OP_IPSEC_DYNO_CN\t\t(NIX_LFBASE | 0x980)\n#define\tNIX_LF_SQ_OP_INT\t\t(NIX_LFBASE | 0xa00)\n#define\tNIX_LF_SQ_OP_OCTS\t\t(NIX_LFBASE | 0xa10)\n#define\tNIX_LF_SQ_OP_PKTS\t\t(NIX_LFBASE | 0xa20)\n#define\tNIX_LF_SQ_OP_STATUS\t\t(NIX_LFBASE | 0xa30)\n#define\tNIX_LF_CQ_OP_INT\t\t(NIX_LFBASE | 0xb00)\n#define\tNIX_LF_CQ_OP_DOOR\t\t(NIX_LFBASE | 0xb30)\n#define\tNIX_LF_CQ_OP_STATUS\t\t(NIX_LFBASE | 0xb40)\n#define\tNIX_LF_QINTX_CNT(a)\t\t(NIX_LFBASE | 0xC00 | (a) << 12)\n#define\tNIX_LF_QINTX_INT(a)\t\t(NIX_LFBASE | 0xC10 | (a) << 12)\n#define\tNIX_LF_QINTX_INT_W1S(a)\t\t(NIX_LFBASE | 0xC18 | (a) << 12)\n#define\tNIX_LF_QINTX_ENA_W1S(a)\t\t(NIX_LFBASE | 0xC20 | (a) << 12)\n#define\tNIX_LF_QINTX_ENA_W1C(a)\t\t(NIX_LFBASE | 0xC30 | (a) << 12)\n#define\tNIX_LF_CINTX_CNT(a)\t\t(NIX_LFBASE | 0xD00 | (a) << 12)\n#define\tNIX_LF_CINTX_WAIT(a)\t\t(NIX_LFBASE | 0xD10 | (a) << 12)\n#define\tNIX_LF_CINTX_INT(a)\t\t(NIX_LFBASE | 0xD20 | (a) << 12)\n#define\tNIX_LF_CINTX_INT_W1S(a)\t\t(NIX_LFBASE | 0xD30 | (a) << 12)\n#define\tNIX_LF_CINTX_ENA_W1S(a)\t\t(NIX_LFBASE | 0xD40 | (a) << 12)\n#define\tNIX_LF_CINTX_ENA_W1C(a)\t\t(NIX_LFBASE | 0xD50 | (a) << 12)\n\n \n#define NIX_AF_SMQX_CFG(a)\t\t(0x700 | (a) << 16)\n#define NIX_AF_TL1X_SCHEDULE(a)\t\t(0xC00 | (a) << 16)\n#define NIX_AF_TL1X_CIR(a)\t\t(0xC20 | (a) << 16)\n#define NIX_AF_TL1X_TOPOLOGY(a)\t\t(0xC80 | (a) << 16)\n#define NIX_AF_TL2X_PARENT(a)\t\t(0xE88 | (a) << 16)\n#define NIX_AF_TL2X_SCHEDULE(a)\t\t(0xE00 | (a) << 16)\n#define NIX_AF_TL2X_TOPOLOGY(a)\t\t(0xE80 | (a) << 16)\n#define NIX_AF_TL2X_CIR(a)              (0xE20 | (a) << 16)\n#define NIX_AF_TL2X_PIR(a)              (0xE30 | (a) << 16)\n#define NIX_AF_TL3X_PARENT(a)\t\t(0x1088 | (a) << 16)\n#define NIX_AF_TL3X_SCHEDULE(a)\t\t(0x1000 | (a) << 16)\n#define NIX_AF_TL3X_SHAPE(a)\t\t(0x1010 | (a) << 16)\n#define NIX_AF_TL3X_CIR(a)\t\t(0x1020 | (a) << 16)\n#define NIX_AF_TL3X_PIR(a)\t\t(0x1030 | (a) << 16)\n#define NIX_AF_TL3X_TOPOLOGY(a)\t\t(0x1080 | (a) << 16)\n#define NIX_AF_TL4X_PARENT(a)\t\t(0x1288 | (a) << 16)\n#define NIX_AF_TL4X_SCHEDULE(a)\t\t(0x1200 | (a) << 16)\n#define NIX_AF_TL4X_SHAPE(a)\t\t(0x1210 | (a) << 16)\n#define NIX_AF_TL4X_CIR(a)\t\t(0x1220 | (a) << 16)\n#define NIX_AF_TL4X_PIR(a)\t\t(0x1230 | (a) << 16)\n#define NIX_AF_TL4X_TOPOLOGY(a)\t\t(0x1280 | (a) << 16)\n#define NIX_AF_MDQX_SCHEDULE(a)\t\t(0x1400 | (a) << 16)\n#define NIX_AF_MDQX_SHAPE(a)\t\t(0x1410 | (a) << 16)\n#define NIX_AF_MDQX_CIR(a)\t\t(0x1420 | (a) << 16)\n#define NIX_AF_MDQX_PIR(a)\t\t(0x1430 | (a) << 16)\n#define NIX_AF_MDQX_PARENT(a)\t\t(0x1480 | (a) << 16)\n#define NIX_AF_TL3_TL2X_LINKX_CFG(a, b)\t(0x1700 | (a) << 16 | (b) << 3)\n\n \n#define LMT_LFBASE\t\t\tBIT_ULL(RVU_FUNC_BLKADDR_SHIFT)\n#define LMT_LF_LMTLINEX(a)\t\t(LMT_LFBASE | 0x000 | (a) << 12)\n#define LMT_LF_LMTCANCEL\t\t(LMT_LFBASE | 0x400)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}