digraph IDCT_row {
  subgraph main {
    n_in_0 [label=IN, color=black];
    n_in_1 [label=IN, color=black];
    n_in_2 [label=IN, color=black];
    n_in_3 [label=IN, color=black];
    n_in_4 [label=IN, color=black];
    n_in_5 [label=IN, color=black];
    n_in_6 [label=IN, color=black];
    n_in_7 [label=IN, color=black];
    n_c128_0 [label=C128, color=black];
    n_c128_1 [label=C128, color=black];
    n_c128_2 [label=C128, color=black];
    n_c181_0 [label=C181, color=black];
    n_c181_1 [label=C181, color=black];
    n_w7 [label=W7, color=black];
    n_w1_sub_w7 [label=W1_sub_W7, color=black];
    n_w1_add_w7 [label=W1_add_W7, color=black];
    n_w3 [label=W3, color=black];
    n_w3_sub_w5 [label=W3_sub_W5, color=black];
    n_w3_add_w5 [label=W3_add_W5, color=black];
    n_w6 [label=W6, color=black];
    n_w2_sub_w6 [label=W2_sub_W6, color=black];
    n_w2_add_w6 [label=W2_add_W6, color=black];
    n_x1_0 [label=SHL_11, color=black];
    n_t0_0 [label=SHL_11, color=black];
    n_x0_0 [label=ADD, color=black];
    d_x0_0 [label=dup_2, color=black];
    d_x1_0 [label=dup_2, color=black];
    d_x2_0 [label=dup_2, color=black];
    d_x3_0 [label=dup_2, color=black];
    d_x4_0 [label=dup_2, color=black];
    d_x5_0 [label=dup_2, color=black];
    d_x6_0 [label=dup_2, color=black];
    d_x7_0 [label=dup_2, color=black];
    n_t8_1 [label=ADD, color=black];
    n_x8_1 [label=MUL, color=black];
    d_x8_1 [label=dup_2, color=black];
    n_t4_1 [label=MUL, color=black];
    n_x4_1 [label=ADD, color=black];
    d_x4_1 [label=dup_2, color=black];
    n_t5_1 [label=MUL, color=black];
    n_x5_1 [label=SUB, color=black];
    d_x5_1 [label=dup_2, color=black];
    n_t8_2 [label=ADD, color=black];
    n_x8_2 [label=MUL, color=black];
    d_x8_2 [label=dup_2, color=black];
    n_t6_1 [label=MUL, color=black];
    n_x6_1 [label=SUB, color=black];
    d_x6_1 [label=dup_2, color=black];
    n_t7_1 [label=MUL, color=black];
    n_x7_1 [label=SUB, color=black];
    d_x7_1 [label=dup_2, color=black];
    n_x8_3 [label=ADD, color=black];
    d_x8_3 [label=dup_2, color=black];
    n_x0_1 [label=SUB, color=black];
    d_x0_1 [label=dup_2, color=black];
    n_t1_1 [label=ADD, color=black];
    n_x1_1 [label=MUL, color=black];
    d_x1_1 [label=dup_2, color=black];
    n_t2_1 [label=MUL, color=black];
    n_x2_1 [label=SUB, color=black];
    d_x2_1 [label=dup_2, color=black];
    n_t3_1 [label=MUL, color=black];
    n_x3_1 [label=ADD, color=black];
    d_x3_1 [label=dup_2, color=black];
    n_x1_2 [label=ADD, color=black];
    d_x1_2 [label=dup_2, color=black];
    n_x4_2 [label=SUB, color=black];
    d_x4_2 [label=dup_2, color=black];
    n_x6_2 [label=ADD, color=black];
    d_x6_2 [label=dup_2, color=black];
    n_x5_2 [label=SUB, color=black];
    d_x5_2 [label=dup_2, color=black];
    n_x7_2 [label=ADD, color=black];
    d_x7_2 [label=dup_2, color=black];
    n_x8_4 [label=SUB, color=black];
    d_x8_4 [label=dup_2, color=black];
    n_x3_2 [label=ADD, color=black];
    d_x3_2 [label=dup_2, color=black];
    n_x0_2 [label=SUB, color=black];
    d_x0_2 [label=dup_2, color=black];
    n_u2_2 [label=ADD, color=black];
    n_v2_2 [label=MUL, color=black];
    n_w2_2 [label=ADD, color=black];
    n_x2_2 [label=SHR_8, color=black];
    d_x2_2 [label=dup_2, color=black];
    n_u4_3 [label=SUB, color=black];
    n_v4_3 [label=MUL, color=black];
    n_w4_3 [label=ADD, color=black];
    n_x4_3 [label=SHR_8, color=black];
    d_x4_3 [label=dup_2, color=black];
    n_tmp_0 [label=ADD, color=black];
    n_shr_0 [label=SHR_8, color=black];
    n_tmp_1 [label=ADD, color=black];
    n_shr_1 [label=SHR_8, color=black];
    n_tmp_2 [label=ADD, color=black];
    n_shr_2 [label=SHR_8, color=black];
    n_tmp_3 [label=ADD, color=black];
    n_shr_3 [label=SHR_8, color=black];
    n_tmp_4 [label=SUB, color=black];
    n_shr_4 [label=SHR_8, color=black];
    n_tmp_5 [label=SUB, color=black];
    n_shr_5 [label=SHR_8, color=black];
    n_tmp_6 [label=SUB, color=black];
    n_shr_6 [label=SHR_8, color=black];
    n_tmp_7 [label=SUB, color=black];
    n_shr_7 [label=SHR_8, color=black];
    n_out_0 [label=OUT, color=black];
    n_out_1 [label=OUT, color=black];
    n_out_2 [label=OUT, color=black];
    n_out_3 [label=OUT, color=black];
    n_out_4 [label=OUT, color=black];
    n_out_5 [label=OUT, color=black];
    n_out_6 [label=OUT, color=black];
    n_out_7 [label=OUT, color=black];
    delay_INT16_2_114 [label=delay_INT16_2, color=red];
    delay_INT16_3_115 [label=delay_INT16_3, color=red];
    delay_INT16_6_116 [label=delay_INT16_6, color=red];
    delay_INT16_1_117 [label=delay_INT16_1, color=red];
    delay_INT16_6_118 [label=delay_INT16_6, color=red];
    delay_INT16_1_119 [label=delay_INT16_1, color=red];
    delay_INT16_1_120 [label=delay_INT16_1, color=red];
    delay_INT16_1_121 [label=delay_INT16_1, color=red];
    delay_INT16_1_122 [label=delay_INT16_1, color=red];
    delay_INT16_1_123 [label=delay_INT16_1, color=red];

    n_in_0 -> delay_INT16_2_114;
    n_in_4 -> delay_INT16_3_115;
    n_c128_0 -> n_x0_0;
    n_c128_1 -> n_w2_2;
    n_c128_2 -> n_w4_3;
    n_c181_0 -> n_v2_2;
    n_c181_1 -> n_v4_3;
    n_w3 -> n_x8_2;
    n_w6 -> n_x1_1;
    n_w7 -> n_x8_1;
    n_w1_sub_w7 -> n_t4_1;
    n_w1_add_w7 -> n_t5_1;
    n_w3_sub_w5 -> n_t6_1;
    n_w3_add_w5 -> n_t7_1;
    n_w2_sub_w6 -> n_t3_1;
    n_w2_add_w6 -> n_t2_1;
    n_t0_0 -> n_x0_0;
    n_x0_0 -> d_x0_0;
    d_x0_0 -> n_x8_3;
    d_x0_0 -> n_x0_1;
    n_x0_1 -> delay_INT16_6_116;
    d_x0_1 -> n_x3_2;
    d_x0_1 -> n_x0_2;
    n_x0_2 -> d_x0_2;
    d_x0_2 -> n_tmp_2;
    d_x0_2 -> n_tmp_5;
    n_x1_0 -> d_x1_0;
    d_x1_0 -> n_x8_3;
    d_x1_0 -> n_x0_1;
    n_t1_1 -> n_x1_1;
    n_x1_1 -> d_x1_1;
    d_x1_1 -> n_x2_1;
    d_x1_1 -> n_x3_1;
    n_x1_2 -> d_x1_2;
    d_x1_2 -> n_tmp_0;
    d_x1_2 -> n_tmp_7;
    n_in_6 -> d_x2_0;
    d_x2_0 -> n_t1_1;
    d_x2_0 -> delay_INT16_1_117;
    n_t2_1 -> n_x2_1;
    n_x2_1 -> delay_INT16_6_118;
    d_x2_1 -> n_x3_2;
    d_x2_1 -> n_x0_2;
    n_u2_2 -> n_v2_2;
    n_v2_2 -> n_w2_2;
    n_w2_2 -> n_x2_2;
    n_x2_2 -> d_x2_2;
    d_x2_2 -> n_tmp_1;
    d_x2_2 -> n_tmp_6;
    n_in_2 -> d_x3_0;
    d_x3_0 -> n_t1_1;
    d_x3_0 -> delay_INT16_1_119;
    n_t3_1 -> n_x3_1;
    n_x3_1 -> d_x3_1;
    d_x3_1 -> n_x7_2;
    d_x3_1 -> n_x8_4;
    n_x3_2 -> d_x3_2;
    d_x3_2 -> n_tmp_1;
    d_x3_2 -> n_tmp_6;
    n_in_1 -> d_x4_0;
    d_x4_0 -> n_t8_1;
    d_x4_0 -> delay_INT16_1_120;
    n_t4_1 -> n_x4_1;
    n_x4_1 -> d_x4_1;
    d_x4_1 -> n_x1_2;
    d_x4_1 -> n_x4_2;
    n_x4_2 -> d_x4_2;
    d_x4_2 -> n_u2_2;
    d_x4_2 -> n_u4_3;
    n_u4_3 -> n_v4_3;
    n_v4_3 -> n_w4_3;
    n_w4_3 -> n_x4_3;
    n_x4_3 -> d_x4_3;
    d_x4_3 -> n_tmp_2;
    d_x4_3 -> n_tmp_5;
    n_t5_1 -> delay_INT16_1_121;
    n_in_7 -> d_x5_0;
    d_x5_0 -> n_t8_1;
    d_x5_0 -> n_t5_1;
    n_x5_1 -> d_x5_1;
    d_x5_1 -> n_x6_2;
    d_x5_1 -> n_x5_2;
    n_x5_2 -> d_x5_2;
    d_x5_2 -> n_u2_2;
    d_x5_2 -> n_u4_3;
    n_in_5 -> d_x6_0;
    d_x6_0 -> n_t8_2;
    d_x6_0 -> delay_INT16_1_122;
    n_t6_1 -> n_x6_1;
    n_x6_1 -> d_x6_1;
    d_x6_1 -> n_x1_2;
    d_x6_1 -> n_x4_2;
    n_x6_2 -> d_x6_2;
    d_x6_2 -> n_tmp_3;
    d_x6_2 -> n_tmp_4;
    n_in_3 -> d_x7_0;
    d_x7_0 -> n_t8_2;
    d_x7_0 -> delay_INT16_1_123;
    n_t7_1 -> n_x7_1;
    n_x7_1 -> d_x7_1;
    d_x7_1 -> n_x6_2;
    d_x7_1 -> n_x5_2;
    n_x7_2 -> d_x7_2;
    d_x7_2 -> n_tmp_0;
    d_x7_2 -> n_tmp_7;
    n_t8_1 -> n_x8_1;
    n_x8_1 -> d_x8_1;
    d_x8_1 -> n_x4_1;
    d_x8_1 -> n_x5_1;
    n_t8_2 -> n_x8_2;
    n_x8_2 -> d_x8_2;
    d_x8_2 -> n_x6_1;
    d_x8_2 -> n_x7_1;
    n_x8_3 -> d_x8_3;
    d_x8_3 -> n_x7_2;
    d_x8_3 -> n_x8_4;
    n_x8_4 -> d_x8_4;
    d_x8_4 -> n_tmp_3;
    d_x8_4 -> n_tmp_4;
    n_tmp_0 -> n_shr_0;
    n_tmp_1 -> n_shr_1;
    n_tmp_2 -> n_shr_2;
    n_tmp_3 -> n_shr_3;
    n_tmp_4 -> n_shr_4;
    n_tmp_5 -> n_shr_5;
    n_tmp_6 -> n_shr_6;
    n_tmp_7 -> n_shr_7;
    n_shr_0 -> n_out_0;
    n_shr_1 -> n_out_1;
    n_shr_2 -> n_out_2;
    n_shr_3 -> n_out_3;
    n_shr_4 -> n_out_4;
    n_shr_5 -> n_out_5;
    n_shr_6 -> n_out_6;
    n_shr_7 -> n_out_7;
    delay_INT16_2_114 -> n_t0_0;
    delay_INT16_3_115 -> n_x1_0;
    delay_INT16_6_116 -> d_x0_1;
    delay_INT16_1_117 -> n_t2_1;
    delay_INT16_6_118 -> d_x2_1;
    delay_INT16_1_119 -> n_t3_1;
    delay_INT16_1_120 -> n_t4_1;
    delay_INT16_1_121 -> n_x5_1;
    delay_INT16_1_122 -> n_t6_1;
    delay_INT16_1_123 -> n_t7_1;
  }
}
