# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {top_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:22 on Jun 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." top_7_1200mv_100c_slow.vo 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:26:23 on Jun 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim {C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:23 on Jun 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim" C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt 
# -- Compiling module top_vlg_tst
# 
# Top level modules:
# 	top_vlg_tst
# End time: 09:26:23 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test2
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test2 
# Start time: 09:26:23 on Jun 03,2021
# ** Error: (vsim-3170) Could not find 'test2'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/gate_work
#             C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:28 on Jun 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim" C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt 
# -- Compiling module top_vlg_tst
# 
# Top level modules:
# 	top_vlg_tst
# End time: 09:26:28 on Jun 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.top_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.top_vlg_tst 
# Start time: 09:26:23 on Jun 03,2021
# Loading work.top_vlg_tst
# Loading work.top
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from top_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3017) C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt(69): [TFMPC] - Too few port connections. Expected 37, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /top_vlg_tst/i1 File: top_7_1200mv_100c_slow.vo
# ** Warning: (vsim-3722) C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt(69): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt(69): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt(69): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt(69): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10040 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from top_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /top_vlg_tst File: C:/Users/admin/Desktop/isle3/simple-team24/processor_final/top/simulation/modelsim/top_test2.vt
add wave -position end  sim:/top_vlg_tst/EX_instr
add wave -position end  sim:/top_vlg_tst/ID_instr
add wave -position end  sim:/top_vlg_tst/IF_instr
add wave -position end  sim:/top_vlg_tst/IF_instr_add
add wave -position end  sim:/top_vlg_tst/MEM_instr
add wave -position end  sim:/top_vlg_tst/WB_instr
add wave -position end  sim:/top_vlg_tst/WB_writedata
add wave -position end  sim:/top_vlg_tst/branch_dst
add wave -position end  sim:/top_vlg_tst/clock
add wave -position end  sim:/top_vlg_tst/eachvec
add wave -position end  sim:/top_vlg_tst/exec
add wave -position end  sim:/top_vlg_tst/in
add wave -position end  sim:/top_vlg_tst/instr_LED
add wave -position end  sim:/top_vlg_tst/instr_selector
add wave -position end  sim:/top_vlg_tst/is_branch0
add wave -position end  sim:/top_vlg_tst/is_branch_hazard
add wave -position end  sim:/top_vlg_tst/is_data_stall_hazard
add wave -position end  sim:/top_vlg_tst/is_jump
add wave -position end  sim:/top_vlg_tst/is_out
add wave -position end  sim:/top_vlg_tst/is_predict_miss
add wave -position end  sim:/top_vlg_tst/o
add wave -position end  sim:/top_vlg_tst/out
add wave -position end  sim:/top_vlg_tst/outdata_LED
add wave -position end  sim:/top_vlg_tst/outdata_selector
add wave -position end  sim:/top_vlg_tst/phase1
add wave -position end  sim:/top_vlg_tst/phase2
add wave -position end  sim:/top_vlg_tst/predict_dst
add wave -position end  sim:/top_vlg_tst/rad0
add wave -position end  sim:/top_vlg_tst/rad1
add wave -position end  sim:/top_vlg_tst/rbd0
add wave -position end  sim:/top_vlg_tst/reset
add wave -position end  sim:/top_vlg_tst/s
add wave -position end  sim:/top_vlg_tst/selector_clock
add wave -position end  sim:/top_vlg_tst/z
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: PC-B074  ProcessID: 3144
#           Attempting to use alternate WLF file "./wlftte0ih8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftte0ih8
run
# Running testbench
#  Note : Cycloneive PLL locked to incoming clock
# Time: 177862  Instance: top_vlg_tst.i1.\inst4|altpll_component|auto_generated|pll1 
run
run
run
# End time: 11:24:22 on Jun 03,2021, Elapsed time: 1:57:59
# Errors: 1, Warnings: 8
