verilog work "../Lab6_sup/bad_ALU.v"
