
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1095241743                       # Number of ticks simulated
final_tick                               398678964888                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188834                       # Simulator instruction rate (inst/s)
host_op_rate                                   249378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35764                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345480                       # Number of bytes of host memory used
host_seconds                                 30624.15                       # Real time elapsed on the host
sim_insts                                  5782878069                       # Number of instructions simulated
sim_ops                                    7636990348                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        63744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         9728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        15744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        23808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        23936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14848                       # Number of bytes read from this memory
system.physmem.bytes_read::total               251904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       126208                       # Number of bytes written to this memory
system.physmem.bytes_written::total            126208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          498                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           76                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          123                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          496                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          116                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1968                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             986                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  986                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1519299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58200850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2454253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8882057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3389206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13439955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1636168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14374909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3038599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     21737667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1519299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     57967111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3038599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     21854536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3389206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     13556824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               229998538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1519299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2454253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3389206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1636168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3038599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1519299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3038599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3389206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19984629                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         115233008                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              115233008                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         115233008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1519299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58200850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2454253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8882057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3389206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13439955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1636168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14374909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3038599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     21737667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1519299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     57967111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3038599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     21854536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3389206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     13556824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              345231546                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2626480                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          205904                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       167923                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21717                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83773                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78516                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20562                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          958                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2000979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1218237                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             205904                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99078                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               249899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67579                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         65260                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124791                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2361216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.993245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2111317     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13074      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20989      0.89%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31779      1.35%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13061      0.55%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15492      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16092      0.68%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11436      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          127976      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2361216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078395                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463829                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976010                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        90853                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248229                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1374                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44749                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33410                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1476865                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44749                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1981020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          39122                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36053                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244735                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15525                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1474304                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2575                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1304                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2017096                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6871667                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6871667                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          348098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          326                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44607                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4146                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15883                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1469770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1374205                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2013                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       221841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       507968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2361216                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1776333     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236981     10.04%     85.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131063      5.55%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86147      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78686      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24196      1.02%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17715      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6117      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3978      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2361216                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            384     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1380     40.96%     52.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1605     47.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1131654     82.35%     82.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25290      1.84%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       135897      9.89%     94.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81211      5.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1374205                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.523212                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3369                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5115007                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1692001                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1349270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1377574                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6451                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30565                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5484                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1126                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44749                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          28850                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1594                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1470095                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148668                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25272                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354343                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128821                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19861                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209880                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183692                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81059                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515649                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349379                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1349270                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798161                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2023633                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513718                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394420                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       251969                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22125                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2316467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.376660                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1822390     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235108     10.15%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97651      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50185      2.17%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37364      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21346      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13062      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11081      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28280      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2316467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28280                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3759486                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2987370                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.626475                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.626475                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380738                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380738                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6147132                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1843591                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1399906                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2626480                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          239598                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       199462                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23209                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        91852                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           85278                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           25424                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1068                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2075158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1314065                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             239598                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       110702                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               272929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          65358                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         57458                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           130211                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2447472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.660216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.039924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2174543     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           16519      0.67%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20811      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           33261      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13635      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           18071      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           21086      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9842      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          139704      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2447472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091224                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.500314                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2063113                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70899                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           271602                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          143                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         41711                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        36331                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1605144                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         41711                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2065656                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           5520                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        59190                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           269179                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6212                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1594441                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           764                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4379                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2228013                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7410193                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7410193                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1836153                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          391860                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            23004                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       150414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        77274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17340                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1554878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1483139                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1829                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       205299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       429152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2447472                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.605988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.328222                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1820464     74.38%     74.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       284861     11.64%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       117383      4.80%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        65448      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        88915      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        27672      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        27134      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        14416      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1179      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2447472                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          10351     79.03%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1417     10.82%     89.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1329     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1249339     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20144      1.36%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       136540      9.21%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        76935      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1483139                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.564687                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              13097                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008831                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5428676                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1760581                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1442259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1496236                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1075                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31089                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         41711                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           4158                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          510                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1555262                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       150414                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        77274                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13471                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26416                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1455801                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       133746                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        27338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              210654                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          205398                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             76908                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.554278                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1442302                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1442259                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           864113                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2320854                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549122                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372325                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1068172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1316118                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       239155                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23201                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2405761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547069                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.366647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1848080     76.82%     76.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       283105     11.77%     88.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       102402      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        51162      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        46578      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19717      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        19362      0.80%     98.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9186      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        26169      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2405761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1068172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1316118                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                195070                       # Number of memory references committed
system.switch_cpus1.commit.loads               119325                       # Number of loads committed
system.switch_cpus1.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            190806                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1184845                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27153                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        26169                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3934852                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3152262                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 179008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1068172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1316118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1068172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.458855                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.458855                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406693                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406693                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6547901                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2017411                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1483291                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2626479                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          216895                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       177452                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22978                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        88671                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           83308                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21871                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1042                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2079648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1212566                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             216895                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       105179                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               251797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63627                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         46989                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           128903                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2418820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.962681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2167023     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11709      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18309      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24440      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25850      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21839      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11820      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18432      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          119398      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2418820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082580                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461670                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2058482                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        68638                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           251154                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          391                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40150                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        35505                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1486029                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40150                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2064585                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          15592                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        39809                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           245466                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13213                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1484489                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1758                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2072864                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6901516                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6901516                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1764466                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          308398                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            41757                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       139942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          892                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        30406                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1481392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1396597                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          319                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       182484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       443314                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2418820                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577388                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.263369                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1818558     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       254296     10.51%     85.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       126870      5.25%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        89183      3.69%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        70798      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        29173      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18983      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9615      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1344      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2418820                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            326     13.01%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           906     36.17%     49.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1273     50.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1175163     84.14%     84.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20707      1.48%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       126537      9.06%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        74016      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1396597                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.531737                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2505                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5214838                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1664253                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1373160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1399102                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2797                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25256                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1455                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40150                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12493                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1380                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1481758                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       139942                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74387                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26080                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1375390                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       118847                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21207                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              192838                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          195181                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73991                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.523663                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1373234                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1373160                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           789657                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2127496                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.522814                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371167                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1028561                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1265597                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       216162                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23041                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2378670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.532061                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.365849                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1851029     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       265893     11.18%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96402      4.05%     93.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        45723      1.92%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44259      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22770      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        16537      0.70%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8833      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27224      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2378670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1028561                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1265597                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                187618                       # Number of memory references committed
system.switch_cpus2.commit.loads               114686                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182536                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1140257                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        26053                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27224                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3833192                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3003676                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 207659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1028561                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1265597                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1028561                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.553547                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.553547                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391612                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391612                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6187369                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1915184                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1376727                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2626473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          214915                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       176094                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22805                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        86973                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81880                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21636                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2054836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1227581                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             214915                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103516                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               268704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65749                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55156                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128157                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2421287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2152583     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           28698      1.19%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           33276      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           18219      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20616      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11866      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8020      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20977      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127032      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2421287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081826                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467388                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2037790                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72785                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           266225                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2252                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42231                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34869                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1498317                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42231                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2041550                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16070                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47090                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           264764                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9578                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1496421                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2046                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4620                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2081751                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6965734                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6965734                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1743256                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338495                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27698                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       143313                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        76766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16305                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1492679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1399894                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1944                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       206814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       484604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2421287                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578161                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270143                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1833069     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       235720      9.74%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       127273      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        87759      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77268      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        39493      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9776      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6274      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4655      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2421287                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            355     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1448     45.87%     57.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1354     42.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1172900     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21844      1.56%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       128833      9.20%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        76147      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1399894                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532994                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3157                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002255                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5226176                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1699904                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1374718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1403051                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3453                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27953                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42231                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11778                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1203                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1493064                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       143313                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        76766                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25766                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1377621                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120672                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22273                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              196787                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          191850                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             76115                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524514                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1374797                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1374718                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           817919                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2145382                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523408                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381246                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1023352                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1255563                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       237514                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22777                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2379056                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527757                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347066                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1866294     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       238014     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        99683      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        59491      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        41217      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26813      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14240      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        11095      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22209      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2379056                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1023352                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1255563                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                189987                       # Number of memory references committed
system.switch_cpus3.commit.loads               115360                       # Number of loads committed
system.switch_cpus3.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            179658                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1132008                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25563                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22209                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3849924                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3028387                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 205186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1023352                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1255563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1023352                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.566539                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.566539                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.389630                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.389630                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6212368                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1910815                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1395626                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2626480                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          203217                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       179306                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18196                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       130496                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          124249                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12864                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          597                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2097663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1152596                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             203217                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       137113                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               254813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59292                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         30781                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           128839                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        17680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2424239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.537848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.798478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2169426     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           36879      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20590      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           36255      1.50%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12560      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           33343      1.38%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5745      0.24%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9905      0.41%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           99536      4.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2424239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077372                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438837                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2081284                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        47955                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           254117                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          315                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40565                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20676                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          418                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1299077                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40565                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2083517                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          26476                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15166                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           251980                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6532                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1296404                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1128                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4622                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1711085                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5892063                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5892063                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1353258                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          357817                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            17653                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       224293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        40146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          371                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8927                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1287266                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1193576                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1209                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       253275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       537437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2424239                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.492351                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.115037                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1905098     78.59%     78.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167124      6.89%     85.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       166637      6.87%     92.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        98700      4.07%     96.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        54712      2.26%     98.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14679      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16527      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          423      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          339      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2424239                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2266     58.46%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           889     22.94%     81.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          721     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       941655     78.89%     78.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9865      0.83%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       202414     16.96%     96.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        39554      3.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1193576                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.454439                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3876                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003247                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4816476                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1540749                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1160424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1197452                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1116                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        49887                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1643                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40565                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          20042                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          850                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1287460                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       224293                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        40146                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8330                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        19282                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1176050                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       198973                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17526                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              238499                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          177368                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             39526                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.447767                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1160989                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1160424                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           699929                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1566372                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.441817                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.446847                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       908672                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1030933                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       256573                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        17880                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2383674                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.432497                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.296081                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1995592     83.72%     83.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       155273      6.51%     90.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96470      4.05%     94.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        31254      1.31%     95.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        50059      2.10%     97.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10620      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6777      0.28%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6072      0.25%     98.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31557      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2383674                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       908672                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1030933                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                212905                       # Number of memory references committed
system.switch_cpus4.commit.loads               174402                       # Number of loads committed
system.switch_cpus4.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            157401                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           903460                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13686                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31557                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3639610                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2615615                       # The number of ROB writes
system.switch_cpus4.timesIdled                  48236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 202241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             908672                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1030933                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       908672                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.890460                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.890460                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.345966                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.345966                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5448757                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1522586                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1360772                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2626480                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          206276                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       168204                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21665                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83496                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78670                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20592                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2000822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1220858                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             206276                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        99262                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               250459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67647                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         64446                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124795                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2360922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.995427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2110463     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13149      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20941      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31825      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13091      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15521      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           16242      0.69%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11494      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          128196      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2360922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078537                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464827                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1975725                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        90197                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           248754                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1378                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44867                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33512                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1480233                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44867                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1980747                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          37828                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        36853                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           245253                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15362                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1477626                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          822                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2542                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7891                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1151                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2021788                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6888020                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6888020                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1671316                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          350442                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          331                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            44738                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       149016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        83011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4117                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15964                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1472838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1376737                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2017                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       223163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       511793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2360922                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.583135                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268991                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1775542     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       237004     10.04%     85.24% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       130855      5.54%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        86234      3.65%     94.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        79084      3.35%     97.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        24314      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17771      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6155      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3963      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2360922                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            395     11.62%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1401     41.21%     52.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1604     47.18%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1133746     82.35%     82.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        25326      1.84%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       136126      9.89%     94.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        81386      5.91%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1376737                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.524176                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3400                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002470                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5119806                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1696398                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1351602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1380137                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6402                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        30745                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5615                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1123                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44867                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          27268                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1557                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1473168                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       149016                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        83011                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          178                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25136                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1356625                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       128811                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20105                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              210027                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          184029                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             81216                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.516518                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1351700                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1351602                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           799509                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2028725                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514606                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394094                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1001348                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1221005                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       253350                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22077                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2316055                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527192                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378147                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1821570     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       235244     10.16%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97742      4.22%     93.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        50149      2.17%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        37392      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21375      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13101      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11075      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28407      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2316055                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1001348                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1221005                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                195663                       # Number of memory references committed
system.switch_cpus5.commit.loads               118267                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            169594                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1103855                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23802                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28407                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3762003                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2993606                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 265558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1001348                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1221005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1001348                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.622944                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.622944                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.381251                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.381251                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6156961                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1846789                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1402670                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2626480                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          203001                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       179158                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18306                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       129585                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          123693                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           12827                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          596                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2096652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1152330                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             203001                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       136520                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               254454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59696                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         30996                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           128795                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        17769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2423379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.538050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.799869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2168925     89.50%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           36827      1.52%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20546      0.85%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           35970      1.48%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12593      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           33041      1.36%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5620      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10084      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           99773      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2423379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077290                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438735                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2079945                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        48519                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           253722                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          328                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40862                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        20625                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          415                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1298989                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1698                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40862                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2082273                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          26741                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        15300                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251518                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6682                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1296046                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1097                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4803                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1710785                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5890763                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5890763                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1350532                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          360243                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            17917                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       224374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        40058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          355                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8903                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1286878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1191716                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1216                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       255445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       544585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2423379                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.491758                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.114681                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1904968     78.61%     78.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       167447      6.91%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       165755      6.84%     92.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        98250      4.05%     96.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        55105      2.27%     98.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        14636      0.60%     99.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16446      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          443      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          329      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2423379                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2256     58.19%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     58.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           902     23.27%     81.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          719     18.55%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       940390     78.91%     78.91% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         9866      0.83%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       201893     16.94%     96.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        39479      3.31%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1191716                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.453731                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3877                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.003253                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4811904                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1542531                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1158347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1195593                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1010                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        50659                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1557                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40862                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          20187                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          884                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1287072                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       224374                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        40058                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10893                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        19343                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1173996                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       198365                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17720                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              237814                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          176862                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             39449                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.446985                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1158917                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1158347                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           698689                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1564859                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.441026                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.446487                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       906362                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1028623                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       258490                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        17991                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2382517                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431738                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.294414                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1995048     83.74%     83.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       155104      6.51%     90.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96238      4.04%     94.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        31352      1.32%     95.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        49944      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        10575      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6807      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         6098      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        31351      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2382517                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       906362                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1028623                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212212                       # Number of memory references committed
system.switch_cpus6.commit.loads               173711                       # Number of loads committed
system.switch_cpus6.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            157016                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           901533                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13685                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        31351                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3638266                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2615128                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 203101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             906362                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1028623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       906362                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.897827                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.897827                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.345086                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.345086                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5438575                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1520408                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1359804                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2626480                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          216395                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       177118                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23101                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88917                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83270                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21862                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1052                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2079546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1209569                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             216395                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       105132                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               251540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63668                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46825                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           128971                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2418218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2166678     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11745      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18502      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24540      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25770      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21862      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11647      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18356      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119118      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2418218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082390                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.460529                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2058369                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        68475                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           250906                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          392                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40071                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35362                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1482817                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40071                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2064465                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15416                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        39830                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245219                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13212                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1481256                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1752                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5809                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2068128                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6886478                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6886478                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1761728                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          306400                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            41742                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       139748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          890                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        30313                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1478078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1393735                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          320                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       180771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       440590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2418218                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576348                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261984                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1818905     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       253860     10.50%     85.71% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       126923      5.25%     90.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89026      3.68%     94.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70645      2.92%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        29036      1.20%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18878      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9637      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1308      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2418218                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            326     13.08%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           900     36.12%     49.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1266     50.80%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1172868     84.15%     84.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20658      1.48%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          173      0.01%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126241      9.06%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        73795      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1393735                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.530647                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2492                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001788                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5208500                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1659222                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1370516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1396227                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2697                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25221                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1356                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40071                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12278                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1360                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1478440                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       139748                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74160                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          183                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26167                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1372740                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       118702                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20995                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              192472                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          194823                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             73770                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522654                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1370588                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1370516                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           788203                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2123012                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521807                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371266                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1026895                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1263646                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       214795                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23161                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2378147                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.531357                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.365102                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1851353     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       265416     11.16%     89.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96192      4.04%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        45912      1.93%     94.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        43986      1.85%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22782      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16454      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8884      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27168      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2378147                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1026895                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1263646                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                187331                       # Number of memory references committed
system.switch_cpus7.commit.loads               114527                       # Number of loads committed
system.switch_cpus7.commit.membars                174                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            182290                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1138465                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26016                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27168                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3829407                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2996962                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 208262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1026895                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1263646                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1026895                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.557691                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.557691                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.390978                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.390978                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6175560                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1911472                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1373379                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           348                       # number of misc regfile writes
system.l2.replacements                           1974                       # number of replacements
system.l2.tagsinuse                      32748.757204                       # Cycle average of tags in use
system.l2.total_refs                           730928                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34726                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.048436                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2038.930287                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.746458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    220.656656                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.817492                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     33.063395                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.222181                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     64.276155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.840769                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     66.130052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.750049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    104.422154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.746347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    219.211903                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.748890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    104.099034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.218352                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     64.081411                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4763.360675                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2242.445975                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2824.887497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3561.557429                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4376.238474                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4775.594778                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4326.991252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2813.719538                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006734                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001009                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002018                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.003187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.003177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001956                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145366                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.068434                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.086209                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.108690                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.133552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.145740                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.132049                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.085868                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999413                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          590                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          339                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          393                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          588                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          406                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          335                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3330                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1717                       # number of Writeback hits
system.l2.Writeback_hits::total                  1717                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          588                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          409                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          338                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3345                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          590                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          270                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          342                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          393                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          407                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          588                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          409                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          338                       # number of overall hits
system.l2.overall_hits::total                    3345                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           76                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          115                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          116                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1850                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 118                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          498                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           76                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          116                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1968                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          498                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           76                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          115                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          123                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          186                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          496                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          187                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          116                       # number of overall misses
system.l2.overall_misses::total                  1968                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2128642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     65972562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3192246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     11364380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4303460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     17477036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2158953                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18507502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3726103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     27846026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2042241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     65710814                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3983270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     28334448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4480216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     17676534                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       278904433                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      9046610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      8598627                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17645237                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2128642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     75019172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3192246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     11364380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4303460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     17477036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2158953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18507502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3726103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     27846026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2042241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     74309441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3983270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     28334448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4480216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     17676534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        296549670                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2128642                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     75019172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3192246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     11364380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4303460                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     17477036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2158953                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18507502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3726103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     27846026                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2042241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     74309441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3983270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     28334448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4480216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     17676534                       # number of overall miss cycles
system.l2.overall_miss_latency::total       296549670                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1026                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5180                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1717                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1717                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               133                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1088                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1084                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          596                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          454                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5313                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1088                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1084                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          596                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          454                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5313                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.426070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.221574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.253304                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.238372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.315254                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.426901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.315346                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.257206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.357143                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887218                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.457721                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.219653                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.251641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.238372                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.313659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.457565                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.313758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.255507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370412                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.457721                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.219653                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.251641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.238372                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.313659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.457565                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.313758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.255507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370412                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 163741.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150622.287671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152011.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149531.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148395.172414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151974.226087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154210.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150467.495935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 143311.653846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149709.817204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 157095.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150024.689498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153202.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151521.112299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154490.206897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152383.913793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150759.152973                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 150776.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 148252.189655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149535.906780                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 163741.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150640.907631                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152011.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149531.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148395.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151974.226087                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154210.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150467.495935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 143311.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149709.817204                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 157095.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149817.421371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153202.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151521.112299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154490.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152383.913793                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150685.807927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 163741.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150640.907631                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152011.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149531.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148395.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151974.226087                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154210.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150467.495935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 143311.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149709.817204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 157095.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149817.421371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153202.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151521.112299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154490.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152383.913793                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150685.807927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  986                       # number of writebacks
system.l2.writebacks::total                       986                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1850                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            118                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1968                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1372117                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     40455690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1968255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      6941007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2615946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10787491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1344245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     11339615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2213249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     17009561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1285974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     40210968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2471077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     17439056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2794672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10918416                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    171167339                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5552587                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      5219427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10772014                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1372117                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     46008277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1968255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      6941007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2615946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10787491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1344245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     11339615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2213249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     17009561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1285974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     45430395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2471077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     17439056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2794672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10918416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    181939353                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1372117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     46008277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1968255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      6941007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2615946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10787491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1344245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     11339615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2213249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     17009561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1285974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     45430395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2471077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     17439056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2794672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10918416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    181939353                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.426070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.221574                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.253304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238372                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.315254                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.426901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.315346                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.257206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.357143                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.887218                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.457721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.219653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.251641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.238372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.313659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.457565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.313758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.255507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.457721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.219653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.251641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.238372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.313659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.457565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.313758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.255507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370412                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105547.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92364.589041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93726.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91329.039474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90205.034483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93804.269565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96017.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92191.991870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 85124.961538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91449.252688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 98921.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91805.863014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95041.423077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93256.983957                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst        96368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94124.275862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92522.885946                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 92543.116667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 89990.120690                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91288.254237                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 105547.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92386.098394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93726.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91329.039474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90205.034483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93804.269565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96017.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92191.991870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 85124.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91449.252688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 98921.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91593.538306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95041.423077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93256.983957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst        96368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94124.275862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92448.858232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 105547.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92386.098394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93726.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91329.039474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90205.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93804.269565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96017.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92191.991870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 85124.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91449.252688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 98921.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91593.538306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95041.423077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93256.983957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst        96368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94124.275862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92448.858232                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745766                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132703                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.252988                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745766                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020426                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804080                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124773                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124773                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124773                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124773                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124773                       # number of overall hits
system.cpu0.icache.overall_hits::total         124773                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2825544                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2825544                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2825544                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2825544                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2825544                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2825544                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124791                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124791                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124791                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124791                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156974.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156974.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156974.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156974.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156974.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156974.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2244229                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2244229                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2244229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2244229                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2244229                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2244229                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       172633                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       172633                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       172633                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       172633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       172633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       172633                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1088                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036018                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1344                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              93032.751488                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.921411                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.078589                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.741881                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.258119                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94630                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94630                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76448                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76448                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171078                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171078                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171078                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171078                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2456                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2456                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          449                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2905                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2905                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2905                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    308544360                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    308544360                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     79748806                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     79748806                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    388293166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    388293166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    388293166                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    388293166                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97086                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173983                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025297                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025297                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005839                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005839                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016697                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016697                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016697                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016697                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125628.811075                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125628.811075                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 177614.267261                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 177614.267261                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133663.740448                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133663.740448                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133663.740448                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133663.740448                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          546                       # number of writebacks
system.cpu0.dcache.writebacks::total              546                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1428                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1428                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          389                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1817                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1028                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1088                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1088                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1088                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1088                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    110241933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    110241933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9573484                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9573484                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    119815417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    119815417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    119815417                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    119815417                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010589                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010589                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006253                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006253                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006253                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006253                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107239.234436                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107239.234436                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 159558.066667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159558.066667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110124.464154                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110124.464154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110124.464154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110124.464154                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               467.198259                       # Cycle average of tags in use
system.cpu1.icache.total_refs               749856657                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1568737.776151                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.198259                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019548                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.748715                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       130182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         130182                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       130182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          130182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       130182                       # number of overall hits
system.cpu1.icache.overall_hits::total         130182                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           29                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           29                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           29                       # number of overall misses
system.cpu1.icache.overall_misses::total           29                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4457502                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4457502                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4457502                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4457502                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4457502                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4457502                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       130211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       130211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       130211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       130211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       130211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       130211                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000223                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000223                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153706.965517                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153706.965517                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153706.965517                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153706.965517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153706.965517                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153706.965517                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           23                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           23                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           23                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3590655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3590655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3590655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3590655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3590655                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3590655                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156115.434783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156115.434783                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156115.434783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156115.434783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156115.434783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156115.434783                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   346                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               108861440                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              180832.956811                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   116.694105                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   139.305895                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.455836                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.544164                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       102745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         102745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        75359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         75359                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          184                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       178104                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          178104                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       178104                       # number of overall hits
system.cpu1.dcache.overall_hits::total         178104                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           12                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          887                       # number of overall misses
system.cpu1.dcache.overall_misses::total          887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     83464781                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     83464781                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1078031                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1078031                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     84542812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     84542812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     84542812                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     84542812                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       103620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       103620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        75371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        75371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       178991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       178991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       178991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       178991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008444                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008444                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000159                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004956                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004956                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004956                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004956                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95388.321143                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95388.321143                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89835.916667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89835.916667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95313.204059                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95313.204059                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95313.204059                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95313.204059                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu1.dcache.writebacks::total               78                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          541                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     29694957                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     29694957                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       208406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       208406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     29903363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     29903363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     29903363                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     29903363                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001933                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001933                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001933                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001933                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86574.218659                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86574.218659                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69468.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69468.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86425.904624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86425.904624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86425.904624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86425.904624                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.627995                       # Cycle average of tags in use
system.cpu2.icache.total_refs               746408539                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1475115.689723                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.627995                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.041071                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802288                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       128863                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         128863                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       128863                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          128863                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       128863                       # number of overall hits
system.cpu2.icache.overall_hits::total         128863                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6077288                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6077288                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6077288                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6077288                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6077288                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6077288                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       128903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       128903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       128903                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       128903                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       128903                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       128903                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000310                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000310                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151932.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151932.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151932.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151932.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151932.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151932.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4869862                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4869862                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4869862                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4869862                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4869862                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4869862                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157092.322581                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157092.322581                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157092.322581                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157092.322581                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157092.322581                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157092.322581                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   457                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               112761516                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   713                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              158150.793829                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.878610                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.121390                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620620                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379380                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        87031                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          87031                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72571                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72571                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159602                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159602                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159602                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159602                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1446                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1446                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1462                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1462                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1462                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1462                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    161333046                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    161333046                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1239516                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1239516                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    162572562                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    162572562                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    162572562                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    162572562                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       161064                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       161064                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       161064                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       161064                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016343                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016343                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009077                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009077                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009077                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009077                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111571.954357                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111571.954357                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77469.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77469.750000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111198.742818                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111198.742818                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111198.742818                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111198.742818                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu2.dcache.writebacks::total               96                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          992                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          992                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1005                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1005                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1005                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1005                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          454                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          457                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          457                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     41422408                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     41422408                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     41614708                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     41614708                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     41614708                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     41614708                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005131                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005131                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002837                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002837                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002837                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002837                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91238.784141                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91238.784141                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91060.630197                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91060.630197                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91060.630197                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91060.630197                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.840025                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746972749                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1505993.445565                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.840025                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022180                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128137                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128137                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128137                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128137                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128137                       # number of overall hits
system.cpu3.icache.overall_hits::total         128137                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3210441                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3210441                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3210441                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3210441                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3210441                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3210441                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128157                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128157                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128157                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128157                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128157                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128157                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160522.050000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160522.050000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160522.050000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160522.050000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160522.050000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160522.050000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2276666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2276666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2276666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2276666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2276666                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2276666                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       162619                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       162619                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       162619                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       162619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       162619                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       162619                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   516                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117715832                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              152481.647668                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   167.321650                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    88.678350                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.653600                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.346400                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88398                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        74216                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74216                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          178                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       162614                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          162614                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       162614                       # number of overall hits
system.cpu3.dcache.overall_hits::total         162614                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           51                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1835                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    201033215                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    201033215                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5315032                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5315032                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    206348247                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    206348247                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    206348247                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    206348247                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90182                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90182                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        74267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        74267                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       164449                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       164449                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       164449                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       164449                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019782                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019782                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000687                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011158                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011158                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011158                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011158                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112686.779709                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112686.779709                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 104216.313725                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104216.313725                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112451.360763                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112451.360763                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112451.360763                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112451.360763                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu3.dcache.writebacks::total              212                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          516                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45746017                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45746017                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     45746017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     45746017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     45746017                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     45746017                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88655.071705                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88655.071705                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88655.071705                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88655.071705                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88655.071705                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88655.071705                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               550.795053                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643069027                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1162873.466546                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.696137                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.098917                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041180                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841505                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882684                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       128805                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         128805                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       128805                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          128805                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       128805                       # number of overall hits
system.cpu4.icache.overall_hits::total         128805                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.cpu4.icache.overall_misses::total           34                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      4886789                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4886789                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      4886789                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4886789                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      4886789                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4886789                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       128839                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       128839                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       128839                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       128839                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       128839                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       128839                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000264                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000264                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 143729.088235                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 143729.088235                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 143729.088235                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 143729.088235                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 143729.088235                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 143729.088235                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4136613                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4136613                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4136613                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4136613                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4136613                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4136613                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 153207.888889                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 153207.888889                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 153207.888889                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 153207.888889                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 153207.888889                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 153207.888889                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   593                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150603474                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   849                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              177389.250883                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   157.123165                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    98.876835                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.613762                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.386238                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       180035                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         180035                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        38298                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         38298                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           92                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           91                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       218333                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          218333                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       218333                       # number of overall hits
system.cpu4.dcache.overall_hits::total         218333                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2007                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2007                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2022                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2022                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2022                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2022                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    207978660                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    207978660                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1296832                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1296832                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    209275492                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    209275492                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    209275492                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    209275492                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       182042                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       182042                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        38313                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        38313                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       220355                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       220355                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       220355                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       220355                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.011025                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.011025                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000392                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009176                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009176                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009176                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009176                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 103626.636771                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 103626.636771                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86455.466667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86455.466667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 103499.254204                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 103499.254204                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 103499.254204                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 103499.254204                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu4.dcache.writebacks::total               73                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1417                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1417                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1429                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1429                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1429                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1429                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          590                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          593                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          593                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     56738251                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     56738251                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       200580                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       200580                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     56938831                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     56938831                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     56938831                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     56938831                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002691                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002691                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002691                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002691                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96166.527119                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96166.527119                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66860                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66860                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96018.264755                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96018.264755                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96018.264755                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96018.264755                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.745650                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750132708                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1494288.262948                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.745650                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020426                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.804080                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124778                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124778                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124778                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124778                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124778                       # number of overall hits
system.cpu5.icache.overall_hits::total         124778                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2623516                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2623516                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2623516                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2623516                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2623516                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2623516                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124795                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124795                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124795                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124795                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124795                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124795                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154324.470588                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154324.470588                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154324.470588                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154324.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154324.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154324.470588                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            4                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            4                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2160010                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2160010                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2160010                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2160010                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2160010                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2160010                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166154.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166154.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166154.615385                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166154.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166154.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166154.615385                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1084                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125036163                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1340                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              93310.569403                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   189.891952                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    66.108048                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.741765                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.258235                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        94669                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          94669                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        76554                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         76554                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          156                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       171223                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          171223                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       171223                       # number of overall hits
system.cpu5.dcache.overall_hits::total         171223                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2416                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2416                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          434                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          434                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2850                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2850                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2850                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2850                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    304709562                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    304709562                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     75865420                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     75865420                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    380574982                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    380574982                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    380574982                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    380574982                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97085                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97085                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        76988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        76988                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       174073                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       174073                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       174073                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       174073                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.024885                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024885                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005637                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005637                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.016372                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.016372                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.016372                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.016372                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 126121.507450                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 126121.507450                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 174805.115207                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 174805.115207                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133535.081404                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133535.081404                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133535.081404                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133535.081404                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          541                       # number of writebacks
system.cpu5.dcache.writebacks::total              541                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1390                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1390                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          376                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          376                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1766                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1766                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1766                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1766                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1026                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1026                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           58                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1084                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1084                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1084                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1084                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    109818899                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    109818899                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9105762                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9105762                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    118924661                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    118924661                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    118924661                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    118924661                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010568                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010568                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000753                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000753                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006227                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006227                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006227                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006227                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107035.963938                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 107035.963938                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 156995.896552                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 156995.896552                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 109709.096863                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 109709.096863                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 109709.096863                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 109709.096863                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               550.793828                       # Cycle average of tags in use
system.cpu6.icache.total_refs               643068983                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1162873.386980                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.694880                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.098948                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041178                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841505                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.882682                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       128761                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         128761                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       128761                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          128761                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       128761                       # number of overall hits
system.cpu6.icache.overall_hits::total         128761                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.cpu6.icache.overall_misses::total           34                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5201207                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5201207                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5201207                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5201207                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5201207                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5201207                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       128795                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       128795                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       128795                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       128795                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       128795                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       128795                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000264                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000264                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152976.676471                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152976.676471                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152976.676471                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152976.676471                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152976.676471                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152976.676471                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4450742                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4450742                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4450742                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4450742                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4450742                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4450742                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 164842.296296                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 164842.296296                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 164842.296296                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 164842.296296                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 164842.296296                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 164842.296296                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   596                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               150602960                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   852                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              176764.037559                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   157.431314                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    98.568686                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.614966                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.385034                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       179523                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         179523                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        38296                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         38296                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           92                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           91                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       217819                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          217819                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       217819                       # number of overall hits
system.cpu6.dcache.overall_hits::total         217819                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2018                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2018                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2033                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2033                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2033                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2033                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    210007149                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    210007149                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1349642                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1349642                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    211356791                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    211356791                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    211356791                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    211356791                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       181541                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       181541                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        38311                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        38311                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       219852                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       219852                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       219852                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       219852                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.011116                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.011116                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000392                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009247                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009247                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009247                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009247                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 104066.971754                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 104066.971754                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 89976.133333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 89976.133333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 103963.005903                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 103963.005903                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 103963.005903                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 103963.005903                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu6.dcache.writebacks::total               75                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1425                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1425                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1437                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1437                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1437                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1437                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          593                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          596                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          596                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     57391320                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     57391320                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       204706                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       204706                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     57596026                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     57596026                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     57596026                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     57596026                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002711                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002711                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002711                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002711                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96781.315346                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96781.315346                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68235.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68235.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96637.627517                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96637.627517                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96637.627517                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96637.627517                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               500.623856                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746408607                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1475115.824111                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.623856                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.041064                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.802282                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128931                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128931                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128931                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128931                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128931                       # number of overall hits
system.cpu7.icache.overall_hits::total         128931                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6319507                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6319507                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6319507                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6319507                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6319507                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6319507                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       128971                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       128971                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       128971                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       128971                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       128971                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       128971                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000310                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000310                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157987.675000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157987.675000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157987.675000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157987.675000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157987.675000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157987.675000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5043744                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5043744                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5043744                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5043744                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5043744                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5043744                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162701.419355                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162701.419355                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162701.419355                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162701.419355                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162701.419355                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162701.419355                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   454                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112761354                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   710                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              158818.808451                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.860172                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.139828                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.620548                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.379452                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        87000                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          87000                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72444                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72444                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          175                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          174                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       159444                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          159444                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       159444                       # number of overall hits
system.cpu7.dcache.overall_hits::total         159444                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1451                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1451                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1467                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1467                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1467                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1467                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    160398061                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    160398061                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1303220                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1303220                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    161701281                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    161701281                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    161701281                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    161701281                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88451                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88451                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72460                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72460                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       160911                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       160911                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       160911                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       160911                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016405                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016405                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000221                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009117                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009117                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009117                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009117                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 110543.115782                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 110543.115782                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81451.250000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81451.250000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110225.822086                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110225.822086                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110225.822086                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110225.822086                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu7.dcache.writebacks::total               96                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1000                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1013                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1013                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1013                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1013                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          451                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          454                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          454                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     41172707                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     41172707                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       203079                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       203079                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     41375786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     41375786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     41375786                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     41375786                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005099                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005099                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002821                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002821                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002821                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002821                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91292.033259                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91292.033259                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        67693                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        67693                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91136.092511                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91136.092511                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91136.092511                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91136.092511                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
