<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/top_earlgrey/rtl/autogen/top_earlgrey_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="kn">package</span> <span class="n">top_earlgrey_pkg</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a>  <span class="c1">// Base addresses of all peripherals.</span>
<a name="l-8"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_UART_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40000000</span><span class="p">;</span>
<a name="l-9"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_GPIO_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40010000</span><span class="p">;</span>
<a name="l-10"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_SPI_DEVICE_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40020000</span><span class="p">;</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_FLASH_CTRL_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40030000</span><span class="p">;</span>
<a name="l-12"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_RV_TIMER_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40080000</span><span class="p">;</span>
<a name="l-13"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_AES_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40110000</span><span class="p">;</span>
<a name="l-14"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_HMAC_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40120000</span><span class="p">;</span>
<a name="l-15"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_RV_PLIC_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40090000</span><span class="p">;</span>
<a name="l-16"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_PINMUX_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40070000</span><span class="p">;</span>
<a name="l-17"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_PADCTRL_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40160000</span><span class="p">;</span>
<a name="l-18"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_ALERT_HANDLER_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40130000</span><span class="p">;</span>
<a name="l-19"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_PWRMGR_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h400A0000</span><span class="p">;</span>
<a name="l-20"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_RSTMGR_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h400B0000</span><span class="p">;</span>
<a name="l-21"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_CLKMGR_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h400C0000</span><span class="p">;</span>
<a name="l-22"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_NMI_GEN_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40140000</span><span class="p">;</span>
<a name="l-23"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_USBDEV_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40150000</span><span class="p">;</span>
<a name="l-24"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_SENSOR_CTRL_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h40170000</span><span class="p">;</span>
<a name="l-25"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_KEYMGR_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h401a0000</span><span class="p">;</span>
<a name="l-26"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_OTP_CTRL_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h401b0000</span><span class="p">;</span>
<a name="l-27"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">TOP_EARLGREY_OTBN_BASE_ADDR</span> <span class="o">=</span> <span class="mh">32&#39;h50000000</span><span class="p">;</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="c1">// Enumeration for DIO pins.</span>
<a name="l-30"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
<a name="l-31"></a>    <span class="n">TopEarlgreyDioPinUsbdevDn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<a name="l-32"></a>    <span class="n">TopEarlgreyDioPinUsbdevDp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<a name="l-33"></a>    <span class="n">TopEarlgreyDioPinUsbdevD</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<a name="l-34"></a>    <span class="n">TopEarlgreyDioPinUsbdevSuspend</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<a name="l-35"></a>    <span class="n">TopEarlgreyDioPinUsbdevTxModeSe</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
<a name="l-36"></a>    <span class="n">TopEarlgreyDioPinUsbdevDnPullup</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
<a name="l-37"></a>    <span class="n">TopEarlgreyDioPinUsbdevDpPullup</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
<a name="l-38"></a>    <span class="n">TopEarlgreyDioPinUsbdevSe0</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<a name="l-39"></a>    <span class="n">TopEarlgreyDioPinUsbdevSense</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
<a name="l-40"></a>    <span class="n">TopEarlgreyDioPinUartTx</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
<a name="l-41"></a>    <span class="n">TopEarlgreyDioPinUartRx</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
<a name="l-42"></a>    <span class="n">TopEarlgreyDioPinSpiDeviceSdo</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
<a name="l-43"></a>    <span class="n">TopEarlgreyDioPinSpiDeviceSdi</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
<a name="l-44"></a>    <span class="n">TopEarlgreyDioPinSpiDeviceCsb</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
<a name="l-45"></a>    <span class="n">TopEarlgreyDioPinSpiDeviceSck</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
<a name="l-46"></a>    <span class="n">TopEarlgreyDioPinCount</span> <span class="o">=</span> <span class="mi">15</span>
<a name="l-47"></a>  <span class="p">}</span> <span class="n">top_earlgrey_dio_pin_e</span><span class="p">;</span>
<a name="l-48"></a>
<a name="l-49"></a>  <span class="c1">// TODO: Enumeration for PLIC Interrupt source peripheral.</span>
<a name="l-50"></a>  <span class="c1">// TODO: Enumeration for PLIC Interrupt Ids.</span>
<a name="l-51"></a>
<a name="l-52"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>