# VSD_ChipDesign_Workshop_Documentation
<h1>VSD_Chip_Design_Program</h1>
Author: Anurag Devidas Biradar
<br>
This is my summary for the VSD Workshop on Chip designing using Google Skywater 130nm PDK process using the <a href="https://github.com/efabless/openlane2">OpenLANE</a> tool chain flow.
<h1>Introduction to Program</h1>
This program/workshop was about giving interactive tutorial of Advance Physical Design Using Openlane SKY130.
<h2>Day_1: Inception of Open Source EDA, OpenLANE and SKY130 PDK</h2>
<h2>How to talk to computers?</h2>

<details><summary>Introduction to QFN-48 Package, Chip, Pads, Core, Die and IPs</summary>
<br>
Well, you asked for it!
</details>

OpenLANE is an automated tool chain for RTL to GDSII flow. 
It includes various tools like Yosys, OpenSTA, OpenROAD, Magic, Netgen and other such Custom Scripts for designing and optimization.
