<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f2_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>41</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f1_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>38</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DC_Filter_RAM_2322X32_1</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>203</source_line>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>244</source_line>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<resource>
		<res_id>89</res_id>
		<opcode>90</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>103</res_id>
		<opcode>104</opcode>
		<latency>0</latency>
		<delay>0.1927</delay>
		<module_name>DC_Filter_Add_4Ux4U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>43.2117</unit_area>
		<comb_area>43.2117</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>91</res_id>
		<opcode>92</opcode>
		<latency>0</latency>
		<delay>0.6308</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>288.3060</unit_area>
		<comb_area>288.3060</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>123</res_id>
		<opcode>124</opcode>
		<latency>0</latency>
		<delay>0.3263</delay>
		<module_name>DC_Filter_Add_13Sx10U_13S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>157.3884</unit_area>
		<comb_area>157.3884</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>172</res_id>
		<opcode>173</opcode>
		<opcode>174</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>120</res_id>
		<opcode>121</opcode>
		<latency>0</latency>
		<delay>0.3071</delay>
		<module_name>DC_Filter_Add_12Sx9U_13S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>149.9841</unit_area>
		<comb_area>149.9841</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>129</res_id>
		<opcode>130</opcode>
		<latency>0</latency>
		<delay>0.1415</delay>
		<module_name>DC_Filter_Add_3Sx2U_4S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>30.3354</unit_area>
		<comb_area>30.3354</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>101</res_id>
		<opcode>102</opcode>
		<latency>0</latency>
		<delay>0.1188</delay>
		<module_name>DC_Filter_Add_2Sx1U_3S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.9037</unit_area>
		<comb_area>17.9037</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>108</res_id>
		<opcode>109</opcode>
		<latency>0</latency>
		<delay>0.1750</delay>
		<module_name>DC_Filter_Add_5Sx1U_5S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>29.1897</unit_area>
		<comb_area>29.1897</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>109</res_id>
		<opcode>110</opcode>
		<latency>0</latency>
		<delay>0.3537</delay>
		<module_name>DC_Filter_LessThan_32Sx10S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>181.9440</unit_area>
		<comb_area>181.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>110</res_id>
		<opcode>111</opcode>
		<latency>0</latency>
		<delay>0.3928</delay>
		<module_name>DC_Filter_Add_32Sx2S_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>538.6158</unit_area>
		<comb_area>538.6158</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>127</res_id>
		<opcode>128</opcode>
		<latency>0</latency>
		<delay>0.3411</delay>
		<module_name>DC_Filter_Mul_9Ux2U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>150.4971</unit_area>
		<comb_area>150.4971</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>128</res_id>
		<opcode>129</opcode>
		<latency>0</latency>
		<delay>0.1401</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.5617</unit_area>
		<comb_area>17.5617</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>130</res_id>
		<opcode>131</opcode>
		<latency>0</latency>
		<delay>0.5369</delay>
		<module_name>DC_Filter_Mul_9Ux3U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>203.2335</unit_area>
		<comb_area>203.2335</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>131</res_id>
		<opcode>132</opcode>
		<latency>0</latency>
		<delay>0.1428</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>29.9934</unit_area>
		<comb_area>29.9934</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>133</res_id>
		<opcode>134</opcode>
		<latency>0</latency>
		<delay>0.0972</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>134</res_id>
		<opcode>135</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_N_Mux_32_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>229.8240</unit_area>
		<comb_area>229.8240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>135</res_id>
		<opcode>136</opcode>
		<latency>0</latency>
		<delay>0.0893</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>136</res_id>
		<opcode>137</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>157</res_id>
		<opcode>158</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Mux_32_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>171</res_id>
		<opcode>172</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>139</res_id>
		<opcode>140</opcode>
		<latency>0</latency>
		<delay>0.2351</delay>
		<module_name>DC_Filter_Add_9Sx2U_10S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>69.2037</unit_area>
		<comb_area>69.2037</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>142</res_id>
		<opcode>143</opcode>
		<latency>0</latency>
		<delay>1.2249</delay>
		<module_name>DC_Filter_Mul_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>4701.9528</unit_area>
		<comb_area>4701.9528</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>143</res_id>
		<opcode>144</opcode>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>DC_Filter_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>144</res_id>
		<opcode>145</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>145</res_id>
		<opcode>146</opcode>
		<latency>0</latency>
		<delay>0.3212</delay>
		<module_name>DC_Filter_Add_28Sx1U_29S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>201.2841</unit_area>
		<comb_area>201.2841</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>155</res_id>
		<opcode>156</opcode>
		<latency>0</latency>
		<delay>0.1416</delay>
		<module_name>DC_Filter_N_Mux_32_3_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>156.0717</unit_area>
		<comb_area>156.0717</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>156</res_id>
		<opcode>157</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>DC_Filter_Add_32Sx29S_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>518.2326</unit_area>
		<comb_area>518.2326</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>158</res_id>
		<opcode>159</opcode>
		<latency>0</latency>
		<delay>0.2867</delay>
		<module_name>DC_Filter_Add_8Ux2S_10S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>108.5337</unit_area>
		<comb_area>108.5337</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>18863</id>
			<opcode>90</opcode>
			<source_loc>2616</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18864</id>
			<opcode>104</opcode>
			<source_loc>2616</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18865</id>
			<opcode>92</opcode>
			<source_loc>2616</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18866</id>
			<opcode>124</opcode>
			<source_loc>2616</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7288</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2616</sub_loc>
		</source_loc>
		<op>
			<id>19017</id>
			<opcode>174</opcode>
			<source_loc>7288</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18867</id>
			<opcode>121</opcode>
			<source_loc>2619</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18868</id>
			<opcode>130</opcode>
			<source_loc>2622</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18869</id>
			<opcode>130</opcode>
			<source_loc>2625</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18870</id>
			<opcode>102</opcode>
			<source_loc>2705</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18871</id>
			<opcode>90</opcode>
			<source_loc>2708</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18882</id>
			<opcode>104</opcode>
			<source_loc>2708</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18884</id>
			<opcode>92</opcode>
			<source_loc>2708</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18889</id>
			<opcode>124</opcode>
			<source_loc>2708</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18891</id>
			<opcode>90</opcode>
			<source_loc>2699</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18893</id>
			<opcode>109</opcode>
			<source_loc>2699</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18895</id>
			<opcode>92</opcode>
			<source_loc>2699</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18897</id>
			<opcode>124</opcode>
			<source_loc>2699</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7296</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2708</sub_loc>
		</source_loc>
		<op>
			<id>19023</id>
			<opcode>173</opcode>
			<source_loc>7296</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>7295</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2699</sub_loc>
		</source_loc>
		<op>
			<id>19025</id>
			<opcode>174</opcode>
			<source_loc>7295</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18900</id>
			<opcode>121</opcode>
			<source_loc>2710</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18902</id>
			<opcode>102</opcode>
			<source_loc>2713</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18912</id>
			<opcode>130</opcode>
			<source_loc>2716</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18914</id>
			<opcode>110</opcode>
			<source_loc>2720</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18919</id>
			<opcode>110</opcode>
			<source_loc>2763</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18921</id>
			<opcode>90</opcode>
			<source_loc>2780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18925</id>
			<opcode>104</opcode>
			<source_loc>2780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18926</id>
			<opcode>92</opcode>
			<source_loc>2780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18927</id>
			<opcode>124</opcode>
			<source_loc>2780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7298</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2780</sub_loc>
		</source_loc>
		<op>
			<id>19030</id>
			<opcode>174</opcode>
			<source_loc>7298</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18928</id>
			<opcode>130</opcode>
			<source_loc>2783</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18929</id>
			<opcode>121</opcode>
			<source_loc>2786</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18930</id>
			<opcode>111</opcode>
			<source_loc>2790</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18931</id>
			<opcode>121</opcode>
			<source_loc>2737</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7307</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2737</sub_loc>
		</source_loc>
		<op>
			<id>19032</id>
			<opcode>174</opcode>
			<source_loc>7307</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18932</id>
			<opcode>121</opcode>
			<source_loc>2745</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7308</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2745</sub_loc>
		</source_loc>
		<op>
			<id>19036</id>
			<opcode>174</opcode>
			<source_loc>7308</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18933</id>
			<opcode>124</opcode>
			<source_loc>2753</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7309</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2753</sub_loc>
		</source_loc>
		<op>
			<id>19037</id>
			<opcode>174</opcode>
			<source_loc>7309</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18934</id>
			<opcode>121</opcode>
			<source_loc>2756</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18935</id>
			<opcode>111</opcode>
			<source_loc>2760</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18936</id>
			<opcode>128</opcode>
			<source_loc>2652</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18937</id>
			<opcode>121</opcode>
			<source_loc>2652</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7320</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2652</sub_loc>
		</source_loc>
		<op>
			<id>19038</id>
			<opcode>174</opcode>
			<source_loc>7320</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18938</id>
			<opcode>129</opcode>
			<source_loc>2660</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18939</id>
			<opcode>131</opcode>
			<source_loc>2660</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18940</id>
			<opcode>124</opcode>
			<source_loc>2660</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7321</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2660</sub_loc>
		</source_loc>
		<op>
			<id>19039</id>
			<opcode>174</opcode>
			<source_loc>7321</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18941</id>
			<opcode>132</opcode>
			<source_loc>2668</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18942</id>
			<opcode>92</opcode>
			<source_loc>2668</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18943</id>
			<opcode>124</opcode>
			<source_loc>2668</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7322</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2668</sub_loc>
		</source_loc>
		<op>
			<id>19040</id>
			<opcode>174</opcode>
			<source_loc>7322</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18944</id>
			<opcode>121</opcode>
			<source_loc>2671</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18945</id>
			<opcode>130</opcode>
			<source_loc>2674</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18946</id>
			<opcode>134</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>18947</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806,2807</sub_loc>
		</source_loc>
		<op>
			<id>18948</id>
			<opcode>135</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18949</id>
			<opcode>136</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>18950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806,2807</sub_loc>
		</source_loc>
		<op>
			<id>18951</id>
			<opcode>135</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18952</id>
			<opcode>137</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18953</id>
			<opcode>158</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18954</id>
			<opcode>130</opcode>
			<source_loc>2809</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18955</id>
			<opcode>90</opcode>
			<source_loc>18088</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18956</id>
			<opcode>104</opcode>
			<source_loc>18088</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19041</id>
			<opcode>172</opcode>
			<source_loc>18088</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18958</id>
			<opcode>140</opcode>
			<source_loc>2836</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18959</id>
			<opcode>90</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18960</id>
			<opcode>104</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18961</id>
			<opcode>92</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18962</id>
			<opcode>124</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7326</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2837</sub_loc>
		</source_loc>
		<op>
			<id>19042</id>
			<opcode>173</opcode>
			<source_loc>7326</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18964</id>
			<opcode>143</opcode>
			<source_loc>2843</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18965</id>
			<opcode>144</opcode>
			<source_loc>2844</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18966</id>
			<opcode>145</opcode>
			<source_loc>2844</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18967</id>
			<opcode>146</opcode>
			<source_loc>2844</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>18968</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2828</sub_loc>
		</source_loc>
		<op>
			<id>18969</id>
			<opcode>156</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in4</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18970</id>
			<opcode>157</opcode>
			<source_loc>2845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18971</id>
			<opcode>134</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18972</id>
			<opcode>158</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18973</id>
			<opcode>136</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18974</id>
			<opcode>158</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18982</id>
			<opcode>137</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>18983</id>
			<opcode>158</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18984</id>
			<opcode>130</opcode>
			<source_loc>2847</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18985</id>
			<opcode>130</opcode>
			<source_loc>2850</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18986</id>
			<opcode>130</opcode>
			<source_loc>2853</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>18988</id>
			<opcode>159</opcode>
			<source_loc>2872</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>174</res_id>
		<opcode>176</opcode>
		<opcode>177</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>173</res_id>
		<opcode>175</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>19081</id>
			<opcode>90</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19082</id>
			<opcode>104</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19083</id>
			<opcode>92</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19084</id>
			<opcode>124</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7348</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2279</sub_loc>
		</source_loc>
		<op>
			<id>19251</id>
			<opcode>177</opcode>
			<source_loc>7348</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19091</id>
			<opcode>121</opcode>
			<source_loc>2282</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19093</id>
			<opcode>130</opcode>
			<source_loc>2285</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19102</id>
			<opcode>130</opcode>
			<source_loc>2288</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19104</id>
			<opcode>102</opcode>
			<source_loc>2369</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19109</id>
			<opcode>90</opcode>
			<source_loc>2372</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19111</id>
			<opcode>104</opcode>
			<source_loc>2372</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19115</id>
			<opcode>92</opcode>
			<source_loc>2372</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19116</id>
			<opcode>124</opcode>
			<source_loc>2372</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19117</id>
			<opcode>90</opcode>
			<source_loc>2363</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19118</id>
			<opcode>109</opcode>
			<source_loc>2363</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19119</id>
			<opcode>92</opcode>
			<source_loc>2363</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19120</id>
			<opcode>124</opcode>
			<source_loc>2363</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7352</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2372</sub_loc>
		</source_loc>
		<op>
			<id>19252</id>
			<opcode>176</opcode>
			<source_loc>7352</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>7351</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2363</sub_loc>
		</source_loc>
		<op>
			<id>19253</id>
			<opcode>177</opcode>
			<source_loc>7351</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19122</id>
			<opcode>121</opcode>
			<source_loc>2374</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19128</id>
			<opcode>102</opcode>
			<source_loc>2377</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19129</id>
			<opcode>130</opcode>
			<source_loc>2380</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19130</id>
			<opcode>110</opcode>
			<source_loc>2384</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19131</id>
			<opcode>110</opcode>
			<source_loc>2427</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19132</id>
			<opcode>90</opcode>
			<source_loc>2444</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19135</id>
			<opcode>104</opcode>
			<source_loc>2444</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19136</id>
			<opcode>92</opcode>
			<source_loc>2444</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19137</id>
			<opcode>124</opcode>
			<source_loc>2444</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7354</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2444</sub_loc>
		</source_loc>
		<op>
			<id>19254</id>
			<opcode>177</opcode>
			<source_loc>7354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19138</id>
			<opcode>130</opcode>
			<source_loc>2447</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19139</id>
			<opcode>121</opcode>
			<source_loc>2450</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19141</id>
			<opcode>111</opcode>
			<source_loc>2454</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19142</id>
			<opcode>121</opcode>
			<source_loc>2401</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7363</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2401</sub_loc>
		</source_loc>
		<op>
			<id>19255</id>
			<opcode>177</opcode>
			<source_loc>7363</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19143</id>
			<opcode>121</opcode>
			<source_loc>2409</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7364</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2409</sub_loc>
		</source_loc>
		<op>
			<id>19256</id>
			<opcode>177</opcode>
			<source_loc>7364</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19144</id>
			<opcode>124</opcode>
			<source_loc>2417</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7365</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2417</sub_loc>
		</source_loc>
		<op>
			<id>19257</id>
			<opcode>177</opcode>
			<source_loc>7365</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19145</id>
			<opcode>121</opcode>
			<source_loc>2420</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19146</id>
			<opcode>111</opcode>
			<source_loc>2424</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19148</id>
			<opcode>128</opcode>
			<source_loc>2316</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19150</id>
			<opcode>121</opcode>
			<source_loc>2316</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7376</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2316</sub_loc>
		</source_loc>
		<op>
			<id>19258</id>
			<opcode>177</opcode>
			<source_loc>7376</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19151</id>
			<opcode>129</opcode>
			<source_loc>2324</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19152</id>
			<opcode>131</opcode>
			<source_loc>2324</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19153</id>
			<opcode>124</opcode>
			<source_loc>2324</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7377</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2324</sub_loc>
		</source_loc>
		<op>
			<id>19259</id>
			<opcode>177</opcode>
			<source_loc>7377</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19154</id>
			<opcode>132</opcode>
			<source_loc>2332</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19155</id>
			<opcode>92</opcode>
			<source_loc>2332</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19156</id>
			<opcode>124</opcode>
			<source_loc>2332</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7378</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2332</sub_loc>
		</source_loc>
		<op>
			<id>19260</id>
			<opcode>177</opcode>
			<source_loc>7378</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19157</id>
			<opcode>121</opcode>
			<source_loc>2335</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19158</id>
			<opcode>130</opcode>
			<source_loc>2338</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19159</id>
			<opcode>134</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>19160</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470,2471</sub_loc>
		</source_loc>
		<op>
			<id>19161</id>
			<opcode>135</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19162</id>
			<opcode>136</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>19163</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470,2471</sub_loc>
		</source_loc>
		<op>
			<id>19174</id>
			<opcode>135</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19176</id>
			<opcode>137</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19181</id>
			<opcode>158</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19183</id>
			<opcode>130</opcode>
			<source_loc>2473</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19185</id>
			<opcode>90</opcode>
			<source_loc>18305</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19187</id>
			<opcode>104</opcode>
			<source_loc>18305</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19261</id>
			<opcode>175</opcode>
			<source_loc>18305</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19191</id>
			<opcode>140</opcode>
			<source_loc>2500</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19192</id>
			<opcode>90</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19194</id>
			<opcode>104</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19204</id>
			<opcode>92</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19206</id>
			<opcode>124</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7382</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2501</sub_loc>
		</source_loc>
		<op>
			<id>19262</id>
			<opcode>176</opcode>
			<source_loc>7382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19213</id>
			<opcode>143</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19217</id>
			<opcode>144</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19218</id>
			<opcode>145</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19219</id>
			<opcode>146</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>19220</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2492</sub_loc>
		</source_loc>
		<op>
			<id>19221</id>
			<opcode>156</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in4</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19222</id>
			<opcode>157</opcode>
			<source_loc>2509</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19223</id>
			<opcode>134</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19224</id>
			<opcode>158</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19225</id>
			<opcode>136</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19226</id>
			<opcode>158</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19227</id>
			<opcode>137</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>19228</id>
			<opcode>158</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19229</id>
			<opcode>130</opcode>
			<source_loc>2511</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19230</id>
			<opcode>130</opcode>
			<source_loc>2514</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19231</id>
			<opcode>130</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>19232</id>
			<opcode>159</opcode>
			<source_loc>2537</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>166</res_id>
		<opcode>167</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DC_Filter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>19309</id>
			<opcode>167</opcode>
			<source_loc>13261,13260,13259,13258,19908,13290,13291,13292,13294,13293,6270,13288,13321,13324,13323,13322,13320,13333,13334,13336,13335</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>167</res_id>
		<opcode>168</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>19311</id>
			<opcode>168</opcode>
			<source_loc>19910</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>19312</id>
			<opcode>145</opcode>
			<source_loc>12734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>19313</id>
			<opcode>168</opcode>
			<source_loc>19911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>168</res_id>
		<opcode>169</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>19318</id>
			<opcode>169</opcode>
			<source_loc>12197</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>19319</id>
			<opcode>145</opcode>
			<source_loc>12005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>169</res_id>
		<opcode>170</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>19320</id>
			<opcode>170</opcode>
			<source_loc>11915</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>170</res_id>
		<opcode>171</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>19321</id>
			<opcode>171</opcode>
			<source_loc>11575</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_1</thread>
		<op>
			<id>19322</id>
			<opcode>167</opcode>
			<source_loc>11467,11466,11465,11464,19912,11496,11497,11498,11500,11499,6286,11494,11527,11530,11529,11528,11526,11539,11540,11542,11541</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>19325</id>
			<opcode>168</opcode>
			<source_loc>19914</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>19326</id>
			<opcode>145</opcode>
			<source_loc>10580</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>19327</id>
			<opcode>168</opcode>
			<source_loc>19915</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>19328</id>
			<opcode>169</opcode>
			<source_loc>9429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>19329</id>
			<opcode>145</opcode>
			<source_loc>8933</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>19330</id>
			<opcode>170</opcode>
			<source_loc>8782</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>19331</id>
			<opcode>171</opcode>
			<source_loc>8134</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>64</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb_inside.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>18</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb_inside.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_1</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_2</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_1</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_1</thread>
		<value>22</value>
	</sched_order>
	<source_loc>
		<id>19339</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11902</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>19340</id>
			<source_loc>11899</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19341</id>
			<source_loc>11903</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19342</id>
			<source_loc>19339</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>19342</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>19341</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>19340</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>19348</id>
			<source_loc>19340</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19349</id>
			<source_loc>19342</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18692</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6283</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19351</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8769</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>19353</id>
			<source_loc>8766</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19354</id>
			<source_loc>8770</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19355</id>
			<source_loc>19351</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>19355</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>19354</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>19353</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>19359</id>
			<source_loc>19353</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19360</id>
			<source_loc>19355</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>162</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18707</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>162</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6299</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19361</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11907,11907</sub_loc>
	</source_loc>
	<source_loc>
		<id>19362</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13169</opcode>
		<sub_loc>11907,11907</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>19366</id>
			<source_loc>11913</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19367</id>
			<source_loc>11914</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19368</id>
			<source_loc>19320</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>170</opcode>
			<label>^</label>
			<op>
				<id>8</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19369</id>
			<source_loc>19362</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>19367</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19369</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>19366</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19369</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>19367</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>19366</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18691</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6282</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19372</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12194,12194</sub_loc>
	</source_loc>
	<source_loc>
		<id>19373</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13040</opcode>
		<sub_loc>12194,12194</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>83</res_id>
		<opcode>84</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>19378</id>
			<source_loc>12195</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19379</id>
			<source_loc>12196</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19380</id>
			<source_loc>19318</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>169</opcode>
			<label>|</label>
			<op>
				<id>14</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19381</id>
			<source_loc>19373</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19379</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19379</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>19381</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>19378</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>19381</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>19378</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>111</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18687</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>111</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6277</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19389</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11573,11573</sub_loc>
	</source_loc>
	<source_loc>
		<id>19390</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13109</opcode>
		<sub_loc>11573,11573</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>19392</id>
			<source_loc>11574</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19393</id>
			<source_loc>19321</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<opcode>171</opcode>
			<label>!</label>
			<op>
				<id>19</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19394</id>
			<source_loc>19390</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>19392</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>19394</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>19392</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>128</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18694</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>128</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6285</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19397</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8774,8774</sub_loc>
	</source_loc>
	<source_loc>
		<id>19398</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13213</opcode>
		<sub_loc>8774,8774</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>19402</id>
			<source_loc>8780</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19404</id>
			<source_loc>8781</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19405</id>
			<source_loc>19330</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>170</opcode>
			<label>^</label>
			<op>
				<id>24</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19408</id>
			<source_loc>19398</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>o_rgb_inside.m_req_active:o_rgb_inside_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>19404</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19408</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>19402</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19408</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>19404</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>19402</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>159</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18706</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>159</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6298</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19411</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9426,9426</sub_loc>
	</source_loc>
	<source_loc>
		<id>19412</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13034</opcode>
		<sub_loc>9426,9426</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>19417</id>
			<source_loc>9427</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>o_rgb_inside.m_unacked_req:o_rgb_inside_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19418</id>
			<source_loc>9428</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_inside_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19419</id>
			<source_loc>19328</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>169</opcode>
			<label>|</label>
			<op>
				<id>30</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19420</id>
			<source_loc>19412</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_vld</sig_name>
			<label>o_rgb_inside.vld:o_rgb_inside_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19418</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>19418</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>3</state>
				<source_loc>19420</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>19417</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>3</state>
				<source_loc>19420</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>19417</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>150</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18702</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>150</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6293</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19426</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8132,8132</sub_loc>
	</source_loc>
	<source_loc>
		<id>19428</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13148</opcode>
		<sub_loc>8132,8132</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>19430</id>
			<source_loc>8133</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19431</id>
			<source_loc>19331</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<opcode>171</opcode>
			<label>!</label>
			<op>
				<id>35</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19433</id>
			<source_loc>19428</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>19430</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>19433</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>19430</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>167</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18709</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>167</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6301</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19438</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13242,13242</sub_loc>
	</source_loc>
	<source_loc>
		<id>19439</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13151</opcode>
		<sub_loc>13242,13242</sub_loc>
	</source_loc>
	<source_loc>
		<id>19441</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19350</sub_loc>
	</source_loc>
	<source_loc>
		<id>19440</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19350</sub_loc>
	</source_loc>
	<source_loc>
		<id>19445</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13242</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>81</res_id>
		<opcode>82</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>19455</id>
			<opcode>82</opcode>
			<source_loc>19910</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>19448</id>
			<source_loc>13214</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19449</id>
			<source_loc>19350</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19450</id>
			<source_loc>19445</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19451</id>
			<source_loc>13228</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19452</id>
			<source_loc>13239</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19453</id>
			<source_loc>19311</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_7</instance_name>
			<opcode>82</opcode>
			<label>MUX(2)</label>
			<op>
				<id>43</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19454</id>
			<source_loc>19439</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>19452</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>19451</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>13242</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>19454</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>19444</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>19448</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>19466</id>
			<source_loc>19448</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19467</id>
			<source_loc>19454</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>95</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18681</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>95</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6271</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>19471</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12731,12731</sub_loc>
	</source_loc>
	<source_loc>
		<id>19472</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13130</opcode>
		<sub_loc>12731,12731</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>58</res_id>
		<opcode>59</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>19480</id>
			<opcode>59</opcode>
			<source_loc>12734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>19475</id>
			<source_loc>12724</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19476</id>
			<source_loc>12732</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19477</id>
			<source_loc>12733</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19478</id>
			<source_loc>19312</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_8</instance_name>
			<opcode>59</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19479</id>
			<source_loc>19472</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>19477</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>19476</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>19479</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>19475</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>19487</id>
			<source_loc>19475</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19490</id>
			<source_loc>19479</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>103</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18684</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>103</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6274</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>51</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<source_loc>
		<id>7344</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14034</sub_loc>
	</source_loc>
	<source_loc>
		<id>7345</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18488,14045</sub_loc>
	</source_loc>
	<source_loc>
		<id>7346</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18489,14079</sub_loc>
	</source_loc>
	<source_loc>
		<id>19526</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2287</sub_loc>
	</source_loc>
	<source_loc>
		<id>19533</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19526</sub_loc>
	</source_loc>
	<source_loc>
		<id>19530</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19526</sub_loc>
	</source_loc>
	<source_loc>
		<id>19535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2289</sub_loc>
	</source_loc>
	<source_loc>
		<id>19537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19535</sub_loc>
	</source_loc>
	<source_loc>
		<id>19536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19535</sub_loc>
	</source_loc>
	<source_loc>
		<id>19515</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2284</sub_loc>
	</source_loc>
	<source_loc>
		<id>19518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19515</sub_loc>
	</source_loc>
	<source_loc>
		<id>19516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19515</sub_loc>
	</source_loc>
	<source_loc>
		<id>19520</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2286</sub_loc>
	</source_loc>
	<source_loc>
		<id>19523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19520</sub_loc>
	</source_loc>
	<source_loc>
		<id>19521</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19520</sub_loc>
	</source_loc>
	<source_loc>
		<id>19507</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2281</sub_loc>
	</source_loc>
	<source_loc>
		<id>19509</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19507</sub_loc>
	</source_loc>
	<source_loc>
		<id>19508</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19507</sub_loc>
	</source_loc>
	<source_loc>
		<id>19511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2279</sub_loc>
	</source_loc>
	<source_loc>
		<id>19513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19511</sub_loc>
	</source_loc>
	<source_loc>
		<id>19512</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19511</sub_loc>
	</source_loc>
	<source_loc>
		<id>19762</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19766</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19762</sub_loc>
	</source_loc>
	<source_loc>
		<id>19763</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19762</sub_loc>
	</source_loc>
	<source_loc>
		<id>19768</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19770</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19768</sub_loc>
	</source_loc>
	<source_loc>
		<id>19769</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19768</sub_loc>
	</source_loc>
	<source_loc>
		<id>19772</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19774</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19772</sub_loc>
	</source_loc>
	<source_loc>
		<id>19773</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19772</sub_loc>
	</source_loc>
	<source_loc>
		<id>19776</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2227,2422</sub_loc>
	</source_loc>
	<source_loc>
		<id>19815</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2227,18165</sub_loc>
	</source_loc>
	<source_loc>
		<id>19816</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2227,18165</sub_loc>
	</source_loc>
	<source_loc>
		<id>19779</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19776</sub_loc>
	</source_loc>
	<source_loc>
		<id>19777</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19776</sub_loc>
	</source_loc>
	<source_loc>
		<id>19781</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19662</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2501</sub_loc>
	</source_loc>
	<source_loc>
		<id>19785</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19781</sub_loc>
	</source_loc>
	<source_loc>
		<id>19782</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19781</sub_loc>
	</source_loc>
	<source_loc>
		<id>19694</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2506</sub_loc>
	</source_loc>
	<source_loc>
		<id>19788</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19794</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19788</sub_loc>
	</source_loc>
	<source_loc>
		<id>19793</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19788</sub_loc>
	</source_loc>
	<source_loc>
		<id>7216</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19188,2294</sub_loc>
	</source_loc>
	<source_loc>
		<id>7349</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,7216</sub_loc>
	</source_loc>
	<source_loc>
		<id>7217</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19188,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>7350</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,7217</sub_loc>
	</source_loc>
	<source_loc>
		<id>19561</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2381</sub_loc>
	</source_loc>
	<source_loc>
		<id>19564</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19561</sub_loc>
	</source_loc>
	<source_loc>
		<id>19563</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19561</sub_loc>
	</source_loc>
	<source_loc>
		<id>19569</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2379</sub_loc>
	</source_loc>
	<source_loc>
		<id>19571</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19569</sub_loc>
	</source_loc>
	<source_loc>
		<id>19570</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19569</sub_loc>
	</source_loc>
	<source_loc>
		<id>19553</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2378</sub_loc>
	</source_loc>
	<source_loc>
		<id>19555</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19553</sub_loc>
	</source_loc>
	<source_loc>
		<id>19554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19553</sub_loc>
	</source_loc>
	<source_loc>
		<id>19557</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2376</sub_loc>
	</source_loc>
	<source_loc>
		<id>19559</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19557</sub_loc>
	</source_loc>
	<source_loc>
		<id>19558</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19557</sub_loc>
	</source_loc>
	<source_loc>
		<id>19539</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2363</sub_loc>
	</source_loc>
	<source_loc>
		<id>19545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19540</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19539</sub_loc>
	</source_loc>
	<source_loc>
		<id>19547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2373</sub_loc>
	</source_loc>
	<source_loc>
		<id>19549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19547</sub_loc>
	</source_loc>
	<source_loc>
		<id>19548</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19547</sub_loc>
	</source_loc>
	<source_loc>
		<id>7241</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19180,2428</sub_loc>
	</source_loc>
	<source_loc>
		<id>7353</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,7241</sub_loc>
	</source_loc>
	<source_loc>
		<id>19583</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2451</sub_loc>
	</source_loc>
	<source_loc>
		<id>19585</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19583</sub_loc>
	</source_loc>
	<source_loc>
		<id>19584</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19583</sub_loc>
	</source_loc>
	<source_loc>
		<id>19588</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2449</sub_loc>
	</source_loc>
	<source_loc>
		<id>19593</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19588</sub_loc>
	</source_loc>
	<source_loc>
		<id>19590</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19588</sub_loc>
	</source_loc>
	<source_loc>
		<id>19573</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2444</sub_loc>
	</source_loc>
	<source_loc>
		<id>19577</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19573</sub_loc>
	</source_loc>
	<source_loc>
		<id>19576</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19573</sub_loc>
	</source_loc>
	<source_loc>
		<id>19579</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2446</sub_loc>
	</source_loc>
	<source_loc>
		<id>19581</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19579</sub_loc>
	</source_loc>
	<source_loc>
		<id>19580</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19579</sub_loc>
	</source_loc>
	<source_loc>
		<id>19596</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2417</sub_loc>
	</source_loc>
	<source_loc>
		<id>19599</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19596</sub_loc>
	</source_loc>
	<source_loc>
		<id>19597</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19596</sub_loc>
	</source_loc>
	<source_loc>
		<id>19601</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2419</sub_loc>
	</source_loc>
	<source_loc>
		<id>19603</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19601</sub_loc>
	</source_loc>
	<source_loc>
		<id>19602</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19601</sub_loc>
	</source_loc>
	<source_loc>
		<id>7356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14376</sub_loc>
	</source_loc>
	<source_loc>
		<id>19493</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,19127</sub_loc>
	</source_loc>
	<source_loc>
		<id>19498</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>932,19493</sub_loc>
	</source_loc>
	<source_loc>
		<id>7358</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,19127</sub_loc>
	</source_loc>
	<source_loc>
		<id>7360</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14465</sub_loc>
	</source_loc>
	<source_loc>
		<id>7341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>942,14520</sub_loc>
	</source_loc>
	<source_loc>
		<id>19620</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2339</sub_loc>
	</source_loc>
	<source_loc>
		<id>19622</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19620</sub_loc>
	</source_loc>
	<source_loc>
		<id>19621</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19620</sub_loc>
	</source_loc>
	<source_loc>
		<id>19624</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2337</sub_loc>
	</source_loc>
	<source_loc>
		<id>19626</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19624</sub_loc>
	</source_loc>
	<source_loc>
		<id>19625</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19624</sub_loc>
	</source_loc>
	<source_loc>
		<id>19606</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2332</sub_loc>
	</source_loc>
	<source_loc>
		<id>19608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19606</sub_loc>
	</source_loc>
	<source_loc>
		<id>19607</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19606</sub_loc>
	</source_loc>
	<source_loc>
		<id>19614</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2334</sub_loc>
	</source_loc>
	<source_loc>
		<id>19616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19614</sub_loc>
	</source_loc>
	<source_loc>
		<id>19615</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19614</sub_loc>
	</source_loc>
	<source_loc>
		<id>7367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14154</sub_loc>
	</source_loc>
	<source_loc>
		<id>19499</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,19048</sub_loc>
	</source_loc>
	<source_loc>
		<id>19500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>932,19499</sub_loc>
	</source_loc>
	<source_loc>
		<id>7369</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,19048</sub_loc>
	</source_loc>
	<source_loc>
		<id>7372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14243</sub_loc>
	</source_loc>
	<source_loc>
		<id>7375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>942,14298</sub_loc>
	</source_loc>
	<source_loc>
		<id>19732</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>19734</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19732</sub_loc>
	</source_loc>
	<source_loc>
		<id>19733</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19732</sub_loc>
	</source_loc>
	<source_loc>
		<id>19736</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>19740</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19736</sub_loc>
	</source_loc>
	<source_loc>
		<id>19739</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19736</sub_loc>
	</source_loc>
	<source_loc>
		<id>19742</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>19744</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19742</sub_loc>
	</source_loc>
	<source_loc>
		<id>19743</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19742</sub_loc>
	</source_loc>
	<source_loc>
		<id>19746</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>19748</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19746</sub_loc>
	</source_loc>
	<source_loc>
		<id>19747</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19746</sub_loc>
	</source_loc>
	<source_loc>
		<id>19750</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2536</sub_loc>
	</source_loc>
	<source_loc>
		<id>19753</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19750</sub_loc>
	</source_loc>
	<source_loc>
		<id>19752</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19750</sub_loc>
	</source_loc>
	<source_loc>
		<id>19756</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>19760</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19756</sub_loc>
	</source_loc>
	<source_loc>
		<id>19759</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19756</sub_loc>
	</source_loc>
	<source_loc>
		<id>19628</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2470</sub_loc>
	</source_loc>
	<source_loc>
		<id>19630</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19628</sub_loc>
	</source_loc>
	<source_loc>
		<id>19629</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19628</sub_loc>
	</source_loc>
	<source_loc>
		<id>19633</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2470</sub_loc>
	</source_loc>
	<source_loc>
		<id>19635</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19633</sub_loc>
	</source_loc>
	<source_loc>
		<id>19634</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19633</sub_loc>
	</source_loc>
	<source_loc>
		<id>19637</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2470</sub_loc>
	</source_loc>
	<source_loc>
		<id>19639</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19637</sub_loc>
	</source_loc>
	<source_loc>
		<id>19638</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19637</sub_loc>
	</source_loc>
	<source_loc>
		<id>19643</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2472</sub_loc>
	</source_loc>
	<source_loc>
		<id>19646</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19643</sub_loc>
	</source_loc>
	<source_loc>
		<id>19644</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19643</sub_loc>
	</source_loc>
	<source_loc>
		<id>19700</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>19704</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19700</sub_loc>
	</source_loc>
	<source_loc>
		<id>19703</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19700</sub_loc>
	</source_loc>
	<source_loc>
		<id>19706</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>19710</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19706</sub_loc>
	</source_loc>
	<source_loc>
		<id>19707</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19706</sub_loc>
	</source_loc>
	<source_loc>
		<id>19712</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>19714</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19712</sub_loc>
	</source_loc>
	<source_loc>
		<id>19713</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19712</sub_loc>
	</source_loc>
	<source_loc>
		<id>19716</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>19718</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19716</sub_loc>
	</source_loc>
	<source_loc>
		<id>19717</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19716</sub_loc>
	</source_loc>
	<source_loc>
		<id>19720</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2516</sub_loc>
	</source_loc>
	<source_loc>
		<id>19723</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19720</sub_loc>
	</source_loc>
	<source_loc>
		<id>19721</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19720</sub_loc>
	</source_loc>
	<source_loc>
		<id>19725</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>19728</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19725</sub_loc>
	</source_loc>
	<source_loc>
		<id>19726</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19725</sub_loc>
	</source_loc>
	<source_loc>
		<id>19670</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>19674</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19670</sub_loc>
	</source_loc>
	<source_loc>
		<id>19673</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19670</sub_loc>
	</source_loc>
	<source_loc>
		<id>19676</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>19680</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19676</sub_loc>
	</source_loc>
	<source_loc>
		<id>19677</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19676</sub_loc>
	</source_loc>
	<source_loc>
		<id>19682</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>19684</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19682</sub_loc>
	</source_loc>
	<source_loc>
		<id>19683</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19682</sub_loc>
	</source_loc>
	<source_loc>
		<id>19686</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>19688</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19686</sub_loc>
	</source_loc>
	<source_loc>
		<id>19687</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19686</sub_loc>
	</source_loc>
	<source_loc>
		<id>19690</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2513</sub_loc>
	</source_loc>
	<source_loc>
		<id>19692</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19690</sub_loc>
	</source_loc>
	<source_loc>
		<id>19691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19690</sub_loc>
	</source_loc>
	<source_loc>
		<id>19697</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19694</sub_loc>
	</source_loc>
	<source_loc>
		<id>19696</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19694</sub_loc>
	</source_loc>
	<source_loc>
		<id>19649</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2492</sub_loc>
	</source_loc>
	<source_loc>
		<id>19651</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19649</sub_loc>
	</source_loc>
	<source_loc>
		<id>19650</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19649</sub_loc>
	</source_loc>
	<source_loc>
		<id>19653</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2492</sub_loc>
	</source_loc>
	<source_loc>
		<id>19655</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19653</sub_loc>
	</source_loc>
	<source_loc>
		<id>19654</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19653</sub_loc>
	</source_loc>
	<source_loc>
		<id>19657</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2492</sub_loc>
	</source_loc>
	<source_loc>
		<id>19659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19657</sub_loc>
	</source_loc>
	<source_loc>
		<id>19658</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19657</sub_loc>
	</source_loc>
	<source_loc>
		<id>19664</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19662</sub_loc>
	</source_loc>
	<source_loc>
		<id>19663</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19662</sub_loc>
	</source_loc>
	<source_loc>
		<id>19666</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2510</sub_loc>
	</source_loc>
	<source_loc>
		<id>19668</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19666</sub_loc>
	</source_loc>
	<source_loc>
		<id>19667</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19666</sub_loc>
	</source_loc>
	<source_loc>
		<id>7347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>951,14754</sub_loc>
	</source_loc>
	<source_loc>
		<id>19501</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4052,14773</sub_loc>
	</source_loc>
	<source_loc>
		<id>19502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,19501</sub_loc>
	</source_loc>
	<source_loc>
		<id>7391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18489,14774</sub_loc>
	</source_loc>
	<source_loc>
		<id>19505</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5510,19271</sub_loc>
	</source_loc>
	<source_loc>
		<id>19506</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,19505</sub_loc>
	</source_loc>
	<source_loc>
		<id>7393</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,19271</sub_loc>
	</source_loc>
	<source_loc>
		<id>19808</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2227,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>19809</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2227,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>19811</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2227,2384</sub_loc>
	</source_loc>
	<source_loc>
		<id>19813</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2227,2384</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_1</thread>
		<value>204</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_1</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_1</thread>
		<value>2114</value>
	</intrinsic_muxing>
	<resource>
		<res_id>33</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.8925</delay>
		<module_name>DC_Filter_Add_12Sx9U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>73.1880</unit_area>
		<comb_area>73.1880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.3684</delay>
		<module_name>DC_Filter_Add_4Ux4U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>2.2759</delay>
		<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2701.1160</unit_area>
		<comb_area>2701.1160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.9984</delay>
		<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.1959</delay>
		<module_name>DC_Filter_Add_2Sx1U_3S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>43</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.9177</delay>
		<module_name>DC_Filter_Mul_9Ux3U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>142.6140</unit_area>
		<comb_area>142.6140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.3171</delay>
		<module_name>DC_Filter_Add_5Sx1U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.4420</unit_area>
		<comb_area>17.4420</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>41</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.2438</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.6067</delay>
		<module_name>DC_Filter_LessThan_32Sx10S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>124.8300</unit_area>
		<comb_area>124.8300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>70</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.1716</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>49</res_id>
		<opcode>50</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_32_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>71</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.6207</delay>
		<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>35.9100</unit_area>
		<comb_area>35.9100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>69</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.4215</delay>
		<module_name>DC_Filter_N_Mux_32_3_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>122.7780</unit_area>
		<comb_area>122.7780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>72</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.7010</delay>
		<module_name>DC_Filter_Add_8Ux2S_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>59.5080</unit_area>
		<comb_area>59.5080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>20119</id>
			<opcode>48</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>20121</id>
			<opcode>48</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>20099</id>
			<opcode>72</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>20085</id>
			<opcode>57</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>20101</id>
			<opcode>72</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>20103</id>
			<opcode>72</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>20105</id>
			<opcode>72</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_1</thread>
		<wire_op>
			<id>19819</id>
			<source_loc>19906</source_loc>
			<order>1</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>58</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19821</id>
			<source_loc>19905</source_loc>
			<order>2</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>59</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19825</id>
			<source_loc>19904</source_loc>
			<order>3</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>60</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19832</id>
			<source_loc>18152</source_loc>
			<order>4</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>19828</id>
			<source_loc>7344</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19829</id>
			<source_loc>7345</source_loc>
			<order>6</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19830</id>
			<source_loc>7346</source_loc>
			<order>7</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>20165</id>
			<source_loc>19533</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>274</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19833</id>
			<source_loc>19526</source_loc>
			<order>9</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19834</id>
			<source_loc>19535</source_loc>
			<order>10</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19835</id>
			<source_loc>18154</source_loc>
			<order>11</order>
			<sig_name>j0</sig_name>
			<label>j:j0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>j0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20167</id>
			<source_loc>19518</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>276</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19840</id>
			<source_loc>19515</source_loc>
			<order>13</order>
			<sig_name>j0_u0</sig_name>
			<label>j:j0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>69</id>
				<op_kind>wire</op_kind>
				<object>j0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19841</id>
			<source_loc>19520</source_loc>
			<order>14</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19842</id>
			<source_loc>18156</source_loc>
			<order>15</order>
			<sig_name>k0</sig_name>
			<label>k:k0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>k0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20169</id>
			<source_loc>19509</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>278</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19843</id>
			<source_loc>19507</source_loc>
			<order>17</order>
			<sig_name>k0_u0</sig_name>
			<label>k:k0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>k0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19844</id>
			<source_loc>19511</source_loc>
			<order>18</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19852</id>
			<source_loc>19091</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_9</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>79</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19847</id>
			<source_loc>19081</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_10</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>74</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19848</id>
			<source_loc>19082</source_loc>
			<order>21</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_11</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>75</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19849</id>
			<source_loc>19083</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>76</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19850</id>
			<source_loc>19084</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>77</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19851</id>
			<source_loc>19251</source_loc>
			<order>24</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>78</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20170</id>
			<source_loc>19508</source_loc>
			<order>25</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>279</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19854</id>
			<source_loc>19093</source_loc>
			<order>26</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_14</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>81</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20168</id>
			<source_loc>19516</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>277</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19856</id>
			<source_loc>19102</source_loc>
			<order>28</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_15</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>83</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>19831</id>
			<source_loc>18150</source_loc>
			<order>29</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20171</id>
			<source_loc>19766</source_loc>
			<order>30</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20166</id>
			<source_loc>19530</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>275</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19859</id>
			<source_loc>19762</source_loc>
			<order>32</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19861</id>
			<source_loc>19768</source_loc>
			<order>33</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19864</id>
			<source_loc>19772</source_loc>
			<order>34</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19865</id>
			<source_loc>19776</source_loc>
			<order>35</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19866</id>
			<source_loc>19781</source_loc>
			<order>36</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19867</id>
			<source_loc>19788</source_loc>
			<order>37</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19868</id>
			<source_loc>7349</source_loc>
			<order>38</order>
			<sig_name>j_u4</sig_name>
			<label>j:j_u4:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>j_u4</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19871</id>
			<source_loc>7350</source_loc>
			<order>39</order>
			<sig_name>i_u2</sig_name>
			<label>i:i_u2:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>i_u2</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20175</id>
			<source_loc>19626</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>284</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20173</id>
			<source_loc>19571</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19875</id>
			<source_loc>18216</source_loc>
			<order>42</order>
			<sig_name>j_u3</sig_name>
			<label>j:j_u3:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>j_u3</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19873</id>
			<source_loc>19561</source_loc>
			<order>43</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19874</id>
			<source_loc>19569</source_loc>
			<order>44</order>
			<sig_name>i_u2_u0</sig_name>
			<label>i:i_u2_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>i_u2_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20177</id>
			<source_loc>19559</source_loc>
			<order>45</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>286</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19960</id>
			<source_loc>18169</source_loc>
			<order>46</order>
			<sig_name>k_u8</sig_name>
			<label>k:k_u8:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>158</id>
				<op_kind>wire</op_kind>
				<object>k_u8</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19958</id>
			<source_loc>19620</source_loc>
			<order>47</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>156</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19959</id>
			<source_loc>19624</source_loc>
			<order>48</order>
			<sig_name>j_u4_u0</sig_name>
			<label>j:j_u4_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>157</id>
				<op_kind>wire</op_kind>
				<object>j_u4_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20179</id>
			<source_loc>19616</source_loc>
			<order>49</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>288</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19878</id>
			<source_loc>18218</source_loc>
			<order>50</order>
			<sig_name>k_u5</sig_name>
			<label>k:k_u5:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>k_u5</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19876</id>
			<source_loc>19553</source_loc>
			<order>51</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19877</id>
			<source_loc>19557</source_loc>
			<order>52</order>
			<sig_name>j_u3_u0</sig_name>
			<label>j:j_u3_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>j_u3_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20181</id>
			<source_loc>19549</source_loc>
			<order>53</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>290</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19961</id>
			<source_loc>19606</source_loc>
			<order>54</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>159</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19962</id>
			<source_loc>19614</source_loc>
			<order>55</order>
			<sig_name>k_u8_u0</sig_name>
			<label>k:k_u8_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>160</id>
				<op_kind>wire</op_kind>
				<object>k_u8_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19879</id>
			<source_loc>19539</source_loc>
			<order>56</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>34</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19880</id>
			<source_loc>19547</source_loc>
			<order>57</order>
			<sig_name>k_u5_u0</sig_name>
			<label>k:k_u5_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>101</id>
				<op_kind>wire</op_kind>
				<object>k_u5_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>34</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>19963</id>
			<source_loc>7367</source_loc>
			<order>58</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>161</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19882</id>
			<source_loc>19104</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Add_2Sx1U_3S_4_16</instance_name>
			<opcode>102</opcode>
			<label>+</label>
			<op>
				<id>102</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19883</id>
			<source_loc>19109</source_loc>
			<order>60</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_17</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>103</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19885</id>
			<source_loc>19111</source_loc>
			<order>61</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_18</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>104</id>
				<op_kind>add</op_kind>
				<in_widths>4 3</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19964</id>
			<source_loc>19500</source_loc>
			<order>62</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>162</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19965</id>
			<source_loc>7369</source_loc>
			<order>63</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>163</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19968</id>
			<source_loc>19148</source_loc>
			<order>64</order>
			<instance_name>DC_Filter_Mul_9Ux3U_12U_4_19</instance_name>
			<opcode>128</opcode>
			<label>*</label>
			<op>
				<id>166</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19890</id>
			<source_loc>19115</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>105</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>31</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19891</id>
			<source_loc>19116</source_loc>
			<order>66</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>106</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>31</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19966</id>
			<source_loc>7372</source_loc>
			<order>67</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>164</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19892</id>
			<source_loc>19117</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_17</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>107</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19893</id>
			<source_loc>19118</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_5Sx1U_5S_4_23</instance_name>
			<opcode>109</opcode>
			<label>+</label>
			<op>
				<id>108</id>
				<op_kind>add</op_kind>
				<in_widths>4 3</in_widths>
				<out_widths>5</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19902</id>
			<source_loc>19252</source_loc>
			<order>70</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>176</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>111</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19900</id>
			<source_loc>19119</source_loc>
			<order>71</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>109</id>
				<op_kind>mul</op_kind>
				<in_widths>5</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19901</id>
			<source_loc>19120</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>110</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19969</id>
			<source_loc>19150</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_26</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>167</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19967</id>
			<source_loc>7375</source_loc>
			<order>74</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>165</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19907</id>
			<source_loc>19122</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_9</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>113</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19903</id>
			<source_loc>19253</source_loc>
			<order>76</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>112</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 32 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19971</id>
			<source_loc>19151</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_28</instance_name>
			<opcode>129</opcode>
			<label>+</label>
			<op>
				<id>169</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19970</id>
			<source_loc>19258</source_loc>
			<order>78</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>168</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20182</id>
			<source_loc>19548</source_loc>
			<order>79</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>291</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19979</id>
			<source_loc>19157</source_loc>
			<order>80</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_9</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>177</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19913</id>
			<source_loc>19128</source_loc>
			<order>81</order>
			<instance_name>DC_Filter_Add_2Sx1U_3S_4_16</instance_name>
			<opcode>102</opcode>
			<label>+</label>
			<op>
				<id>115</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19972</id>
			<source_loc>19152</source_loc>
			<order>82</order>
			<instance_name>DC_Filter_Mul_9Ux3U_12U_4_19</instance_name>
			<opcode>131</opcode>
			<label>*</label>
			<op>
				<id>170</id>
				<op_kind>mul</op_kind>
				<in_widths>3</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19973</id>
			<source_loc>19153</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_26</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>171</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20178</id>
			<source_loc>19558</source_loc>
			<order>84</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>287</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19921</id>
			<source_loc>19130</source_loc>
			<order>85</order>
			<instance_name>DC_Filter_LessThan_32Sx10S_1U_4_33</instance_name>
			<opcode>110</opcode>
			<label>&lt;</label>
			<op>
				<id>119</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19975</id>
			<source_loc>19154</source_loc>
			<order>86</order>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_34</instance_name>
			<opcode>132</opcode>
			<label>+</label>
			<op>
				<id>173</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19974</id>
			<source_loc>19259</source_loc>
			<order>87</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>172</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19919</id>
			<source_loc>19129</source_loc>
			<order>88</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_35</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>117</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19976</id>
			<source_loc>19155</source_loc>
			<order>89</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>174</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19977</id>
			<source_loc>19156</source_loc>
			<order>90</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>175</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20174</id>
			<source_loc>19570</source_loc>
			<order>91</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>283</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19978</id>
			<source_loc>19260</source_loc>
			<order>92</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>176</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>19983</id>
			<source_loc>18213</source_loc>
			<order>93</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19924</id>
			<source_loc>19131</source_loc>
			<order>94</order>
			<instance_name>DC_Filter_LessThan_32Sx10S_1U_4_33</instance_name>
			<opcode>110</opcode>
			<label>&lt;</label>
			<op>
				<id>122</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.4677000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>19923</id>
			<source_loc>7353</source_loc>
			<order>95</order>
			<sig_name>k_u6</sig_name>
			<label>k:k_u6:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
				<object>k_u6</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19941</id>
			<source_loc>18235</source_loc>
			<order>96</order>
			<sig_name>k_u7</sig_name>
			<label>k:k_u7:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>k_u7</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20183</id>
			<source_loc>19603</source_loc>
			<order>97</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20180</id>
			<source_loc>19615</source_loc>
			<order>98</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>289</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19981</id>
			<source_loc>19158</source_loc>
			<order>99</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_39</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>179</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20185</id>
			<source_loc>19593</source_loc>
			<order>100</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>294</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19942</id>
			<source_loc>19596</source_loc>
			<order>101</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19943</id>
			<source_loc>19601</source_loc>
			<order>102</order>
			<sig_name>k_u7_u0</sig_name>
			<label>k:k_u7_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>k_u7_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20176</id>
			<source_loc>19625</source_loc>
			<order>103</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>285</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19928</id>
			<source_loc>18282</source_loc>
			<order>104</order>
			<sig_name>h0</sig_name>
			<label>h:h0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>h0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19926</id>
			<source_loc>19583</source_loc>
			<order>105</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19927</id>
			<source_loc>19588</source_loc>
			<order>106</order>
			<sig_name>k_u6_u0</sig_name>
			<label>k:k_u6_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>125</id>
				<op_kind>wire</op_kind>
				<object>k_u6_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20187</id>
			<source_loc>19581</source_loc>
			<order>107</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>296</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>19944</id>
			<source_loc>7356</source_loc>
			<order>108</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>142</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>19929</id>
			<source_loc>19573</source_loc>
			<order>109</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>62</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19930</id>
			<source_loc>19579</source_loc>
			<order>110</order>
			<sig_name>h0_u0</sig_name>
			<label>h:h0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>h0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>62</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19936</id>
			<source_loc>19138</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_40</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>134</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>59</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19945</id>
			<source_loc>19498</source_loc>
			<order>112</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>143</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>19946</id>
			<source_loc>7358</source_loc>
			<order>113</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>144</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19949</id>
			<source_loc>19142</source_loc>
			<order>114</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_41</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>147</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19931</id>
			<source_loc>19132</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_42</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>129</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>60</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19932</id>
			<source_loc>19135</source_loc>
			<order>116</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_43</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>130</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>60</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19947</id>
			<source_loc>7360</source_loc>
			<order>117</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>145</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>19933</id>
			<source_loc>19136</source_loc>
			<order>118</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>131</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>19934</id>
			<source_loc>19137</source_loc>
			<order>119</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>132</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19935</id>
			<source_loc>19254</source_loc>
			<order>120</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>133</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>19948</id>
			<source_loc>7341</source_loc>
			<order>121</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>146</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>20188</id>
			<source_loc>19580</source_loc>
			<order>122</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>297</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>62</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19940</id>
			<source_loc>19141</source_loc>
			<order>123</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_46</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>138</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19955</id>
			<source_loc>19145</source_loc>
			<order>124</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_9</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>153</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19950</id>
			<source_loc>19255</source_loc>
			<order>125</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>148</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19938</id>
			<source_loc>19139</source_loc>
			<order>126</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_9</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>136</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19951</id>
			<source_loc>19143</source_loc>
			<order>127</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_49</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>149</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>19984</id>
			<source_loc>18290</source_loc>
			<order>128</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>182</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20160</id>
			<source_loc>18290</source_loc>
			<order>129</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>19984</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20162</id>
			<source_loc>18290</source_loc>
			<order>130</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>78</cycle_id>
			<original_op>19984</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20164</id>
			<source_loc>18290</source_loc>
			<order>131</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>273</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>95</cycle_id>
			<original_op>19984</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19810</id>
			<source_loc>19809</source_loc>
			<order>132</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>55</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20158</id>
			<source_loc>19809</source_loc>
			<order>133</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>19810</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20186</id>
			<source_loc>19590</source_loc>
			<order>134</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>295</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19952</id>
			<source_loc>19256</source_loc>
			<order>135</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>150</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19953</id>
			<source_loc>19144</source_loc>
			<order>136</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_50</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>151</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19954</id>
			<source_loc>19257</source_loc>
			<order>137</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>177</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>152</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20184</id>
			<source_loc>19602</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19957</id>
			<source_loc>19146</source_loc>
			<order>139</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_46</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>155</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>19814</id>
			<source_loc>19813</source_loc>
			<order>140</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>56</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20138</id>
			<source_loc>19813</source_loc>
			<order>141</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<original_op>19814</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20140</id>
			<source_loc>19813</source_loc>
			<order>142</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>261</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<original_op>19814</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19818</id>
			<source_loc>19816</source_loc>
			<order>143</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>57</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20142</id>
			<source_loc>19816</source_loc>
			<order>144</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>262</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.6787290000</chain_time>
			<original_op>19818</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20144</id>
			<source_loc>19816</source_loc>
			<order>145</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>263</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.6787290000</chain_time>
			<original_op>19818</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20146</id>
			<source_loc>19816</source_loc>
			<order>146</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>264</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.6787290000</chain_time>
			<original_op>19818</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20189</id>
			<source_loc>19734</source_loc>
			<order>147</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>298</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19991</id>
			<source_loc>18292</source_loc>
			<order>148</order>
			<sig_name>h_u2</sig_name>
			<label>h:h_u2:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>189</id>
				<op_kind>wire</op_kind>
				<object>h_u2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19985</id>
			<source_loc>19732</source_loc>
			<order>149</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>183</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19986</id>
			<source_loc>19736</source_loc>
			<order>150</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19987</id>
			<source_loc>19742</source_loc>
			<order>151</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19988</id>
			<source_loc>19746</source_loc>
			<order>152</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19989</id>
			<source_loc>19750</source_loc>
			<order>153</order>
			<sig_name>k_u9_u0</sig_name>
			<label>k:k_u9_u0:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>k_u9_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19990</id>
			<source_loc>19756</source_loc>
			<order>154</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20191</id>
			<source_loc>19630</source_loc>
			<order>155</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>300</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19992</id>
			<source_loc>19628</source_loc>
			<order>156</order>
			<sig_name>f1_val_2_u0</sig_name>
			<label>f1_val[2]:f1_val_2_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19993</id>
			<source_loc>19633</source_loc>
			<order>157</order>
			<sig_name>f1_val_1_u0</sig_name>
			<label>f1_val[1]:f1_val_1_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19994</id>
			<source_loc>19637</source_loc>
			<order>158</order>
			<sig_name>f1_val_0_u0</sig_name>
			<label>f1_val[0]:f1_val_0_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19995</id>
			<source_loc>19643</source_loc>
			<order>159</order>
			<sig_name>h_u2_u0</sig_name>
			<label>h:h_u2_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>h_u2_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19996</id>
			<source_loc>2470</source_loc>
			<order>160</order>
			<sig_name>logic_in_005</sig_name>
			<label>logic_in_005:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>logic_in_005</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>19997</id>
			<source_loc>19159</source_loc>
			<order>161</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_52</instance_name>
			<opcode>134</opcode>
			<label>==</label>
			<op>
				<id>195</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2727000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19999</id>
			<source_loc>19162</source_loc>
			<order>162</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_53</instance_name>
			<opcode>136</opcode>
			<label>==</label>
			<op>
				<id>197</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2648000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20001</id>
			<source_loc>19176</source_loc>
			<order>163</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_54</instance_name>
			<opcode>137</opcode>
			<label>or_reduce</label>
			<op>
				<id>199</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>19998</id>
			<source_loc>19161</source_loc>
			<order>164</order>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_55</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>196</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.3356000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20000</id>
			<source_loc>19174</source_loc>
			<order>165</order>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_56</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>198</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.3277000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20002</id>
			<source_loc>19181</source_loc>
			<order>166</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_57</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>200</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.3270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20003</id>
			<source_loc>19183</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_58</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>201</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>114</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20005</id>
			<source_loc>18297</source_loc>
			<order>168</order>
			<sig_name>h_u3</sig_name>
			<label>h:h_u3:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>h_u3</object>
			</op>
			<cycle_id>114</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20192</id>
			<source_loc>19629</source_loc>
			<order>169</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>301</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>114</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20193</id>
			<source_loc>19704</source_loc>
			<order>170</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>302</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>114</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20012</id>
			<source_loc>18299</source_loc>
			<order>171</order>
			<sig_name>i_u3</sig_name>
			<label>i:i_u3:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>210</id>
				<op_kind>wire</op_kind>
				<object>i_u3</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20006</id>
			<source_loc>19700</source_loc>
			<order>172</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20007</id>
			<source_loc>19706</source_loc>
			<order>173</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20008</id>
			<source_loc>19712</source_loc>
			<order>174</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20009</id>
			<source_loc>19716</source_loc>
			<order>175</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>207</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20010</id>
			<source_loc>19720</source_loc>
			<order>176</order>
			<sig_name>h_u3_u0</sig_name>
			<label>h:h_u3_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>208</id>
				<op_kind>wire</op_kind>
				<object>h_u3_u0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20011</id>
			<source_loc>19725</source_loc>
			<order>177</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>209</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20195</id>
			<source_loc>19674</source_loc>
			<order>178</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>304</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20013</id>
			<source_loc>19670</source_loc>
			<order>179</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>211</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20014</id>
			<source_loc>19676</source_loc>
			<order>180</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>212</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20015</id>
			<source_loc>19682</source_loc>
			<order>181</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20016</id>
			<source_loc>19686</source_loc>
			<order>182</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>214</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20017</id>
			<source_loc>19690</source_loc>
			<order>183</order>
			<sig_name>i_u3_u0</sig_name>
			<label>i:i_u3_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>215</id>
				<op_kind>wire</op_kind>
				<object>i_u3_u0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20018</id>
			<source_loc>19694</source_loc>
			<order>184</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>216</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20020</id>
			<source_loc>19185</source_loc>
			<order>185</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_59</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>218</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20021</id>
			<source_loc>19187</source_loc>
			<order>186</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_60</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>219</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20019</id>
			<source_loc>18301</source_loc>
			<order>187</order>
			<sig_name>j_u5</sig_name>
			<label>j:j_u5:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>217</id>
				<op_kind>wire</op_kind>
				<object>j_u5</object>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20022</id>
			<source_loc>19261</source_loc>
			<order>188</order>
			<instance_name>mask1</instance_name>
			<opcode>175</opcode>
			<label>mask1:read</label>
			<op>
				<id>220</id>
				<op_kind>array_read</op_kind>
				<object>mask1</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20049</id>
			<source_loc>19230</source_loc>
			<order>189</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_61</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>247</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20197</id>
			<source_loc>19651</source_loc>
			<order>190</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>306</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20023</id>
			<source_loc>19649</source_loc>
			<order>191</order>
			<sig_name>f1_val_2_u1</sig_name>
			<label>f1_val[2]:f1_val_2_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u1</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20024</id>
			<source_loc>19653</source_loc>
			<order>192</order>
			<sig_name>f1_val_1_u1</sig_name>
			<label>f1_val[1]:f1_val_1_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u1</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20025</id>
			<source_loc>19657</source_loc>
			<order>193</order>
			<sig_name>f1_val_0_u1</sig_name>
			<label>f1_val[0]:f1_val_0_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u1</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20026</id>
			<source_loc>19662</source_loc>
			<order>194</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>224</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20027</id>
			<source_loc>19666</source_loc>
			<order>195</order>
			<sig_name>j_u5_u0</sig_name>
			<label>j:j_u5_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>225</id>
				<op_kind>wire</op_kind>
				<object>j_u5_u0</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20029</id>
			<source_loc>19192</source_loc>
			<order>196</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_62</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>227</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20030</id>
			<source_loc>19194</source_loc>
			<order>197</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_63</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>228</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20028</id>
			<source_loc>19191</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_64</instance_name>
			<opcode>140</opcode>
			<label>+</label>
			<op>
				<id>226</id>
				<op_kind>add</op_kind>
				<in_widths>10 4</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>123</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20031</id>
			<source_loc>19204</source_loc>
			<order>199</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>229</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>124</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20032</id>
			<source_loc>19206</source_loc>
			<order>200</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_13</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>12 10</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>124</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20035</id>
			<source_loc>2492</source_loc>
			<order>201</order>
			<sig_name>dmux_ctrl_011</sig_name>
			<label>dmux_ctrl_011:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>233</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_011</object>
			</op>
			<cycle_id>125</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20033</id>
			<source_loc>19262</source_loc>
			<order>202</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>176</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>231</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20034</id>
			<source_loc>19213</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			<opcode>57</opcode>
			<label>*</label>
			<op>
				<id>232</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.3899000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20036</id>
			<source_loc>19217</source_loc>
			<order>204</order>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			<opcode>144</opcode>
			<label>or_reduce</label>
			<op>
				<id>234</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.4580000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20037</id>
			<source_loc>19218</source_loc>
			<order>205</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			<opcode>145</opcode>
			<label>&amp;</label>
			<op>
				<id>235</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.5036000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20038</id>
			<source_loc>19219</source_loc>
			<order>206</order>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			<opcode>146</opcode>
			<label>+</label>
			<op>
				<id>236</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.9014000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20045</id>
			<source_loc>19227</source_loc>
			<order>207</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_71</instance_name>
			<opcode>137</opcode>
			<label>or_reduce</label>
			<op>
				<id>243</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>126</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20043</id>
			<source_loc>19225</source_loc>
			<order>208</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_72</instance_name>
			<opcode>136</opcode>
			<label>==</label>
			<op>
				<id>241</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>126</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20047</id>
			<source_loc>19229</source_loc>
			<order>209</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_73</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>245</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>126</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20041</id>
			<source_loc>19223</source_loc>
			<order>210</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_52</instance_name>
			<opcode>134</opcode>
			<label>==</label>
			<op>
				<id>239</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20039</id>
			<source_loc>19221</source_loc>
			<order>211</order>
			<instance_name>DC_Filter_N_Mux_32_3_2_4_75</instance_name>
			<opcode>156</opcode>
			<label>MUX(3)</label>
			<op>
				<id>237</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 32 2</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20040</id>
			<source_loc>19222</source_loc>
			<order>212</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_46</instance_name>
			<opcode>157</opcode>
			<label>+</label>
			<op>
				<id>238</id>
				<op_kind>add</op_kind>
				<in_widths>32 29</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20042</id>
			<source_loc>19224</source_loc>
			<order>213</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_77</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>240</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20044</id>
			<source_loc>19226</source_loc>
			<order>214</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_78</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>242</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20046</id>
			<source_loc>19228</source_loc>
			<order>215</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_79</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>244</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20198</id>
			<source_loc>19650</source_loc>
			<order>216</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>307</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20196</id>
			<source_loc>19673</source_loc>
			<order>217</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>305</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20051</id>
			<source_loc>19231</source_loc>
			<order>218</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_80</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>249</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20053</id>
			<source_loc>18322</source_loc>
			<order>219</order>
			<sig_name>rgb0</sig_name>
			<label>rgb:rgb0:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>251</id>
				<op_kind>wire</op_kind>
				<object>rgb0</object>
			</op>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20194</id>
			<source_loc>19703</source_loc>
			<order>220</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>303</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>20054</id>
			<source_loc>7347</source_loc>
			<order>221</order>
			<sig_name>o_rgb_inside_data</sig_name>
			<label>o_rgb_inside.data:o_rgb_inside_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>252</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20055</id>
			<source_loc>19502</source_loc>
			<order>222</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>253</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20056</id>
			<source_loc>7391</source_loc>
			<order>223</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>254</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20057</id>
			<source_loc>19506</source_loc>
			<order>224</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>o_rgb_inside.m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>255</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20058</id>
			<source_loc>7393</source_loc>
			<order>225</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>256</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20059</id>
			<source_loc>19232</source_loc>
			<order>226</order>
			<instance_name>DC_Filter_Add_8Ux2S_10S_4_81</instance_name>
			<opcode>159</opcode>
			<label>+</label>
			<op>
				<id>257</id>
				<op_kind>add</op_kind>
				<in_widths>10</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20190</id>
			<source_loc>19733</source_loc>
			<order>227</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>299</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20172</id>
			<source_loc>19763</source_loc>
			<order>228</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19853</id>
			<source_loc>19021</source_loc>
			<order>229</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19855</id>
			<source_loc>19028</source_loc>
			<order>230</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19858</id>
			<source_loc>19035</source_loc>
			<order>231</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19872</id>
			<source_loc>19188</source_loc>
			<order>232</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19909</id>
			<source_loc>19100</source_loc>
			<order>233</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19918</id>
			<source_loc>19107</source_loc>
			<order>234</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19920</id>
			<source_loc>19114</source_loc>
			<order>235</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19922</id>
			<source_loc>19184</source_loc>
			<order>236</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>120</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19925</id>
			<source_loc>19180</source_loc>
			<order>237</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>123</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.4677000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19937</id>
			<source_loc>19172</source_loc>
			<order>238</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19939</id>
			<source_loc>19179</source_loc>
			<order>239</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19956</id>
			<source_loc>19168</source_loc>
			<order>240</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>154</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19980</id>
			<source_loc>19089</source_loc>
			<order>241</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>19982</id>
			<source_loc>19096</source_loc>
			<order>242</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20004</id>
			<source_loc>19198</source_loc>
			<order>243</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>114</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20048</id>
			<source_loc>19202</source_loc>
			<order>244</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>246</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20050</id>
			<source_loc>19209</source_loc>
			<order>245</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20052</id>
			<source_loc>19216</source_loc>
			<order>246</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>250</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20060</id>
			<source_loc>19289</source_loc>
			<order>247</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>73</state>
				<source_loc>20055</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>75</state>
				<source_loc>20057</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>39</state>
				<source_loc>19945</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>50</state>
				<source_loc>19964</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.5340</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.5340</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4395</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4395</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_68</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4395</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3656</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.9669</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>20033</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>20034</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>20036</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>20037</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>20038</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>19849</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>19850</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>19851</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>19900</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>19901</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>19903</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>19933</source_loc>
				<state>30</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>19934</source_loc>
				<state>30</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>19935</source_loc>
				<state>30</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>19968</source_loc>
				<state>50</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>19969</source_loc>
				<state>53</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>19970</source_loc>
				<state>54</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>19972</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>19973</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>19974</source_loc>
				<state>54</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>19976</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>19977</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>19978</source_loc>
				<state>54</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>20020</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>20021</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>20022</source_loc>
				<state>65</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>20022</source_loc>
				<state>65</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>20031</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>20032</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>20033</source_loc>
				<state>66</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>20204</id>
			<source_loc>19828</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,15,20</livein>
			<liveout>12,15,20</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20205</id>
			<source_loc>19944</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,40,80</livein>
			<liveout>40,80</liveout>
			<reg_deffed>40,80</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20206</id>
			<source_loc>19947</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,77,78</livein>
			<liveout>1,77</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20207</id>
			<source_loc>19963</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,20,95</livein>
			<liveout>3,20,95</liveout>
			<reg_deffed>3,20,95</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20208</id>
			<source_loc>19966</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,90,91</livein>
			<liveout>2,90</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>164</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20210</id>
			<source_loc>19948</source_loc>
			<name>u_g_n_521_i0</name>
			<datatype W="24">sc_uint</datatype>
			<livein>77,78,79</livein>
			<liveout>1,77,78</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20211</id>
			<source_loc>19967</source_loc>
			<name>u_g_n_521</name>
			<datatype W="24">sc_uint</datatype>
			<livein>90,91,92,93,94</livein>
			<liveout>2,90,91,92,93</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>165</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20212</id>
			<source_loc>20054</source_loc>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,132</livein>
			<liveout>3,132</liveout>
			<reg_deffed>132</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>252</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20214</id>
			<source_loc>19830</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,15,20</livein>
			<liveout>12,15,20</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20215</id>
			<source_loc>20056</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,20,29,34,37,40,65,80,95,114,132</livein>
			<liveout>3,20,34,37,40,65,80,95,114,132</liveout>
			<reg_deffed>132</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>254</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20217</id>
			<source_loc>19819</source_loc>
			<name>f1_val_2_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,14,15,20</livein>
			<liveout>3,12,13,14,15,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20218</id>
			<source_loc>19859</source_loc>
			<name>f1_val_2_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95,114</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20219</id>
			<source_loc>19998</source_loc>
			<name>f1_val_2_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>114,127,132</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>196</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20220</id>
			<source_loc>20013</source_loc>
			<name>f1_val_2_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>119,120,127</livein>
			<liveout>114,119,120,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>211</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20221</id>
			<source_loc>20023</source_loc>
			<name>f1_val_2_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20222</id>
			<source_loc>20042</source_loc>
			<name>f1_val_2_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,114,127,132</livein>
			<liveout>3,114,127,132</liveout>
			<reg_deffed>127</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>240</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20224</id>
			<source_loc>19821</source_loc>
			<name>f1_val_1_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,14,15,20</livein>
			<liveout>3,12,13,14,15,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20225</id>
			<source_loc>19861</source_loc>
			<name>f1_val_1_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95,114</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20226</id>
			<source_loc>20000</source_loc>
			<name>f1_val_1_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>114,127,132</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>198</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20227</id>
			<source_loc>20014</source_loc>
			<name>f1_val_1_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>119,120,127</livein>
			<liveout>114,119,120,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>212</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20228</id>
			<source_loc>20024</source_loc>
			<name>f1_val_1_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>222</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20229</id>
			<source_loc>20044</source_loc>
			<name>f1_val_1_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,114,127,132</livein>
			<liveout>3,114,127,132</liveout>
			<reg_deffed>127</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>242</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20231</id>
			<source_loc>19825</source_loc>
			<name>f1_val_0_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,14,15,20</livein>
			<liveout>3,12,13,14,15,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20232</id>
			<source_loc>19864</source_loc>
			<name>f1_val_0_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95,114</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20233</id>
			<source_loc>20002</source_loc>
			<name>f1_val_0_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>114,127,132</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>200</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20234</id>
			<source_loc>20015</source_loc>
			<name>f1_val_0_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>119,120,127</livein>
			<liveout>114,119,120,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20235</id>
			<source_loc>20025</source_loc>
			<name>f1_val_0_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20236</id>
			<source_loc>20046</source_loc>
			<name>f1_val_0_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,114,127,132</livein>
			<liveout>3,114,127,132</liveout>
			<reg_deffed>127</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>244</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20238</id>
			<source_loc>19833</source_loc>
			<name>i0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,14,15,20</livein>
			<liveout>12,13,14,15,20</liveout>
			<reg_deffed>20</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20239</id>
			<source_loc>19874</source_loc>
			<name>i_u2_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>3,20,29,30,31,32,33,34,37,40</livein>
			<liveout>3,20,29,30,31,32,33,34,37,40</liveout>
			<reg_deffed>3,20,40</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20240</id>
			<source_loc>19930</source_loc>
			<name>h0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>59,60</livein>
			<liveout>40,59,62,65</liveout>
			<reg_deffed>40,62,65</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20241</id>
			<source_loc>19959</source_loc>
			<name>j_u4_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>2,3,20,90,91,92,93,94,95</livein>
			<liveout>2,3,20,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20,95</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>157</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20242</id>
			<source_loc>19995</source_loc>
			<name>h_u2_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>114</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>193</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20243</id>
			<source_loc>20010</source_loc>
			<name>h_u3_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>114,119,120,122,123,124,125,126,127,132</livein>
			<liveout>114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>114,132</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>208</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20245</id>
			<source_loc>19840</source_loc>
			<name>j0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,14,15,20</livein>
			<liveout>12,13,14,15,20</liveout>
			<reg_deffed>15,20</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20246</id>
			<source_loc>19877</source_loc>
			<name>j_u3_u0</name>
			<datatype W="3">sc_int</datatype>
			<livein>3,20,29,30,31,32,33,34,37,40</livein>
			<liveout>3,20,29,30,31,32,33,34,37,40</liveout>
			<reg_deffed>3,20,37,40</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20247</id>
			<source_loc>19936</source_loc>
			<name>h0_mi30</name>
			<datatype W="4">sc_int</datatype>
			<livein>60,61,62</livein>
			<liveout>59,60,61,62</liveout>
			<reg_deffed>59</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>134</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20248</id>
			<source_loc>19971</source_loc>
			<name>CynTemp_87</name>
			<datatype W="3">sc_uint</datatype>
			<livein>91,92</livein>
			<liveout>90,91</liveout>
			<reg_deffed>90</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20249</id>
			<source_loc>20017</source_loc>
			<name>i_u3_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>119,120,122,123,124,125,126,127</livein>
			<liveout>114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>215</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20251</id>
			<source_loc>19848</source_loc>
			<name>CynTemp_73</name>
			<datatype W="4">sc_uint</datatype>
			<livein>14</livein>
			<liveout>13</liveout>
			<reg_deffed>13</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20252</id>
			<source_loc>19885</source_loc>
			<name>CynTemp_77</name>
			<datatype W="4">sc_uint</datatype>
			<livein>31</livein>
			<liveout>30</liveout>
			<reg_deffed>30</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>104</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20253</id>
			<source_loc>19893</source_loc>
			<name>CynTemp_80</name>
			<datatype W="5">sc_int</datatype>
			<livein>33</livein>
			<liveout>32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>108</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20254</id>
			<source_loc>19932</source_loc>
			<name>CynTemp_84</name>
			<datatype W="4">sc_uint</datatype>
			<livein>61</livein>
			<liveout>60</liveout>
			<reg_deffed>60</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>130</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20255</id>
			<source_loc>19975</source_loc>
			<name>CynTemp_89</name>
			<datatype W="4">sc_uint</datatype>
			<livein>94</livein>
			<liveout>93</liveout>
			<reg_deffed>93</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20256</id>
			<source_loc>20030</source_loc>
			<name>CynTemp_94</name>
			<datatype W="4">sc_uint</datatype>
			<livein>123,124</livein>
			<liveout>122,123</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>228</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20258</id>
			<source_loc>19818</source_loc>
			<name>flag0_mux_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</livein>
			<liveout>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20259</id>
			<source_loc>19865</source_loc>
			<name>flag0_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20261</id>
			<source_loc>19843</source_loc>
			<name>k0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>12,13,14</livein>
			<liveout>12,13,15,20</liveout>
			<reg_deffed>15,20</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20262</id>
			<source_loc>19880</source_loc>
			<name>k_u5_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>29,30,31,32,33,34</livein>
			<liveout>3,20,29,30,31,32,33,34,37,40</liveout>
			<reg_deffed>3,20,34,37,40</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20263</id>
			<source_loc>19927</source_loc>
			<name>k_u6_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>40,59,60,61,62,65</livein>
			<liveout>40,59,60,61,62,65</liveout>
			<reg_deffed>40,65</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>125</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20264</id>
			<source_loc>19943</source_loc>
			<name>k_u7_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,40,77,78,79,80</livein>
			<liveout>1,40,77,78,80</liveout>
			<reg_deffed>40,80</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>141</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20265</id>
			<source_loc>19962</source_loc>
			<name>k_u8_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>2,3,20,90,91,92,93,94,95</livein>
			<liveout>2,3,20,90,91,92,93,95</liveout>
			<reg_deffed>3,20,95</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20266</id>
			<source_loc>20028</source_loc>
			<name>CynTemp_92</name>
			<datatype W="10">sc_int</datatype>
			<livein>124</livein>
			<liveout>123</liveout>
			<reg_deffed>123</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>226</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20268</id>
			<source_loc>19852</source_loc>
			<name>k0_mi7</name>
			<datatype W="11">sc_int</datatype>
			<livein>13,14,15</livein>
			<liveout>12,13,14,15</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>79</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20269</id>
			<source_loc>19891</source_loc>
			<name>CynTemp_13</name>
			<datatype W="12">sc_uint</datatype>
			<livein>32</livein>
			<liveout>31</liveout>
			<reg_deffed>31</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>106</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20270</id>
			<source_loc>19955</source_loc>
			<name>k_u7_mi43</name>
			<datatype W="11">sc_int</datatype>
			<livein>78,79,80</livein>
			<liveout>77,78,79,80</liveout>
			<reg_deffed>77</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20271</id>
			<source_loc>19979</source_loc>
			<name>k_u8_mi54</name>
			<datatype W="11">sc_int</datatype>
			<livein>92,93,94,95</livein>
			<liveout>91,92,93,94,95</liveout>
			<reg_deffed>91</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>177</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20273</id>
			<source_loc>19921</source_loc>
			<name>condvar_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,40,59,60,61,62,65,77,78,79,80</livein>
			<liveout>1,37,40,59,60,61,62,65,77,78,79,80</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20274</id>
			<source_loc>20045</source_loc>
			<name>dmux_ctrl_014</name>
			<datatype W="1">sc_uint</datatype>
			<livein>127</livein>
			<liveout>126,127</liveout>
			<reg_deffed>126</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>243</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20276</id>
			<source_loc>19924</source_loc>
			<name>condvar_004</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,59,60,61,62,65,80,95</livein>
			<liveout>40,59,60,61,62,65,80,95</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20277</id>
			<source_loc>20043</source_loc>
			<name>dmux_ctrl_013</name>
			<datatype W="1">sc_uint</datatype>
			<livein>127</livein>
			<liveout>126,127</liveout>
			<reg_deffed>126</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20279</id>
			<source_loc>19940</source_loc>
			<name>flag0_mi32</name>
			<datatype W="32">sc_int</datatype>
			<livein>65</livein>
			<liveout>62,65</liveout>
			<reg_deffed>62</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>138</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20280</id>
			<source_loc>20022</source_loc>
			<name>mask1_i_u3t3ph_u3</name>
			<datatype W="32">sc_int</datatype>
			<livein>120,122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20282</id>
			<source_loc>19984</source_loc>
			<name>k_u9_mi27</name>
			<datatype W="10">sc_int</datatype>
			<livein>3,40,65,79,80,95,114</livein>
			<liveout>40,65,78,79,80,95</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20283</id>
			<source_loc>19989</source_loc>
			<name>k_u9_u0</name>
			<datatype W="10">sc_int</datatype>
			<livein>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</livein>
			<liveout>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>3,40,65,80,95</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20285</id>
			<source_loc>20049</source_loc>
			<name>i_u3_mi65</name>
			<datatype W="4">sc_int</datatype>
			<livein>120,122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>247</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20287</id>
			<source_loc>19882</source_loc>
			<name>CynTemp_75</name>
			<datatype W="3">sc_int</datatype>
			<livein>30</livein>
			<liveout>29</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>102</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20288</id>
			<source_loc>20027</source_loc>
			<name>j_u5_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>122,123,124,125,126</livein>
			<liveout>120,122,123,124,125,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>225</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20289</id>
			<source_loc>20047</source_loc>
			<name>j_u5_mi66</name>
			<datatype W="4">sc_int</datatype>
			<livein>127</livein>
			<liveout>126,127</liveout>
			<reg_deffed>126</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>245</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20291</id>
			<source_loc>20035</source_loc>
			<name>dmux_ctrl_011</name>
			<datatype W="2">sc_uint</datatype>
			<livein>126,127</livein>
			<liveout>125,126,127</liveout>
			<reg_deffed>125</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>233</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>20293</id>
			<source_loc>20038</source_loc>
			<name>CynTemp_98</name>
			<datatype W="29">sc_int</datatype>
			<livein>126,127</livein>
			<liveout>125,126,127</liveout>
			<reg_deffed>125</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>21</res_id>
		<opcode>21</opcode>
		<opcode>22</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>52</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>52</id>
			<thread>do_filter_1</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>65</source_line>
			<source_loc>2289</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>5</max_path>
			<latency>9291</latency>
			<loop>
				<id>51</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>66</source_line>
				<source_loc>2286</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>9288</latency>
				<loop>
					<id>50</id>
					<thread>do_filter_1</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>67</source_line>
					<source_loc>2283</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>9288</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>90</id>
			<thread>do_filter_1</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>70</source_line>
			<source_loc>2539</source_loc>
			<start_cycle>5</start_cycle>
			<max_path>24</max_path>
			<latency>60425</latency>
			<loop>
				<id>66</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>93</source_line>
				<source_loc>2381</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>8</max_path>
				<latency>9225</latency>
				<loop>
					<id>65</id>
					<thread>do_filter_1</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>94</source_line>
					<source_loc>2378</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>7</max_path>
					<latency>9222</latency>
					<loop>
						<id>64</id>
						<thread>do_filter_1</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>95</source_line>
						<source_loc>2375</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>6</max_path>
						<latency>9216</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>78</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>117</source_line>
				<source_loc>2451</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>5</max_path>
				<latency>3328</latency>
				<loop>
					<id>77</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>119</source_line>
					<source_loc>2448</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>3072</latency>
				</loop>
			</loop>
			<loop>
				<id>76</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>100</source_line>
				<source_loc>2421</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>5</max_path>
				<latency>1280</latency>
			</loop>
			<loop>
				<id>63</id>
				<thread>do_filter_1</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>74</source_line>
				<source_loc>2339</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>7</max_path>
				<latency>3584</latency>
				<loop>
					<id>62</id>
					<thread>do_filter_1</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>76</source_line>
					<source_loc>2336</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>7</max_path>
					<latency>3584</latency>
				</loop>
			</loop>
			<loop>
				<id>89</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>128</source_line>
				<source_loc>2538</source_loc>
				<start_cycle>13</start_cycle>
				<max_path>11</max_path>
				<latency>47872</latency>
				<loop>
					<id>79</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>130</source_line>
					<source_loc>2474</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>82</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>133</source_line>
					<source_loc>2518</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>9</max_path>
					<latency>46848</latency>
					<loop>
						<id>81</id>
						<thread>do_filter_1</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>134</source_line>
						<source_loc>2515</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>8</max_path>
						<latency>46080</latency>
						<loop>
							<id>80</id>
							<thread>do_filter_1</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>135</source_line>
							<source_loc>2512</source_loc>
							<start_cycle>2</start_cycle>
							<max_path>6</max_path>
							<latency>41472</latency>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>20</cycle_id>
				<start_cycle>4</start_cycle>
				<latency>9291</latency>
			</cycle>
			<loop>
				<id>51</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>50</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>12</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>13</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
					<cycle>
						<cycle_id>14</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6966</latency>
					</cycle>
					<cycle>
						<cycle_id>15</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>9288</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>90</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>66</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>40</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>18516</latency>
				</cycle>
				<loop>
					<id>65</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>37</cycle_id>
						<start_cycle>6</start_cycle>
						<latency>18513</latency>
					</cycle>
					<loop>
						<id>64</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>29</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>10827</latency>
						</cycle>
						<cycle>
							<cycle_id>30</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>12363</latency>
						</cycle>
						<cycle>
							<cycle_id>31</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>13899</latency>
						</cycle>
						<cycle>
							<cycle_id>32</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>15435</latency>
						</cycle>
						<cycle>
							<cycle_id>33</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>16971</latency>
						</cycle>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>18507</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>78</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>65</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>21844</latency>
				</cycle>
				<loop>
					<id>77</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>59</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>19284</latency>
					</cycle>
					<cycle>
						<cycle_id>60</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>20052</latency>
					</cycle>
					<cycle>
						<cycle_id>61</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>20820</latency>
					</cycle>
					<cycle>
						<cycle_id>62</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>21588</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>76</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>14435</source_loc>
					<start_cycle>0</start_cycle>
					<latency>18772</latency>
				</cycle>
				<cycle>
					<cycle_id>77</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>19028</latency>
				</cycle>
				<cycle>
					<cycle_id>78</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>19284</latency>
				</cycle>
				<cycle>
					<cycle_id>79</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>19540</latency>
				</cycle>
				<cycle>
					<cycle_id>80</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>19796</latency>
				</cycle>
			</loop>
			<loop>
				<id>63</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>62</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>14213</source_loc>
						<start_cycle>0</start_cycle>
						<latency>9803</latency>
					</cycle>
					<cycle>
						<cycle_id>90</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>10315</latency>
					</cycle>
					<cycle>
						<cycle_id>91</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>10827</latency>
					</cycle>
					<cycle>
						<cycle_id>92</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>11339</latency>
					</cycle>
					<cycle>
						<cycle_id>93</cycle_id>
						<start_cycle>4</start_cycle>
						<latency>11851</latency>
					</cycle>
					<cycle>
						<cycle_id>94</cycle_id>
						<start_cycle>5</start_cycle>
						<latency>12363</latency>
					</cycle>
					<cycle>
						<cycle_id>95</cycle_id>
						<start_cycle>6</start_cycle>
						<latency>12875</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>89</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>14805</source_loc>
					<start_cycle>10</start_cycle>
					<latency>69716</latency>
				</cycle>
				<loop>
					<id>79</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>114</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>22612</latency>
					</cycle>
				</loop>
				<loop>
					<id>82</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>132</cycle_id>
						<start_cycle>8</start_cycle>
						<latency>69460</latency>
					</cycle>
					<loop>
						<id>81</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>119</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>24916</latency>
						</cycle>
						<cycle>
							<cycle_id>120</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>27220</latency>
						</cycle>
						<loop>
							<id>80</id>
							<thread>do_filter_1</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>122</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>34132</latency>
							</cycle>
							<cycle>
								<cycle_id>123</cycle_id>
								<start_cycle>1</start_cycle>
								<latency>41044</latency>
							</cycle>
							<cycle>
								<cycle_id>124</cycle_id>
								<start_cycle>2</start_cycle>
								<latency>47956</latency>
							</cycle>
							<cycle>
								<cycle_id>125</cycle_id>
								<start_cycle>3</start_cycle>
								<latency>54868</latency>
							</cycle>
							<cycle>
								<cycle_id>126</cycle_id>
								<start_cycle>4</start_cycle>
								<latency>61780</latency>
							</cycle>
							<cycle>
								<cycle_id>127</cycle_id>
								<start_cycle>5</start_cycle>
								<latency>68692</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>20599</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8932</sub_loc>
	</source_loc>
	<source_loc>
		<id>20597</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8930,8930</sub_loc>
	</source_loc>
	<source_loc>
		<id>20598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13136</opcode>
		<sub_loc>8930,8930</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>20605</id>
			<opcode>59</opcode>
			<source_loc>8933</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>20601</id>
			<source_loc>20599</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_rgb_inside_vld_prev</sig_name>
			<label>o_rgb_inside.vld:gen_stalling_1_o_rgb_inside_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>662</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_rgb_inside_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20602</id>
			<source_loc>8931</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_busy</sig_name>
			<label>o_rgb_inside.busy:o_rgb_inside_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>663</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20603</id>
			<source_loc>19329</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_82</instance_name>
			<opcode>59</opcode>
			<label>&amp;</label>
			<op>
				<id>664</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>20604</id>
			<source_loc>20598</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>665</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>4</state>
				<source_loc>8932</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>5</state>
				<source_loc>20602</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>4</state>
				<source_loc>8932</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>5</state>
				<source_loc>20604</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>5</state>
				<source_loc>20602</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>5</state>
				<source_loc>20604</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_82</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_82</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>155</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18704</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>155</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6295</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>20610</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9414</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>20611</id>
			<source_loc>9407</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>668</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20612</id>
			<source_loc>9415</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>669</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20613</id>
			<source_loc>20610</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>670</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>20613</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>11</state>
				<source_loc>20612</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>20611</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>20615</id>
			<source_loc>20611</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>668</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20616</id>
			<source_loc>20613</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>670</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>153</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18703</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>153</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6294</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>20617</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12379,12379</sub_loc>
	</source_loc>
	<source_loc>
		<id>20618</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13150</opcode>
		<sub_loc>12379,12379</sub_loc>
	</source_loc>
	<source_loc>
		<id>20620</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19492</sub_loc>
	</source_loc>
	<source_loc>
		<id>20619</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19492</sub_loc>
	</source_loc>
	<source_loc>
		<id>20622</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12379</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>20633</id>
			<opcode>82</opcode>
			<source_loc>19911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>20626</id>
			<source_loc>12369</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>671</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20627</id>
			<source_loc>19492</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>672</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20628</id>
			<source_loc>20622</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_0_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>673</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20629</id>
			<source_loc>12376</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>674</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20630</id>
			<source_loc>12380</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>675</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20631</id>
			<source_loc>19313</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_83</instance_name>
			<opcode>82</opcode>
			<label>MUX(2)</label>
			<op>
				<id>676</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>20632</id>
			<source_loc>20618</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>677</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>20629</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>20630</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>12379</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>20632</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>20621</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>20626</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>20639</id>
			<source_loc>20626</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>671</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20640</id>
			<source_loc>20632</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>677</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18686</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6276</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>20642</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12184</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>20643</id>
			<source_loc>12177</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>681</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20644</id>
			<source_loc>12185</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>682</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20645</id>
			<source_loc>20642</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>683</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>11</state>
				<source_loc>20644</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>20645</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>20643</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>20648</id>
			<source_loc>20643</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>681</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20649</id>
			<source_loc>20645</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>683</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>114</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18688</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>114</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6278</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>20652</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12004</sub_loc>
	</source_loc>
	<source_loc>
		<id>20650</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12002,12002</sub_loc>
	</source_loc>
	<source_loc>
		<id>20651</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13097</opcode>
		<sub_loc>12002,12002</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>20658</id>
			<opcode>59</opcode>
			<source_loc>12005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>20654</id>
			<source_loc>20652</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_0_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>684</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20655</id>
			<source_loc>12003</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>685</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20656</id>
			<source_loc>19319</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_84</instance_name>
			<opcode>59</opcode>
			<label>&amp;</label>
			<op>
				<id>686</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>20657</id>
			<source_loc>20651</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>687</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>12004</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>20655</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>12004</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>20657</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>20655</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>20657</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>116</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18689</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>116</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6279</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>20663</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11420,11420</sub_loc>
	</source_loc>
	<source_loc>
		<id>20664</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13195</opcode>
		<sub_loc>11420,11420</sub_loc>
	</source_loc>
	<source_loc>
		<id>20666</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19645</sub_loc>
	</source_loc>
	<source_loc>
		<id>20665</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19645</sub_loc>
	</source_loc>
	<source_loc>
		<id>20668</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11420</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>20678</id>
			<opcode>82</opcode>
			<source_loc>19914</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_1</thread>
		<io_op>
			<id>20671</id>
			<source_loc>11392</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>690</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20672</id>
			<source_loc>19645</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>691</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20673</id>
			<source_loc>20668</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>692</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20674</id>
			<source_loc>11406</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>i_rgb_inside.m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>693</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20675</id>
			<source_loc>11417</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>i_rgb_inside.vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>694</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20676</id>
			<source_loc>19325</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_85</instance_name>
			<opcode>82</opcode>
			<label>MUX(2)</label>
			<op>
				<id>695</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>20677</id>
			<source_loc>20664</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>696</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>13</state>
				<source_loc>20675</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>20674</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>11420</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>20677</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>20667</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>20671</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
		<reg_op>
			<id>20685</id>
			<source_loc>20671</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>690</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20686</id>
			<source_loc>20677</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>696</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>134</id>
			<thread>gen_unvalidated_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18696</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>134</id>
			<thread>gen_unvalidated_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6287</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>20688</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10577,10577</sub_loc>
	</source_loc>
	<source_loc>
		<id>20689</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13091</opcode>
		<sub_loc>10577,10577</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>20697</id>
			<opcode>59</opcode>
			<source_loc>10580</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<io_op>
			<id>20692</id>
			<source_loc>10570</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>i_rgb_inside.m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>700</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20693</id>
			<source_loc>10578</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>i_rgb_inside.m_data_is_valid:i_rgb_inside_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>701</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20694</id>
			<source_loc>10579</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>i_rgb_inside.m_stalling:i_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>702</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20695</id>
			<source_loc>19326</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_86</instance_name>
			<opcode>59</opcode>
			<label>&amp;</label>
			<op>
				<id>703</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>20696</id>
			<source_loc>20689</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>704</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
				<state>11</state>
				<source_loc>20694</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>20693</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>20696</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>20692</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<reg_op>
			<id>20703</id>
			<source_loc>20692</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>700</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20704</id>
			<source_loc>20696</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>704</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>142</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18699</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>142</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6290</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>160</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>7284</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,14824</sub_loc>
	</source_loc>
	<source_loc>
		<id>7285</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18452,14835</sub_loc>
	</source_loc>
	<source_loc>
		<id>7286</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18453,14869</sub_loc>
	</source_loc>
	<source_loc>
		<id>20730</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,2624</sub_loc>
	</source_loc>
	<source_loc>
		<id>20732</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20730</sub_loc>
	</source_loc>
	<source_loc>
		<id>20731</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20730</sub_loc>
	</source_loc>
	<source_loc>
		<id>20734</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2626</sub_loc>
	</source_loc>
	<source_loc>
		<id>20736</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20734</sub_loc>
	</source_loc>
	<source_loc>
		<id>20735</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20734</sub_loc>
	</source_loc>
	<source_loc>
		<id>20722</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2621</sub_loc>
	</source_loc>
	<source_loc>
		<id>20724</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20722</sub_loc>
	</source_loc>
	<source_loc>
		<id>20723</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20722</sub_loc>
	</source_loc>
	<source_loc>
		<id>20726</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2623</sub_loc>
	</source_loc>
	<source_loc>
		<id>20728</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20726</sub_loc>
	</source_loc>
	<source_loc>
		<id>20727</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20726</sub_loc>
	</source_loc>
	<source_loc>
		<id>20714</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2618</sub_loc>
	</source_loc>
	<source_loc>
		<id>20716</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20714</sub_loc>
	</source_loc>
	<source_loc>
		<id>20715</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20714</sub_loc>
	</source_loc>
	<source_loc>
		<id>20718</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2616</sub_loc>
	</source_loc>
	<source_loc>
		<id>20720</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20718</sub_loc>
	</source_loc>
	<source_loc>
		<id>20719</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20718</sub_loc>
	</source_loc>
	<source_loc>
		<id>20910</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20912</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20910</sub_loc>
	</source_loc>
	<source_loc>
		<id>20911</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20910</sub_loc>
	</source_loc>
	<source_loc>
		<id>20914</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20916</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20914</sub_loc>
	</source_loc>
	<source_loc>
		<id>20915</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20914</sub_loc>
	</source_loc>
	<source_loc>
		<id>20918</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20920</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20918</sub_loc>
	</source_loc>
	<source_loc>
		<id>20919</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20918</sub_loc>
	</source_loc>
	<source_loc>
		<id>20922</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2564,2758</sub_loc>
	</source_loc>
	<source_loc>
		<id>20950</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2564,17948</sub_loc>
	</source_loc>
	<source_loc>
		<id>20951</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2564,17948</sub_loc>
	</source_loc>
	<source_loc>
		<id>20924</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20922</sub_loc>
	</source_loc>
	<source_loc>
		<id>20923</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20922</sub_loc>
	</source_loc>
	<source_loc>
		<id>20926</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20830</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2837</sub_loc>
	</source_loc>
	<source_loc>
		<id>20928</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20926</sub_loc>
	</source_loc>
	<source_loc>
		<id>20927</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20926</sub_loc>
	</source_loc>
	<source_loc>
		<id>20858</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2842</sub_loc>
	</source_loc>
	<source_loc>
		<id>20930</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20932</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20930</sub_loc>
	</source_loc>
	<source_loc>
		<id>20931</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20930</sub_loc>
	</source_loc>
	<source_loc>
		<id>7203</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>18896,2631</sub_loc>
	</source_loc>
	<source_loc>
		<id>7289</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,7203</sub_loc>
	</source_loc>
	<source_loc>
		<id>7206</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>18896,2678</sub_loc>
	</source_loc>
	<source_loc>
		<id>7294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,7206</sub_loc>
	</source_loc>
	<source_loc>
		<id>20754</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2717</sub_loc>
	</source_loc>
	<source_loc>
		<id>20756</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20754</sub_loc>
	</source_loc>
	<source_loc>
		<id>20755</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20754</sub_loc>
	</source_loc>
	<source_loc>
		<id>20758</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,2715</sub_loc>
	</source_loc>
	<source_loc>
		<id>20760</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20758</sub_loc>
	</source_loc>
	<source_loc>
		<id>20759</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20758</sub_loc>
	</source_loc>
	<source_loc>
		<id>20746</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2714</sub_loc>
	</source_loc>
	<source_loc>
		<id>20748</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20746</sub_loc>
	</source_loc>
	<source_loc>
		<id>20747</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20746</sub_loc>
	</source_loc>
	<source_loc>
		<id>20750</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2712</sub_loc>
	</source_loc>
	<source_loc>
		<id>20752</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20750</sub_loc>
	</source_loc>
	<source_loc>
		<id>20751</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20750</sub_loc>
	</source_loc>
	<source_loc>
		<id>20738</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2699</sub_loc>
	</source_loc>
	<source_loc>
		<id>20740</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20738</sub_loc>
	</source_loc>
	<source_loc>
		<id>20739</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20738</sub_loc>
	</source_loc>
	<source_loc>
		<id>20742</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2709</sub_loc>
	</source_loc>
	<source_loc>
		<id>20744</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20742</sub_loc>
	</source_loc>
	<source_loc>
		<id>20743</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20742</sub_loc>
	</source_loc>
	<source_loc>
		<id>7215</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>18888,2764</sub_loc>
	</source_loc>
	<source_loc>
		<id>7297</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,7215</sub_loc>
	</source_loc>
	<source_loc>
		<id>20770</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2787</sub_loc>
	</source_loc>
	<source_loc>
		<id>20772</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20770</sub_loc>
	</source_loc>
	<source_loc>
		<id>20771</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20770</sub_loc>
	</source_loc>
	<source_loc>
		<id>20774</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2785</sub_loc>
	</source_loc>
	<source_loc>
		<id>20776</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20774</sub_loc>
	</source_loc>
	<source_loc>
		<id>20775</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20774</sub_loc>
	</source_loc>
	<source_loc>
		<id>20762</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2780</sub_loc>
	</source_loc>
	<source_loc>
		<id>20764</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20762</sub_loc>
	</source_loc>
	<source_loc>
		<id>20763</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20762</sub_loc>
	</source_loc>
	<source_loc>
		<id>20766</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2782</sub_loc>
	</source_loc>
	<source_loc>
		<id>20768</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20766</sub_loc>
	</source_loc>
	<source_loc>
		<id>20767</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20766</sub_loc>
	</source_loc>
	<source_loc>
		<id>20778</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2753</sub_loc>
	</source_loc>
	<source_loc>
		<id>20780</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20778</sub_loc>
	</source_loc>
	<source_loc>
		<id>20779</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20778</sub_loc>
	</source_loc>
	<source_loc>
		<id>20782</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2755</sub_loc>
	</source_loc>
	<source_loc>
		<id>20784</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20782</sub_loc>
	</source_loc>
	<source_loc>
		<id>20783</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20782</sub_loc>
	</source_loc>
	<source_loc>
		<id>7300</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,15166</sub_loc>
	</source_loc>
	<source_loc>
		<id>20706</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,18835</sub_loc>
	</source_loc>
	<source_loc>
		<id>20707</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,20706</sub_loc>
	</source_loc>
	<source_loc>
		<id>7302</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2889,18835</sub_loc>
	</source_loc>
	<source_loc>
		<id>7304</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,15255</sub_loc>
	</source_loc>
	<source_loc>
		<id>7281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,15310</sub_loc>
	</source_loc>
	<source_loc>
		<id>20794</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>20796</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20794</sub_loc>
	</source_loc>
	<source_loc>
		<id>20795</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20794</sub_loc>
	</source_loc>
	<source_loc>
		<id>20798</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2673</sub_loc>
	</source_loc>
	<source_loc>
		<id>20800</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20798</sub_loc>
	</source_loc>
	<source_loc>
		<id>20799</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20798</sub_loc>
	</source_loc>
	<source_loc>
		<id>20786</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2668</sub_loc>
	</source_loc>
	<source_loc>
		<id>20788</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20786</sub_loc>
	</source_loc>
	<source_loc>
		<id>20787</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20786</sub_loc>
	</source_loc>
	<source_loc>
		<id>20790</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2670</sub_loc>
	</source_loc>
	<source_loc>
		<id>20792</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20790</sub_loc>
	</source_loc>
	<source_loc>
		<id>20791</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20790</sub_loc>
	</source_loc>
	<source_loc>
		<id>7311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,14944</sub_loc>
	</source_loc>
	<source_loc>
		<id>20708</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,18756</sub_loc>
	</source_loc>
	<source_loc>
		<id>20709</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,20708</sub_loc>
	</source_loc>
	<source_loc>
		<id>7313</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2889,18756</sub_loc>
	</source_loc>
	<source_loc>
		<id>7316</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,15033</sub_loc>
	</source_loc>
	<source_loc>
		<id>7319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,15088</sub_loc>
	</source_loc>
	<source_loc>
		<id>20886</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>20888</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20886</sub_loc>
	</source_loc>
	<source_loc>
		<id>20887</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20886</sub_loc>
	</source_loc>
	<source_loc>
		<id>20890</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>20892</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20890</sub_loc>
	</source_loc>
	<source_loc>
		<id>20891</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20890</sub_loc>
	</source_loc>
	<source_loc>
		<id>20894</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>20896</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20894</sub_loc>
	</source_loc>
	<source_loc>
		<id>20895</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20894</sub_loc>
	</source_loc>
	<source_loc>
		<id>20898</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>20900</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20898</sub_loc>
	</source_loc>
	<source_loc>
		<id>20899</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20898</sub_loc>
	</source_loc>
	<source_loc>
		<id>20902</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2871</sub_loc>
	</source_loc>
	<source_loc>
		<id>20904</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20902</sub_loc>
	</source_loc>
	<source_loc>
		<id>20903</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20902</sub_loc>
	</source_loc>
	<source_loc>
		<id>20906</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>20908</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20906</sub_loc>
	</source_loc>
	<source_loc>
		<id>20907</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20906</sub_loc>
	</source_loc>
	<source_loc>
		<id>20802</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2806</sub_loc>
	</source_loc>
	<source_loc>
		<id>20804</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20802</sub_loc>
	</source_loc>
	<source_loc>
		<id>20803</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20802</sub_loc>
	</source_loc>
	<source_loc>
		<id>20806</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2806</sub_loc>
	</source_loc>
	<source_loc>
		<id>20808</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20806</sub_loc>
	</source_loc>
	<source_loc>
		<id>20807</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20806</sub_loc>
	</source_loc>
	<source_loc>
		<id>20810</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2806</sub_loc>
	</source_loc>
	<source_loc>
		<id>20812</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20810</sub_loc>
	</source_loc>
	<source_loc>
		<id>20811</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20810</sub_loc>
	</source_loc>
	<source_loc>
		<id>20814</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2808</sub_loc>
	</source_loc>
	<source_loc>
		<id>20816</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20814</sub_loc>
	</source_loc>
	<source_loc>
		<id>20815</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20814</sub_loc>
	</source_loc>
	<source_loc>
		<id>20862</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20864</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20862</sub_loc>
	</source_loc>
	<source_loc>
		<id>20863</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20862</sub_loc>
	</source_loc>
	<source_loc>
		<id>20866</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20868</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20866</sub_loc>
	</source_loc>
	<source_loc>
		<id>20867</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20866</sub_loc>
	</source_loc>
	<source_loc>
		<id>20870</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20872</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20870</sub_loc>
	</source_loc>
	<source_loc>
		<id>20871</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20870</sub_loc>
	</source_loc>
	<source_loc>
		<id>20874</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20876</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20875</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20874</sub_loc>
	</source_loc>
	<source_loc>
		<id>20878</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2852</sub_loc>
	</source_loc>
	<source_loc>
		<id>20880</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20878</sub_loc>
	</source_loc>
	<source_loc>
		<id>20879</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20878</sub_loc>
	</source_loc>
	<source_loc>
		<id>20882</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20884</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20882</sub_loc>
	</source_loc>
	<source_loc>
		<id>20883</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20882</sub_loc>
	</source_loc>
	<source_loc>
		<id>20838</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>20840</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20838</sub_loc>
	</source_loc>
	<source_loc>
		<id>20839</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20838</sub_loc>
	</source_loc>
	<source_loc>
		<id>20842</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>20844</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20842</sub_loc>
	</source_loc>
	<source_loc>
		<id>20843</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20842</sub_loc>
	</source_loc>
	<source_loc>
		<id>20846</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>20848</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20846</sub_loc>
	</source_loc>
	<source_loc>
		<id>20847</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20846</sub_loc>
	</source_loc>
	<source_loc>
		<id>20850</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>20852</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20850</sub_loc>
	</source_loc>
	<source_loc>
		<id>20851</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20850</sub_loc>
	</source_loc>
	<source_loc>
		<id>20854</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,2849</sub_loc>
	</source_loc>
	<source_loc>
		<id>20856</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20855</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20854</sub_loc>
	</source_loc>
	<source_loc>
		<id>20860</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20858</sub_loc>
	</source_loc>
	<source_loc>
		<id>20859</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20858</sub_loc>
	</source_loc>
	<source_loc>
		<id>20818</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2828</sub_loc>
	</source_loc>
	<source_loc>
		<id>20820</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20818</sub_loc>
	</source_loc>
	<source_loc>
		<id>20819</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20818</sub_loc>
	</source_loc>
	<source_loc>
		<id>20822</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2828</sub_loc>
	</source_loc>
	<source_loc>
		<id>20824</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20822</sub_loc>
	</source_loc>
	<source_loc>
		<id>20823</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20822</sub_loc>
	</source_loc>
	<source_loc>
		<id>20826</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2828</sub_loc>
	</source_loc>
	<source_loc>
		<id>20828</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20826</sub_loc>
	</source_loc>
	<source_loc>
		<id>20827</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20826</sub_loc>
	</source_loc>
	<source_loc>
		<id>20832</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20830</sub_loc>
	</source_loc>
	<source_loc>
		<id>20831</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20830</sub_loc>
	</source_loc>
	<source_loc>
		<id>20834</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2846</sub_loc>
	</source_loc>
	<source_loc>
		<id>20836</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20834</sub_loc>
	</source_loc>
	<source_loc>
		<id>20835</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20834</sub_loc>
	</source_loc>
	<source_loc>
		<id>7287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,15544</sub_loc>
	</source_loc>
	<source_loc>
		<id>20710</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4052,15563</sub_loc>
	</source_loc>
	<source_loc>
		<id>20711</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,20710</sub_loc>
	</source_loc>
	<source_loc>
		<id>7335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18453,15564</sub_loc>
	</source_loc>
	<source_loc>
		<id>20712</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5510,18979</sub_loc>
	</source_loc>
	<source_loc>
		<id>20713</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,20712</sub_loc>
	</source_loc>
	<source_loc>
		<id>7337</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2889,18979</sub_loc>
	</source_loc>
	<source_loc>
		<id>20944</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2564,2763</sub_loc>
	</source_loc>
	<source_loc>
		<id>20945</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2564,2763</sub_loc>
	</source_loc>
	<source_loc>
		<id>20947</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2564,2720</sub_loc>
	</source_loc>
	<source_loc>
		<id>20948</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2564,2720</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_2</thread>
		<value>204</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_2</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_2</thread>
		<value>2114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>21212</id>
			<opcode>48</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21214</id>
			<opcode>48</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21192</id>
			<opcode>72</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21178</id>
			<opcode>57</opcode>
			<source_loc>2843</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21194</id>
			<opcode>72</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21196</id>
			<opcode>72</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21198</id>
			<opcode>72</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_2</thread>
		<wire_op>
			<id>20953</id>
			<source_loc>19899</source_loc>
			<order>1</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>710</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20954</id>
			<source_loc>19897</source_loc>
			<order>2</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>711</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20955</id>
			<source_loc>19895</source_loc>
			<order>3</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>712</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20960</id>
			<source_loc>17935</source_loc>
			<order>4</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>717</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>20956</id>
			<source_loc>7284</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>713</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20957</id>
			<source_loc>7285</source_loc>
			<order>6</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:i_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>714</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>20958</id>
			<source_loc>7286</source_loc>
			<order>7</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>715</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>21258</id>
			<source_loc>20732</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>926</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20961</id>
			<source_loc>20730</source_loc>
			<order>9</order>
			<sig_name>i_u4</sig_name>
			<label>i:i_u4:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>718</id>
				<op_kind>wire</op_kind>
				<object>i_u4</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20962</id>
			<source_loc>20734</source_loc>
			<order>10</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>719</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20963</id>
			<source_loc>17937</source_loc>
			<order>11</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>720</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21260</id>
			<source_loc>20724</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>928</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20964</id>
			<source_loc>20722</source_loc>
			<order>13</order>
			<sig_name>j_u6</sig_name>
			<label>j:j_u6:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>721</id>
				<op_kind>wire</op_kind>
				<object>j_u6</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20965</id>
			<source_loc>20726</source_loc>
			<order>14</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>722</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20966</id>
			<source_loc>17939</source_loc>
			<order>15</order>
			<sig_name>k</sig_name>
			<label>k:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>723</id>
				<op_kind>wire</op_kind>
				<object>k</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21262</id>
			<source_loc>20716</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>930</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20967</id>
			<source_loc>20714</source_loc>
			<order>17</order>
			<sig_name>k_u10</sig_name>
			<label>k:k_u10:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>724</id>
				<op_kind>wire</op_kind>
				<object>k_u10</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20968</id>
			<source_loc>20718</source_loc>
			<order>18</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>725</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>20</cycle_id>
			<cycle_id>15</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20974</id>
			<source_loc>18867</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_87</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>731</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20969</id>
			<source_loc>18863</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_88</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>726</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20970</id>
			<source_loc>18864</source_loc>
			<order>21</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_89</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>727</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20971</id>
			<source_loc>18865</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>728</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20972</id>
			<source_loc>18866</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>729</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20973</id>
			<source_loc>19017</source_loc>
			<order>24</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>730</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21263</id>
			<source_loc>20715</source_loc>
			<order>25</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>931</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20976</id>
			<source_loc>18868</source_loc>
			<order>26</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_92</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>733</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21261</id>
			<source_loc>20723</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>929</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>20978</id>
			<source_loc>18869</source_loc>
			<order>28</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_93</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>735</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20959</id>
			<source_loc>17933</source_loc>
			<order>29</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>716</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21264</id>
			<source_loc>20912</source_loc>
			<order>30</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>932</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21259</id>
			<source_loc>20731</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>927</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>20</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20980</id>
			<source_loc>20910</source_loc>
			<order>32</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>737</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20981</id>
			<source_loc>20914</source_loc>
			<order>33</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>738</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20982</id>
			<source_loc>20918</source_loc>
			<order>34</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>739</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20983</id>
			<source_loc>20922</source_loc>
			<order>35</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>740</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20984</id>
			<source_loc>20926</source_loc>
			<order>36</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>741</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20985</id>
			<source_loc>20930</source_loc>
			<order>37</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>742</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20986</id>
			<source_loc>7289</source_loc>
			<order>38</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>743</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20987</id>
			<source_loc>7294</source_loc>
			<order>39</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>744</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21268</id>
			<source_loc>20800</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>936</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21266</id>
			<source_loc>20760</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>934</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20991</id>
			<source_loc>17999</source_loc>
			<order>42</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>748</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20989</id>
			<source_loc>20754</source_loc>
			<order>43</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>746</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20990</id>
			<source_loc>20758</source_loc>
			<order>44</order>
			<sig_name>i_u0_u0</sig_name>
			<label>i:i_u0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>747</id>
				<op_kind>wire</op_kind>
				<object>i_u0_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21270</id>
			<source_loc>20752</source_loc>
			<order>45</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>938</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21053</id>
			<source_loc>17952</source_loc>
			<order>46</order>
			<sig_name>k_u3</sig_name>
			<label>k:k_u3:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>810</id>
				<op_kind>wire</op_kind>
				<object>k_u3</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21051</id>
			<source_loc>20794</source_loc>
			<order>47</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>808</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21052</id>
			<source_loc>20798</source_loc>
			<order>48</order>
			<sig_name>j_u1_u0</sig_name>
			<label>j:j_u1_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>809</id>
				<op_kind>wire</op_kind>
				<object>j_u1_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21272</id>
			<source_loc>20792</source_loc>
			<order>49</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>940</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20994</id>
			<source_loc>18001</source_loc>
			<order>50</order>
			<sig_name>k_u0</sig_name>
			<label>k:k_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>751</id>
				<op_kind>wire</op_kind>
				<object>k_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20992</id>
			<source_loc>20746</source_loc>
			<order>51</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>749</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20993</id>
			<source_loc>20750</source_loc>
			<order>52</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>750</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21274</id>
			<source_loc>20744</source_loc>
			<order>53</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>942</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21054</id>
			<source_loc>20786</source_loc>
			<order>54</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>811</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21055</id>
			<source_loc>20790</source_loc>
			<order>55</order>
			<sig_name>k_u3_u0</sig_name>
			<label>k:k_u3_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>812</id>
				<op_kind>wire</op_kind>
				<object>k_u3_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20995</id>
			<source_loc>20738</source_loc>
			<order>56</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>752</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>34</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20996</id>
			<source_loc>20742</source_loc>
			<order>57</order>
			<sig_name>k_u0_u0</sig_name>
			<label>k:k_u0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>753</id>
				<op_kind>wire</op_kind>
				<object>k_u0_u0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>37</cycle_id>
			<cycle_id>34</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21056</id>
			<source_loc>7311</source_loc>
			<order>58</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>813</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>95</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>20997</id>
			<source_loc>18870</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Add_2Sx1U_3S_4_94</instance_name>
			<opcode>102</opcode>
			<label>+</label>
			<op>
				<id>754</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>20998</id>
			<source_loc>18871</source_loc>
			<order>60</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_95</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>755</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>20999</id>
			<source_loc>18882</source_loc>
			<order>61</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_96</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>756</id>
				<op_kind>add</op_kind>
				<in_widths>4 3</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>30</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21057</id>
			<source_loc>20709</source_loc>
			<order>62</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>814</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21058</id>
			<source_loc>7313</source_loc>
			<order>63</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>815</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21061</id>
			<source_loc>18936</source_loc>
			<order>64</order>
			<instance_name>DC_Filter_Mul_9Ux3U_12U_4_97</instance_name>
			<opcode>128</opcode>
			<label>*</label>
			<op>
				<id>818</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21000</id>
			<source_loc>18884</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>757</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>31</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21001</id>
			<source_loc>18889</source_loc>
			<order>66</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>758</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>31</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21059</id>
			<source_loc>7316</source_loc>
			<order>67</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>816</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21002</id>
			<source_loc>18891</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_95</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>759</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21003</id>
			<source_loc>18893</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_5Sx1U_5S_4_101</instance_name>
			<opcode>109</opcode>
			<label>+</label>
			<op>
				<id>760</id>
				<op_kind>add</op_kind>
				<in_widths>4 3</in_widths>
				<out_widths>5</out_widths>
			</op>
			<cycle_id>32</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21006</id>
			<source_loc>19023</source_loc>
			<order>70</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>173</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>763</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21004</id>
			<source_loc>18895</source_loc>
			<order>71</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>761</id>
				<op_kind>mul</op_kind>
				<in_widths>5</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21005</id>
			<source_loc>18897</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>762</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21062</id>
			<source_loc>18937</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_104</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>819</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21060</id>
			<source_loc>7319</source_loc>
			<order>74</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>817</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21008</id>
			<source_loc>18900</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_87</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>765</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21007</id>
			<source_loc>19025</source_loc>
			<order>76</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>764</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 32 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21064</id>
			<source_loc>18938</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_106</instance_name>
			<opcode>129</opcode>
			<label>+</label>
			<op>
				<id>821</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21063</id>
			<source_loc>19038</source_loc>
			<order>78</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>820</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21275</id>
			<source_loc>20743</source_loc>
			<order>79</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>943</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21072</id>
			<source_loc>18944</source_loc>
			<order>80</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_87</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>829</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21010</id>
			<source_loc>18902</source_loc>
			<order>81</order>
			<instance_name>DC_Filter_Add_2Sx1U_3S_4_94</instance_name>
			<opcode>102</opcode>
			<label>+</label>
			<op>
				<id>767</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21065</id>
			<source_loc>18939</source_loc>
			<order>82</order>
			<instance_name>DC_Filter_Mul_9Ux3U_12U_4_97</instance_name>
			<opcode>131</opcode>
			<label>*</label>
			<op>
				<id>822</id>
				<op_kind>mul</op_kind>
				<in_widths>3</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21066</id>
			<source_loc>18940</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_104</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>823</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21271</id>
			<source_loc>20751</source_loc>
			<order>84</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>939</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21014</id>
			<source_loc>18914</source_loc>
			<order>85</order>
			<instance_name>DC_Filter_LessThan_32Sx10S_1U_4_111</instance_name>
			<opcode>110</opcode>
			<label>&lt;</label>
			<op>
				<id>771</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21068</id>
			<source_loc>18941</source_loc>
			<order>86</order>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_112</instance_name>
			<opcode>132</opcode>
			<label>+</label>
			<op>
				<id>825</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21067</id>
			<source_loc>19039</source_loc>
			<order>87</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>824</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21012</id>
			<source_loc>18912</source_loc>
			<order>88</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_113</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>769</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21069</id>
			<source_loc>18942</source_loc>
			<order>89</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>826</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21070</id>
			<source_loc>18943</source_loc>
			<order>90</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>827</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21267</id>
			<source_loc>20759</source_loc>
			<order>91</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>935</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21071</id>
			<source_loc>19040</source_loc>
			<order>92</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>828</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21076</id>
			<source_loc>17996</source_loc>
			<order>93</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>833</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21017</id>
			<source_loc>18919</source_loc>
			<order>94</order>
			<instance_name>DC_Filter_LessThan_32Sx10S_1U_4_111</instance_name>
			<opcode>110</opcode>
			<label>&lt;</label>
			<op>
				<id>774</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.4677000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21016</id>
			<source_loc>7297</source_loc>
			<order>95</order>
			<sig_name>k_u1</sig_name>
			<label>k:k_u1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>773</id>
				<op_kind>wire</op_kind>
				<object>k_u1</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21034</id>
			<source_loc>18018</source_loc>
			<order>96</order>
			<sig_name>k_u2</sig_name>
			<label>k:k_u2:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>791</id>
				<op_kind>wire</op_kind>
				<object>k_u2</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21276</id>
			<source_loc>20784</source_loc>
			<order>97</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>944</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21273</id>
			<source_loc>20791</source_loc>
			<order>98</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>941</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21074</id>
			<source_loc>18945</source_loc>
			<order>99</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_117</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>831</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21278</id>
			<source_loc>20776</source_loc>
			<order>100</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>946</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21035</id>
			<source_loc>20778</source_loc>
			<order>101</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>792</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21036</id>
			<source_loc>20782</source_loc>
			<order>102</order>
			<sig_name>k_u2_u0</sig_name>
			<label>k:k_u2_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>793</id>
				<op_kind>wire</op_kind>
				<object>k_u2_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21269</id>
			<source_loc>20799</source_loc>
			<order>103</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>937</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21021</id>
			<source_loc>18065</source_loc>
			<order>104</order>
			<sig_name>h</sig_name>
			<label>h:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>778</id>
				<op_kind>wire</op_kind>
				<object>h</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21019</id>
			<source_loc>20770</source_loc>
			<order>105</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>776</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21020</id>
			<source_loc>20774</source_loc>
			<order>106</order>
			<sig_name>k_u1_u0</sig_name>
			<label>k:k_u1_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>777</id>
				<op_kind>wire</op_kind>
				<object>k_u1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21280</id>
			<source_loc>20768</source_loc>
			<order>107</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>948</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21037</id>
			<source_loc>7300</source_loc>
			<order>108</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>794</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>80</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>21022</id>
			<source_loc>20762</source_loc>
			<order>109</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>779</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>62</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21023</id>
			<source_loc>20766</source_loc>
			<order>110</order>
			<sig_name>h_u4</sig_name>
			<label>h:h_u4:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>780</id>
				<op_kind>wire</op_kind>
				<object>h_u4</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>62</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21029</id>
			<source_loc>18928</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_118</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>786</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>59</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21038</id>
			<source_loc>20707</source_loc>
			<order>112</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>795</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21039</id>
			<source_loc>7302</source_loc>
			<order>113</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>796</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21042</id>
			<source_loc>18931</source_loc>
			<order>114</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_119</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>799</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21024</id>
			<source_loc>18921</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_120</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>781</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>60</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21025</id>
			<source_loc>18925</source_loc>
			<order>116</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_121</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>782</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>60</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21040</id>
			<source_loc>7304</source_loc>
			<order>117</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>797</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21026</id>
			<source_loc>18926</source_loc>
			<order>118</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>783</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21027</id>
			<source_loc>18927</source_loc>
			<order>119</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>784</id>
				<op_kind>add</op_kind>
				<in_widths>12 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21028</id>
			<source_loc>19030</source_loc>
			<order>120</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>785</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21041</id>
			<source_loc>7281</source_loc>
			<order>121</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data.get::nb_get::use_data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>798</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>21281</id>
			<source_loc>20767</source_loc>
			<order>122</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>949</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>62</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21033</id>
			<source_loc>18930</source_loc>
			<order>123</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_124</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>790</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21048</id>
			<source_loc>18934</source_loc>
			<order>124</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_87</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>805</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21043</id>
			<source_loc>19032</source_loc>
			<order>125</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>800</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21031</id>
			<source_loc>18929</source_loc>
			<order>126</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_87</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>788</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21044</id>
			<source_loc>18932</source_loc>
			<order>127</order>
			<instance_name>DC_Filter_Add_12Sx9U_13S_4_127</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>801</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21077</id>
			<source_loc>18073</source_loc>
			<order>128</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>834</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21253</id>
			<source_loc>18073</source_loc>
			<order>129</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>923</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>21077</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21255</id>
			<source_loc>18073</source_loc>
			<order>130</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>924</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>78</cycle_id>
			<original_op>21077</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21257</id>
			<source_loc>18073</source_loc>
			<order>131</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>925</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>95</cycle_id>
			<original_op>21077</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20946</id>
			<source_loc>20945</source_loc>
			<order>132</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>707</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21251</id>
			<source_loc>20945</source_loc>
			<order>133</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>922</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>20946</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21279</id>
			<source_loc>20775</source_loc>
			<order>134</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>947</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21045</id>
			<source_loc>19036</source_loc>
			<order>135</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>802</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21046</id>
			<source_loc>18933</source_loc>
			<order>136</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_128</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>803</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21047</id>
			<source_loc>19037</source_loc>
			<order>137</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>174</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>804</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21277</id>
			<source_loc>20783</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>945</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21050</id>
			<source_loc>18935</source_loc>
			<order>139</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_124</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>807</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>20949</id>
			<source_loc>20948</source_loc>
			<order>140</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>708</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21231</id>
			<source_loc>20948</source_loc>
			<order>141</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>912</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<original_op>20949</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21233</id>
			<source_loc>20948</source_loc>
			<order>142</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>913</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<original_op>20949</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20952</id>
			<source_loc>20951</source_loc>
			<order>143</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>709</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21235</id>
			<source_loc>20951</source_loc>
			<order>144</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>914</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.6787290000</chain_time>
			<original_op>20952</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21237</id>
			<source_loc>20951</source_loc>
			<order>145</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>915</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.6787290000</chain_time>
			<original_op>20952</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21239</id>
			<source_loc>20951</source_loc>
			<order>146</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>916</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.6787290000</chain_time>
			<original_op>20952</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21282</id>
			<source_loc>20888</source_loc>
			<order>147</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>950</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21084</id>
			<source_loc>18075</source_loc>
			<order>148</order>
			<sig_name>h_u0</sig_name>
			<label>h:h_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>841</id>
				<op_kind>wire</op_kind>
				<object>h_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21078</id>
			<source_loc>20886</source_loc>
			<order>149</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>835</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21079</id>
			<source_loc>20890</source_loc>
			<order>150</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>836</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21080</id>
			<source_loc>20894</source_loc>
			<order>151</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>837</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21081</id>
			<source_loc>20898</source_loc>
			<order>152</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>838</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21082</id>
			<source_loc>20902</source_loc>
			<order>153</order>
			<sig_name>k_u4_u0</sig_name>
			<label>k:k_u4_u0:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>839</id>
				<op_kind>wire</op_kind>
				<object>k_u4_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21083</id>
			<source_loc>20906</source_loc>
			<order>154</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>840</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21284</id>
			<source_loc>20804</source_loc>
			<order>155</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>952</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21085</id>
			<source_loc>20802</source_loc>
			<order>156</order>
			<sig_name>f2_val_2_u0</sig_name>
			<label>f2_val[2]:f2_val_2_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>842</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21086</id>
			<source_loc>20806</source_loc>
			<order>157</order>
			<sig_name>f2_val_1_u0</sig_name>
			<label>f2_val[1]:f2_val_1_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>843</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21087</id>
			<source_loc>20810</source_loc>
			<order>158</order>
			<sig_name>f2_val_0_u0</sig_name>
			<label>f2_val[0]:f2_val_0_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>844</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21088</id>
			<source_loc>20814</source_loc>
			<order>159</order>
			<sig_name>h_u0_u0</sig_name>
			<label>h:h_u0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>845</id>
				<op_kind>wire</op_kind>
				<object>h_u0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21089</id>
			<source_loc>2806</source_loc>
			<order>160</order>
			<sig_name>logic_in_001</sig_name>
			<label>logic_in_001:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>846</id>
				<op_kind>wire</op_kind>
				<object>logic_in_001</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21090</id>
			<source_loc>18946</source_loc>
			<order>161</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_130</instance_name>
			<opcode>134</opcode>
			<label>==</label>
			<op>
				<id>847</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2727000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21092</id>
			<source_loc>18949</source_loc>
			<order>162</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_131</instance_name>
			<opcode>136</opcode>
			<label>==</label>
			<op>
				<id>849</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2648000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21094</id>
			<source_loc>18952</source_loc>
			<order>163</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_132</instance_name>
			<opcode>137</opcode>
			<label>or_reduce</label>
			<op>
				<id>851</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21091</id>
			<source_loc>18948</source_loc>
			<order>164</order>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_133</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>848</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.3356000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21093</id>
			<source_loc>18951</source_loc>
			<order>165</order>
			<instance_name>DC_Filter_N_Mux_32_2_0_4_134</instance_name>
			<opcode>48</opcode>
			<label>MUX(2)</label>
			<op>
				<id>850</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.3277000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21095</id>
			<source_loc>18953</source_loc>
			<order>166</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_135</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>852</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>80</cycle_id>
			<cycle_id>95</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>114</cycle_id>
			<chain_time>0.3270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21096</id>
			<source_loc>18954</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_136</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>853</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>114</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21098</id>
			<source_loc>18080</source_loc>
			<order>168</order>
			<sig_name>h_u1</sig_name>
			<label>h:h_u1:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>855</id>
				<op_kind>wire</op_kind>
				<object>h_u1</object>
			</op>
			<cycle_id>114</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21285</id>
			<source_loc>20803</source_loc>
			<order>169</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>953</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>114</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21286</id>
			<source_loc>20864</source_loc>
			<order>170</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>954</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>114</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21105</id>
			<source_loc>18082</source_loc>
			<order>171</order>
			<sig_name>i_u1</sig_name>
			<label>i:i_u1:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>862</id>
				<op_kind>wire</op_kind>
				<object>i_u1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21099</id>
			<source_loc>20862</source_loc>
			<order>172</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>856</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21100</id>
			<source_loc>20866</source_loc>
			<order>173</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>857</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21101</id>
			<source_loc>20870</source_loc>
			<order>174</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>858</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21102</id>
			<source_loc>20874</source_loc>
			<order>175</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>859</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21103</id>
			<source_loc>20878</source_loc>
			<order>176</order>
			<sig_name>h_u1_u0</sig_name>
			<label>h:h_u1_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>860</id>
				<op_kind>wire</op_kind>
				<object>h_u1_u0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21104</id>
			<source_loc>20882</source_loc>
			<order>177</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>861</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21288</id>
			<source_loc>20840</source_loc>
			<order>178</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>956</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21106</id>
			<source_loc>20838</source_loc>
			<order>179</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>863</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21107</id>
			<source_loc>20842</source_loc>
			<order>180</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>864</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21108</id>
			<source_loc>20846</source_loc>
			<order>181</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>865</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21109</id>
			<source_loc>20850</source_loc>
			<order>182</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>866</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21110</id>
			<source_loc>20854</source_loc>
			<order>183</order>
			<sig_name>i_u1_u0</sig_name>
			<label>i:i_u1_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>867</id>
				<op_kind>wire</op_kind>
				<object>i_u1_u0</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21111</id>
			<source_loc>20858</source_loc>
			<order>184</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>868</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>114</cycle_id>
			<cycle_id>132</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21113</id>
			<source_loc>18955</source_loc>
			<order>185</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_137</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>870</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21114</id>
			<source_loc>18956</source_loc>
			<order>186</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_138</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>871</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>119</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21112</id>
			<source_loc>18084</source_loc>
			<order>187</order>
			<sig_name>j_u2</sig_name>
			<label>j:j_u2:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>869</id>
				<op_kind>wire</op_kind>
				<object>j_u2</object>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21115</id>
			<source_loc>19041</source_loc>
			<order>188</order>
			<instance_name>mask2</instance_name>
			<opcode>172</opcode>
			<label>mask2:read</label>
			<op>
				<id>872</id>
				<op_kind>array_read</op_kind>
				<object>mask2</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21142</id>
			<source_loc>18985</source_loc>
			<order>189</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_139</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>899</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>120</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21290</id>
			<source_loc>20820</source_loc>
			<order>190</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>958</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>120</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21116</id>
			<source_loc>20818</source_loc>
			<order>191</order>
			<sig_name>f2_val_2_u1</sig_name>
			<label>f2_val[2]:f2_val_2_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>873</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u1</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21117</id>
			<source_loc>20822</source_loc>
			<order>192</order>
			<sig_name>f2_val_1_u1</sig_name>
			<label>f2_val[1]:f2_val_1_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>874</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u1</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21118</id>
			<source_loc>20826</source_loc>
			<order>193</order>
			<sig_name>f2_val_0_u1</sig_name>
			<label>f2_val[0]:f2_val_0_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>875</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u1</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21119</id>
			<source_loc>20830</source_loc>
			<order>194</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>876</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21120</id>
			<source_loc>20834</source_loc>
			<order>195</order>
			<sig_name>j_u2_u0</sig_name>
			<label>j:j_u2_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>877</id>
				<op_kind>wire</op_kind>
				<object>j_u2_u0</object>
			</op>
			<cycle_id>120</cycle_id>
			<cycle_id>127</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21122</id>
			<source_loc>18959</source_loc>
			<order>196</order>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_140</instance_name>
			<opcode>90</opcode>
			<label>*</label>
			<op>
				<id>879</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21123</id>
			<source_loc>18960</source_loc>
			<order>197</order>
			<instance_name>DC_Filter_Add_4Ux4U_4U_4_141</instance_name>
			<opcode>104</opcode>
			<label>+</label>
			<op>
				<id>880</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>122</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21121</id>
			<source_loc>18958</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_142</instance_name>
			<opcode>140</opcode>
			<label>+</label>
			<op>
				<id>878</id>
				<op_kind>add</op_kind>
				<in_widths>10 4</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>123</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21124</id>
			<source_loc>18961</source_loc>
			<order>199</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>881</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>124</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21125</id>
			<source_loc>18962</source_loc>
			<order>200</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_91</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>882</id>
				<op_kind>add</op_kind>
				<in_widths>12 10</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>124</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21128</id>
			<source_loc>2828</source_loc>
			<order>201</order>
			<sig_name>dmux_ctrl_004</sig_name>
			<label>dmux_ctrl_004:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>885</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_004</object>
			</op>
			<cycle_id>125</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21126</id>
			<source_loc>19042</source_loc>
			<order>202</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>173</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>883</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21127</id>
			<source_loc>18964</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			<opcode>57</opcode>
			<label>*</label>
			<op>
				<id>884</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.3899000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21129</id>
			<source_loc>18965</source_loc>
			<order>204</order>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			<opcode>144</opcode>
			<label>or_reduce</label>
			<op>
				<id>886</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.4580000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21130</id>
			<source_loc>18966</source_loc>
			<order>205</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			<opcode>145</opcode>
			<label>&amp;</label>
			<op>
				<id>887</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.5036000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21131</id>
			<source_loc>18967</source_loc>
			<order>206</order>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			<opcode>146</opcode>
			<label>+</label>
			<op>
				<id>888</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>125</cycle_id>
			<chain_time>2.9014000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21138</id>
			<source_loc>18982</source_loc>
			<order>207</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_149</instance_name>
			<opcode>137</opcode>
			<label>or_reduce</label>
			<op>
				<id>895</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>126</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21136</id>
			<source_loc>18973</source_loc>
			<order>208</order>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_150</instance_name>
			<opcode>136</opcode>
			<label>==</label>
			<op>
				<id>893</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>126</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21140</id>
			<source_loc>18984</source_loc>
			<order>209</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_151</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>897</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>126</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21134</id>
			<source_loc>18971</source_loc>
			<order>210</order>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_130</instance_name>
			<opcode>134</opcode>
			<label>==</label>
			<op>
				<id>891</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21132</id>
			<source_loc>18969</source_loc>
			<order>211</order>
			<instance_name>DC_Filter_N_Mux_32_3_2_4_153</instance_name>
			<opcode>156</opcode>
			<label>MUX(3)</label>
			<op>
				<id>889</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 32 2</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21133</id>
			<source_loc>18970</source_loc>
			<order>212</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_124</instance_name>
			<opcode>157</opcode>
			<label>+</label>
			<op>
				<id>890</id>
				<op_kind>add</op_kind>
				<in_widths>32 29</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21135</id>
			<source_loc>18972</source_loc>
			<order>213</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_155</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>892</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21137</id>
			<source_loc>18974</source_loc>
			<order>214</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_156</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>894</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21139</id>
			<source_loc>18983</source_loc>
			<order>215</order>
			<instance_name>DC_Filter_N_Mux_32_2_3_4_157</instance_name>
			<opcode>72</opcode>
			<label>MUX(2)</label>
			<op>
				<id>896</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21291</id>
			<source_loc>20819</source_loc>
			<order>216</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>959</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21289</id>
			<source_loc>20839</source_loc>
			<order>217</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>957</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>127</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21144</id>
			<source_loc>18986</source_loc>
			<order>218</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_158</instance_name>
			<opcode>130</opcode>
			<label>+</label>
			<op>
				<id>901</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21146</id>
			<source_loc>18105</source_loc>
			<order>219</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>903</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21287</id>
			<source_loc>20863</source_loc>
			<order>220</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>955</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>132</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21147</id>
			<source_loc>7287</source_loc>
			<order>221</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>904</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21148</id>
			<source_loc>20711</source_loc>
			<order>222</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>905</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21149</id>
			<source_loc>7335</source_loc>
			<order>223</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>906</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21150</id>
			<source_loc>20713</source_loc>
			<order>224</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>907</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21151</id>
			<source_loc>7337</source_loc>
			<order>225</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>908</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21152</id>
			<source_loc>18988</source_loc>
			<order>226</order>
			<instance_name>DC_Filter_Add_8Ux2S_10S_4_159</instance_name>
			<opcode>159</opcode>
			<label>+</label>
			<op>
				<id>909</id>
				<op_kind>add</op_kind>
				<in_widths>10</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21283</id>
			<source_loc>20887</source_loc>
			<order>227</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>951</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21265</id>
			<source_loc>20911</source_loc>
			<order>228</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>933</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20975</id>
			<source_loc>18729</source_loc>
			<order>229</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>732</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20977</id>
			<source_loc>18736</source_loc>
			<order>230</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>734</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20979</id>
			<source_loc>18743</source_loc>
			<order>231</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>736</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>20988</id>
			<source_loc>18896</source_loc>
			<order>232</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>745</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>20</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21009</id>
			<source_loc>18808</source_loc>
			<order>233</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>766</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21011</id>
			<source_loc>18815</source_loc>
			<order>234</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>768</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21013</id>
			<source_loc>18822</source_loc>
			<order>235</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>770</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21015</id>
			<source_loc>18892</source_loc>
			<order>236</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>772</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21018</id>
			<source_loc>18888</source_loc>
			<order>237</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>775</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.4677000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21030</id>
			<source_loc>18880</source_loc>
			<order>238</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>787</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>62</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21032</id>
			<source_loc>18887</source_loc>
			<order>239</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>789</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21049</id>
			<source_loc>18876</source_loc>
			<order>240</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>806</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21073</id>
			<source_loc>18797</source_loc>
			<order>241</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>830</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21075</id>
			<source_loc>18804</source_loc>
			<order>242</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>832</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21097</id>
			<source_loc>18906</source_loc>
			<order>243</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>854</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>114</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21141</id>
			<source_loc>18910</source_loc>
			<order>244</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>898</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21143</id>
			<source_loc>18917</source_loc>
			<order>245</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>900</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>127</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21145</id>
			<source_loc>18924</source_loc>
			<order>246</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>902</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>132</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21153</id>
			<source_loc>18997</source_loc>
			<order>247</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>910</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>73</state>
				<source_loc>21148</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>39</state>
				<source_loc>21038</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>50</state>
				<source_loc>21057</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.5340</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.5340</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4395</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4395</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_146</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4395</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3656</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_90</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_147</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_148</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3656</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.9669</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21126</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21127</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>21129</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>21130</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21131</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>20971</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>20972</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>20973</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21004</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21005</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21007</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21026</source_loc>
				<state>30</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21027</source_loc>
				<state>30</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21028</source_loc>
				<state>30</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21061</source_loc>
				<state>50</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21062</source_loc>
				<state>53</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21063</source_loc>
				<state>54</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21065</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21066</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21067</source_loc>
				<state>54</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21069</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21070</source_loc>
				<state>54</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21071</source_loc>
				<state>54</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21113</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21114</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21115</source_loc>
				<state>65</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21115</source_loc>
				<state>65</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.8532</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>21124</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>21125</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>21126</source_loc>
				<state>66</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>21296</id>
			<source_loc>20956</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,15,20</livein>
			<liveout>12,15,20</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>713</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21297</id>
			<source_loc>21037</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,40,80</livein>
			<liveout>40,80</liveout>
			<reg_deffed>40,80</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>794</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21298</id>
			<source_loc>21040</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,77,78</livein>
			<liveout>1,77</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>797</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21299</id>
			<source_loc>21056</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,20,95</livein>
			<liveout>3,20,95</liveout>
			<reg_deffed>3,20,95</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>813</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21300</id>
			<source_loc>21059</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,90,91</livein>
			<liveout>2,90</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>816</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21302</id>
			<source_loc>21041</source_loc>
			<name>u_g_n_521_i2</name>
			<datatype W="24">sc_uint</datatype>
			<livein>77,78,79</livein>
			<liveout>1,77,78</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>798</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21303</id>
			<source_loc>21060</source_loc>
			<name>u_g_n_521_i1</name>
			<datatype W="24">sc_uint</datatype>
			<livein>90,91,92,93,94</livein>
			<liveout>2,90,91,92,93</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>817</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21304</id>
			<source_loc>21147</source_loc>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,132</livein>
			<liveout>3,132</liveout>
			<reg_deffed>132</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>904</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21306</id>
			<source_loc>20958</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,15,20</livein>
			<liveout>12,15,20</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>715</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21307</id>
			<source_loc>21149</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,20,29,34,37,40,65,80,95,114,132</livein>
			<liveout>3,20,34,37,40,65,80,95,114,132</liveout>
			<reg_deffed>132</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>906</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21309</id>
			<source_loc>20953</source_loc>
			<name>f2_val_2_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,14,15,20</livein>
			<liveout>3,12,13,14,15,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_182</instance_name>
			<op>
				<id>710</id>
				<op_kind>reg</op_kind>
				<object>s_reg_182</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21310</id>
			<source_loc>20980</source_loc>
			<name>f2_val_2_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95,114</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_182</instance_name>
			<op>
				<id>737</id>
				<op_kind>reg</op_kind>
				<object>s_reg_182</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21311</id>
			<source_loc>21091</source_loc>
			<name>f2_val_2_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>114,127,132</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_182</instance_name>
			<op>
				<id>848</id>
				<op_kind>reg</op_kind>
				<object>s_reg_182</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21312</id>
			<source_loc>21106</source_loc>
			<name>f2_val_2_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>119,120,127</livein>
			<liveout>114,119,120,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_182</instance_name>
			<op>
				<id>863</id>
				<op_kind>reg</op_kind>
				<object>s_reg_182</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21313</id>
			<source_loc>21116</source_loc>
			<name>f2_val_2_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_182</instance_name>
			<op>
				<id>873</id>
				<op_kind>reg</op_kind>
				<object>s_reg_182</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21314</id>
			<source_loc>21135</source_loc>
			<name>f2_val_2_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,114,127,132</livein>
			<liveout>3,114,127,132</liveout>
			<reg_deffed>127</reg_deffed>
			<instance_name>s_reg_182</instance_name>
			<op>
				<id>892</id>
				<op_kind>reg</op_kind>
				<object>s_reg_182</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21316</id>
			<source_loc>20954</source_loc>
			<name>f2_val_1_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,14,15,20</livein>
			<liveout>3,12,13,14,15,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_183</instance_name>
			<op>
				<id>711</id>
				<op_kind>reg</op_kind>
				<object>s_reg_183</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21317</id>
			<source_loc>20981</source_loc>
			<name>f2_val_1_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95,114</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_183</instance_name>
			<op>
				<id>738</id>
				<op_kind>reg</op_kind>
				<object>s_reg_183</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21318</id>
			<source_loc>21093</source_loc>
			<name>f2_val_1_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>114,127,132</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_183</instance_name>
			<op>
				<id>850</id>
				<op_kind>reg</op_kind>
				<object>s_reg_183</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21319</id>
			<source_loc>21107</source_loc>
			<name>f2_val_1_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>119,120,127</livein>
			<liveout>114,119,120,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_183</instance_name>
			<op>
				<id>864</id>
				<op_kind>reg</op_kind>
				<object>s_reg_183</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21320</id>
			<source_loc>21117</source_loc>
			<name>f2_val_1_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_183</instance_name>
			<op>
				<id>874</id>
				<op_kind>reg</op_kind>
				<object>s_reg_183</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21321</id>
			<source_loc>21137</source_loc>
			<name>f2_val_1_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,114,127,132</livein>
			<liveout>3,114,127,132</liveout>
			<reg_deffed>127</reg_deffed>
			<instance_name>s_reg_183</instance_name>
			<op>
				<id>894</id>
				<op_kind>reg</op_kind>
				<object>s_reg_183</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21323</id>
			<source_loc>20955</source_loc>
			<name>f2_val_0_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,14,15,20</livein>
			<liveout>3,12,13,14,15,20</liveout>
			<reg_deffed/>
			<instance_name>s_reg_184</instance_name>
			<op>
				<id>712</id>
				<op_kind>reg</op_kind>
				<object>s_reg_184</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21324</id>
			<source_loc>20982</source_loc>
			<name>f2_val_0_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95,114</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_184</instance_name>
			<op>
				<id>739</id>
				<op_kind>reg</op_kind>
				<object>s_reg_184</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21325</id>
			<source_loc>21095</source_loc>
			<name>f2_val_0_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>114,127,132</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_184</instance_name>
			<op>
				<id>852</id>
				<op_kind>reg</op_kind>
				<object>s_reg_184</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21326</id>
			<source_loc>21108</source_loc>
			<name>f2_val_0_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>119,120,127</livein>
			<liveout>114,119,120,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_184</instance_name>
			<op>
				<id>865</id>
				<op_kind>reg</op_kind>
				<object>s_reg_184</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21327</id>
			<source_loc>21118</source_loc>
			<name>f2_val_0_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_184</instance_name>
			<op>
				<id>875</id>
				<op_kind>reg</op_kind>
				<object>s_reg_184</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21328</id>
			<source_loc>21139</source_loc>
			<name>f2_val_0_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,114,127,132</livein>
			<liveout>3,114,127,132</liveout>
			<reg_deffed>127</reg_deffed>
			<instance_name>s_reg_184</instance_name>
			<op>
				<id>896</id>
				<op_kind>reg</op_kind>
				<object>s_reg_184</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21330</id>
			<source_loc>20961</source_loc>
			<name>i_u4</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,14,15,20</livein>
			<liveout>12,13,14,15,20</liveout>
			<reg_deffed>20</reg_deffed>
			<instance_name>s_reg_185</instance_name>
			<op>
				<id>718</id>
				<op_kind>reg</op_kind>
				<object>s_reg_185</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21331</id>
			<source_loc>20990</source_loc>
			<name>i_u0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>3,20,29,30,31,32,33,34,37,40</livein>
			<liveout>3,20,29,30,31,32,33,34,37,40</liveout>
			<reg_deffed>3,20,40</reg_deffed>
			<instance_name>s_reg_185</instance_name>
			<op>
				<id>747</id>
				<op_kind>reg</op_kind>
				<object>s_reg_185</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21332</id>
			<source_loc>21023</source_loc>
			<name>h_u4</name>
			<datatype W="4">sc_int</datatype>
			<livein>59,60</livein>
			<liveout>40,59,62,65</liveout>
			<reg_deffed>40,62,65</reg_deffed>
			<instance_name>s_reg_185</instance_name>
			<op>
				<id>780</id>
				<op_kind>reg</op_kind>
				<object>s_reg_185</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21333</id>
			<source_loc>21052</source_loc>
			<name>j_u1_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>2,3,20,90,91,92,93,94,95</livein>
			<liveout>2,3,20,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20,95</reg_deffed>
			<instance_name>s_reg_185</instance_name>
			<op>
				<id>809</id>
				<op_kind>reg</op_kind>
				<object>s_reg_185</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21334</id>
			<source_loc>21088</source_loc>
			<name>h_u0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>114</livein>
			<liveout>3,40,65,80,95,114</liveout>
			<reg_deffed>3,40,65,80,95,114</reg_deffed>
			<instance_name>s_reg_185</instance_name>
			<op>
				<id>845</id>
				<op_kind>reg</op_kind>
				<object>s_reg_185</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21335</id>
			<source_loc>21103</source_loc>
			<name>h_u1_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>114,119,120,122,123,124,125,126,127,132</livein>
			<liveout>114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>114,132</reg_deffed>
			<instance_name>s_reg_185</instance_name>
			<op>
				<id>860</id>
				<op_kind>reg</op_kind>
				<object>s_reg_185</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21337</id>
			<source_loc>20964</source_loc>
			<name>j_u6</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,14,15,20</livein>
			<liveout>12,13,14,15,20</liveout>
			<reg_deffed>15,20</reg_deffed>
			<instance_name>s_reg_186</instance_name>
			<op>
				<id>721</id>
				<op_kind>reg</op_kind>
				<object>s_reg_186</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21338</id>
			<source_loc>20993</source_loc>
			<name>j_u0_u0</name>
			<datatype W="3">sc_int</datatype>
			<livein>3,20,29,30,31,32,33,34,37,40</livein>
			<liveout>3,20,29,30,31,32,33,34,37,40</liveout>
			<reg_deffed>3,20,37,40</reg_deffed>
			<instance_name>s_reg_186</instance_name>
			<op>
				<id>750</id>
				<op_kind>reg</op_kind>
				<object>s_reg_186</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21339</id>
			<source_loc>21029</source_loc>
			<name>h_mi30</name>
			<datatype W="4">sc_int</datatype>
			<livein>60,61,62</livein>
			<liveout>59,60,61,62</liveout>
			<reg_deffed>59</reg_deffed>
			<instance_name>s_reg_186</instance_name>
			<op>
				<id>786</id>
				<op_kind>reg</op_kind>
				<object>s_reg_186</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21340</id>
			<source_loc>21064</source_loc>
			<name>CynTemp_50</name>
			<datatype W="3">sc_uint</datatype>
			<livein>91,92</livein>
			<liveout>90,91</liveout>
			<reg_deffed>90</reg_deffed>
			<instance_name>s_reg_186</instance_name>
			<op>
				<id>821</id>
				<op_kind>reg</op_kind>
				<object>s_reg_186</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21341</id>
			<source_loc>21110</source_loc>
			<name>i_u1_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>119,120,122,123,124,125,126,127</livein>
			<liveout>114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>114,127,132</reg_deffed>
			<instance_name>s_reg_186</instance_name>
			<op>
				<id>867</id>
				<op_kind>reg</op_kind>
				<object>s_reg_186</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21343</id>
			<source_loc>20970</source_loc>
			<name>CynTemp_36</name>
			<datatype W="4">sc_uint</datatype>
			<livein>14</livein>
			<liveout>13</liveout>
			<reg_deffed>13</reg_deffed>
			<instance_name>s_reg_187</instance_name>
			<op>
				<id>727</id>
				<op_kind>reg</op_kind>
				<object>s_reg_187</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21344</id>
			<source_loc>20999</source_loc>
			<name>CynTemp_40</name>
			<datatype W="4">sc_uint</datatype>
			<livein>31</livein>
			<liveout>30</liveout>
			<reg_deffed>30</reg_deffed>
			<instance_name>s_reg_187</instance_name>
			<op>
				<id>756</id>
				<op_kind>reg</op_kind>
				<object>s_reg_187</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21345</id>
			<source_loc>21003</source_loc>
			<name>CynTemp_43</name>
			<datatype W="5">sc_int</datatype>
			<livein>33</livein>
			<liveout>32</liveout>
			<reg_deffed>32</reg_deffed>
			<instance_name>s_reg_187</instance_name>
			<op>
				<id>760</id>
				<op_kind>reg</op_kind>
				<object>s_reg_187</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21346</id>
			<source_loc>21025</source_loc>
			<name>CynTemp_47</name>
			<datatype W="4">sc_uint</datatype>
			<livein>61</livein>
			<liveout>60</liveout>
			<reg_deffed>60</reg_deffed>
			<instance_name>s_reg_187</instance_name>
			<op>
				<id>782</id>
				<op_kind>reg</op_kind>
				<object>s_reg_187</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21347</id>
			<source_loc>21068</source_loc>
			<name>CynTemp_52</name>
			<datatype W="4">sc_uint</datatype>
			<livein>94</livein>
			<liveout>93</liveout>
			<reg_deffed>93</reg_deffed>
			<instance_name>s_reg_187</instance_name>
			<op>
				<id>825</id>
				<op_kind>reg</op_kind>
				<object>s_reg_187</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21348</id>
			<source_loc>21123</source_loc>
			<name>CynTemp_57</name>
			<datatype W="4">sc_uint</datatype>
			<livein>123,124</livein>
			<liveout>122,123</liveout>
			<reg_deffed>122</reg_deffed>
			<instance_name>s_reg_187</instance_name>
			<op>
				<id>880</id>
				<op_kind>reg</op_kind>
				<object>s_reg_187</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21350</id>
			<source_loc>20952</source_loc>
			<name>flag_mux_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</livein>
			<liveout>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_188</instance_name>
			<op>
				<id>709</id>
				<op_kind>reg</op_kind>
				<object>s_reg_188</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21351</id>
			<source_loc>20983</source_loc>
			<name>flag_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</livein>
			<liveout>1,2,3,20,29,30,31,32,33,34,37,40,59,60,61,62,65,77,78,79,80,90,91,92,93,94,95</liveout>
			<reg_deffed>3,20</reg_deffed>
			<instance_name>s_reg_188</instance_name>
			<op>
				<id>740</id>
				<op_kind>reg</op_kind>
				<object>s_reg_188</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21353</id>
			<source_loc>20967</source_loc>
			<name>k_u10</name>
			<datatype W="11">sc_int</datatype>
			<livein>12,13,14</livein>
			<liveout>12,13,15,20</liveout>
			<reg_deffed>15,20</reg_deffed>
			<instance_name>s_reg_189</instance_name>
			<op>
				<id>724</id>
				<op_kind>reg</op_kind>
				<object>s_reg_189</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21354</id>
			<source_loc>20996</source_loc>
			<name>k_u0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>29,30,31,32,33,34</livein>
			<liveout>3,20,29,30,31,32,33,34,37,40</liveout>
			<reg_deffed>3,20,34,37,40</reg_deffed>
			<instance_name>s_reg_189</instance_name>
			<op>
				<id>753</id>
				<op_kind>reg</op_kind>
				<object>s_reg_189</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21355</id>
			<source_loc>21020</source_loc>
			<name>k_u1_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>40,59,60,61,62,65</livein>
			<liveout>40,59,60,61,62,65</liveout>
			<reg_deffed>40,65</reg_deffed>
			<instance_name>s_reg_189</instance_name>
			<op>
				<id>777</id>
				<op_kind>reg</op_kind>
				<object>s_reg_189</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21356</id>
			<source_loc>21036</source_loc>
			<name>k_u2_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,40,77,78,79,80</livein>
			<liveout>1,40,77,78,80</liveout>
			<reg_deffed>40,80</reg_deffed>
			<instance_name>s_reg_189</instance_name>
			<op>
				<id>793</id>
				<op_kind>reg</op_kind>
				<object>s_reg_189</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21357</id>
			<source_loc>21055</source_loc>
			<name>k_u3_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>2,3,20,90,91,92,93,94,95</livein>
			<liveout>2,3,20,90,91,92,93,95</liveout>
			<reg_deffed>3,20,95</reg_deffed>
			<instance_name>s_reg_189</instance_name>
			<op>
				<id>812</id>
				<op_kind>reg</op_kind>
				<object>s_reg_189</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21358</id>
			<source_loc>21121</source_loc>
			<name>CynTemp_55</name>
			<datatype W="10">sc_int</datatype>
			<livein>124</livein>
			<liveout>123</liveout>
			<reg_deffed>123</reg_deffed>
			<instance_name>s_reg_189</instance_name>
			<op>
				<id>878</id>
				<op_kind>reg</op_kind>
				<object>s_reg_189</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21360</id>
			<source_loc>20974</source_loc>
			<name>k_mi7</name>
			<datatype W="11">sc_int</datatype>
			<livein>13,14,15</livein>
			<liveout>12,13,14,15</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_190</instance_name>
			<op>
				<id>731</id>
				<op_kind>reg</op_kind>
				<object>s_reg_190</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21361</id>
			<source_loc>21001</source_loc>
			<name>CynTemp_0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>32</livein>
			<liveout>31</liveout>
			<reg_deffed>31</reg_deffed>
			<instance_name>s_reg_190</instance_name>
			<op>
				<id>758</id>
				<op_kind>reg</op_kind>
				<object>s_reg_190</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21362</id>
			<source_loc>21048</source_loc>
			<name>k_u2_mi43</name>
			<datatype W="11">sc_int</datatype>
			<livein>78,79,80</livein>
			<liveout>77,78,79,80</liveout>
			<reg_deffed>77</reg_deffed>
			<instance_name>s_reg_190</instance_name>
			<op>
				<id>805</id>
				<op_kind>reg</op_kind>
				<object>s_reg_190</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21363</id>
			<source_loc>21072</source_loc>
			<name>k_u3_mi54</name>
			<datatype W="11">sc_int</datatype>
			<livein>92,93,94,95</livein>
			<liveout>91,92,93,94,95</liveout>
			<reg_deffed>91</reg_deffed>
			<instance_name>s_reg_190</instance_name>
			<op>
				<id>829</id>
				<op_kind>reg</op_kind>
				<object>s_reg_190</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21365</id>
			<source_loc>21014</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,40,59,60,61,62,65,77,78,79,80</livein>
			<liveout>1,37,40,59,60,61,62,65,77,78,79,80</liveout>
			<reg_deffed>37</reg_deffed>
			<instance_name>s_reg_191</instance_name>
			<op>
				<id>771</id>
				<op_kind>reg</op_kind>
				<object>s_reg_191</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21366</id>
			<source_loc>21138</source_loc>
			<name>dmux_ctrl_007</name>
			<datatype W="1">sc_uint</datatype>
			<livein>127</livein>
			<liveout>126,127</liveout>
			<reg_deffed>126</reg_deffed>
			<instance_name>s_reg_191</instance_name>
			<op>
				<id>895</id>
				<op_kind>reg</op_kind>
				<object>s_reg_191</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21368</id>
			<source_loc>21017</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,59,60,61,62,65,80,95</livein>
			<liveout>40,59,60,61,62,65,80,95</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_192</instance_name>
			<op>
				<id>774</id>
				<op_kind>reg</op_kind>
				<object>s_reg_192</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21369</id>
			<source_loc>21136</source_loc>
			<name>dmux_ctrl_006</name>
			<datatype W="1">sc_uint</datatype>
			<livein>127</livein>
			<liveout>126,127</liveout>
			<reg_deffed>126</reg_deffed>
			<instance_name>s_reg_192</instance_name>
			<op>
				<id>893</id>
				<op_kind>reg</op_kind>
				<object>s_reg_192</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21371</id>
			<source_loc>21033</source_loc>
			<name>flag_mi32</name>
			<datatype W="32">sc_int</datatype>
			<livein>65</livein>
			<liveout>62,65</liveout>
			<reg_deffed>62</reg_deffed>
			<instance_name>s_reg_193</instance_name>
			<op>
				<id>790</id>
				<op_kind>reg</op_kind>
				<object>s_reg_193</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21372</id>
			<source_loc>21115</source_loc>
			<name>mask2_i_u1t3ph_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>120,122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_193</instance_name>
			<op>
				<id>872</id>
				<op_kind>reg</op_kind>
				<object>s_reg_193</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21374</id>
			<source_loc>21077</source_loc>
			<name>k_u4_mi27</name>
			<datatype W="10">sc_int</datatype>
			<livein>3,40,65,79,80,95,114</livein>
			<liveout>40,65,78,79,80,95</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_194</instance_name>
			<op>
				<id>834</id>
				<op_kind>reg</op_kind>
				<object>s_reg_194</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21375</id>
			<source_loc>21082</source_loc>
			<name>k_u4_u0</name>
			<datatype W="10">sc_int</datatype>
			<livein>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</livein>
			<liveout>3,40,65,80,95,114,119,120,122,123,124,125,126,127,132</liveout>
			<reg_deffed>3,40,65,80,95</reg_deffed>
			<instance_name>s_reg_194</instance_name>
			<op>
				<id>839</id>
				<op_kind>reg</op_kind>
				<object>s_reg_194</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21377</id>
			<source_loc>21142</source_loc>
			<name>i_u1_mi65</name>
			<datatype W="4">sc_int</datatype>
			<livein>120,122,123,124,125,126,127</livein>
			<liveout>120,122,123,124,125,126,127</liveout>
			<reg_deffed>120</reg_deffed>
			<instance_name>s_reg_195</instance_name>
			<op>
				<id>899</id>
				<op_kind>reg</op_kind>
				<object>s_reg_195</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21379</id>
			<source_loc>20997</source_loc>
			<name>CynTemp_38</name>
			<datatype W="3">sc_int</datatype>
			<livein>30</livein>
			<liveout>29</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>s_reg_196</instance_name>
			<op>
				<id>754</id>
				<op_kind>reg</op_kind>
				<object>s_reg_196</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21380</id>
			<source_loc>21120</source_loc>
			<name>j_u2_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>122,123,124,125,126</livein>
			<liveout>120,122,123,124,125,127</liveout>
			<reg_deffed>120,127</reg_deffed>
			<instance_name>s_reg_196</instance_name>
			<op>
				<id>877</id>
				<op_kind>reg</op_kind>
				<object>s_reg_196</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21381</id>
			<source_loc>21140</source_loc>
			<name>j_u2_mi66</name>
			<datatype W="4">sc_int</datatype>
			<livein>127</livein>
			<liveout>126,127</liveout>
			<reg_deffed>126</reg_deffed>
			<instance_name>s_reg_196</instance_name>
			<op>
				<id>897</id>
				<op_kind>reg</op_kind>
				<object>s_reg_196</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21383</id>
			<source_loc>21128</source_loc>
			<name>dmux_ctrl_004</name>
			<datatype W="2">sc_uint</datatype>
			<livein>126,127</livein>
			<liveout>125,126,127</liveout>
			<reg_deffed>125</reg_deffed>
			<instance_name>s_reg_197</instance_name>
			<op>
				<id>885</id>
				<op_kind>reg</op_kind>
				<object>s_reg_197</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21385</id>
			<source_loc>21131</source_loc>
			<name>CynTemp_61</name>
			<datatype W="29">sc_int</datatype>
			<livein>126,127</livein>
			<liveout>125,126,127</liveout>
			<reg_deffed>125</reg_deffed>
			<instance_name>s_reg_198</instance_name>
			<op>
				<id>888</id>
				<op_kind>reg</op_kind>
				<object>s_reg_198</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>8</id>
			<thread>do_filter_2</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>174</source_line>
			<source_loc>2626</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>5</max_path>
			<latency>9291</latency>
			<loop>
				<id>7</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>175</source_line>
				<source_loc>2623</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>9288</latency>
				<loop>
					<id>6</id>
					<thread>do_filter_2</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>176</source_line>
					<source_loc>2620</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>9288</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>46</id>
			<thread>do_filter_2</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>179</source_line>
			<source_loc>2874</source_loc>
			<start_cycle>5</start_cycle>
			<max_path>24</max_path>
			<latency>60425</latency>
			<loop>
				<id>22</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>200</source_line>
				<source_loc>2717</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>8</max_path>
				<latency>9225</latency>
				<loop>
					<id>21</id>
					<thread>do_filter_2</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>201</source_line>
					<source_loc>2714</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>7</max_path>
					<latency>9222</latency>
					<loop>
						<id>20</id>
						<thread>do_filter_2</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>202</source_line>
						<source_loc>2711</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>6</max_path>
						<latency>9216</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>34</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>224</source_line>
				<source_loc>2787</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>5</max_path>
				<latency>3328</latency>
				<loop>
					<id>33</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>226</source_line>
					<source_loc>2784</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>3072</latency>
				</loop>
			</loop>
			<loop>
				<id>32</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>207</source_line>
				<source_loc>2757</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>5</max_path>
				<latency>1280</latency>
			</loop>
			<loop>
				<id>19</id>
				<thread>do_filter_2</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>183</source_line>
				<source_loc>2675</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>7</max_path>
				<latency>3584</latency>
				<loop>
					<id>18</id>
					<thread>do_filter_2</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>184</source_line>
					<source_loc>2672</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>7</max_path>
					<latency>3584</latency>
				</loop>
			</loop>
			<loop>
				<id>45</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>235</source_line>
				<source_loc>2873</source_loc>
				<start_cycle>13</start_cycle>
				<max_path>11</max_path>
				<latency>47872</latency>
				<loop>
					<id>35</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>237</source_line>
					<source_loc>2810</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>38</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>240</source_line>
					<source_loc>2854</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>9</max_path>
					<latency>46848</latency>
					<loop>
						<id>37</id>
						<thread>do_filter_2</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>241</source_line>
						<source_loc>2851</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>8</max_path>
						<latency>46080</latency>
						<loop>
							<id>36</id>
							<thread>do_filter_2</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>242</source_line>
							<source_loc>2848</source_loc>
							<start_cycle>2</start_cycle>
							<max_path>6</max_path>
							<latency>41472</latency>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>8</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>20</cycle_id>
				<start_cycle>4</start_cycle>
				<latency>9291</latency>
			</cycle>
			<loop>
				<id>7</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>6</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>12</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>13</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
					<cycle>
						<cycle_id>14</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6966</latency>
					</cycle>
					<cycle>
						<cycle_id>15</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>9288</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>46</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>22</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>40</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>18516</latency>
				</cycle>
				<loop>
					<id>21</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>37</cycle_id>
						<start_cycle>6</start_cycle>
						<latency>18513</latency>
					</cycle>
					<loop>
						<id>20</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>29</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>10827</latency>
						</cycle>
						<cycle>
							<cycle_id>30</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>12363</latency>
						</cycle>
						<cycle>
							<cycle_id>31</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>13899</latency>
						</cycle>
						<cycle>
							<cycle_id>32</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>15435</latency>
						</cycle>
						<cycle>
							<cycle_id>33</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>16971</latency>
						</cycle>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>18507</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>34</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>65</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>21844</latency>
				</cycle>
				<loop>
					<id>33</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>59</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>19284</latency>
					</cycle>
					<cycle>
						<cycle_id>60</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>20052</latency>
					</cycle>
					<cycle>
						<cycle_id>61</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>20820</latency>
					</cycle>
					<cycle>
						<cycle_id>62</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>21588</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>32</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>15225</source_loc>
					<start_cycle>0</start_cycle>
					<latency>18772</latency>
				</cycle>
				<cycle>
					<cycle_id>77</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>19028</latency>
				</cycle>
				<cycle>
					<cycle_id>78</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>19284</latency>
				</cycle>
				<cycle>
					<cycle_id>79</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>19540</latency>
				</cycle>
				<cycle>
					<cycle_id>80</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>19796</latency>
				</cycle>
			</loop>
			<loop>
				<id>19</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>18</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>15003</source_loc>
						<start_cycle>0</start_cycle>
						<latency>9803</latency>
					</cycle>
					<cycle>
						<cycle_id>90</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>10315</latency>
					</cycle>
					<cycle>
						<cycle_id>91</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>10827</latency>
					</cycle>
					<cycle>
						<cycle_id>92</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>11339</latency>
					</cycle>
					<cycle>
						<cycle_id>93</cycle_id>
						<start_cycle>4</start_cycle>
						<latency>11851</latency>
					</cycle>
					<cycle>
						<cycle_id>94</cycle_id>
						<start_cycle>5</start_cycle>
						<latency>12363</latency>
					</cycle>
					<cycle>
						<cycle_id>95</cycle_id>
						<start_cycle>6</start_cycle>
						<latency>12875</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>45</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>15595</source_loc>
					<start_cycle>10</start_cycle>
					<latency>69716</latency>
				</cycle>
				<loop>
					<id>35</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>114</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>22612</latency>
					</cycle>
				</loop>
				<loop>
					<id>38</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>132</cycle_id>
						<start_cycle>8</start_cycle>
						<latency>69460</latency>
					</cycle>
					<loop>
						<id>37</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>119</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>24916</latency>
						</cycle>
						<cycle>
							<cycle_id>120</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>27220</latency>
						</cycle>
						<loop>
							<id>36</id>
							<thread>do_filter_2</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>122</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>34132</latency>
							</cycle>
							<cycle>
								<cycle_id>123</cycle_id>
								<start_cycle>1</start_cycle>
								<latency>41044</latency>
							</cycle>
							<cycle>
								<cycle_id>124</cycle_id>
								<start_cycle>2</start_cycle>
								<latency>47956</latency>
							</cycle>
							<cycle>
								<cycle_id>125</cycle_id>
								<start_cycle>3</start_cycle>
								<latency>54868</latency>
							</cycle>
							<cycle>
								<cycle_id>126</cycle_id>
								<start_cycle>4</start_cycle>
								<latency>61780</latency>
							</cycle>
							<cycle>
								<cycle_id>127</cycle_id>
								<start_cycle>5</start_cycle>
								<latency>68692</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>21689</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9913,9913</sub_loc>
	</source_loc>
	<source_loc>
		<id>21690</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13194</opcode>
		<sub_loc>9913,9913</sub_loc>
	</source_loc>
	<source_loc>
		<id>21692</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19787</sub_loc>
	</source_loc>
	<source_loc>
		<id>21691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19787</sub_loc>
	</source_loc>
	<source_loc>
		<id>21694</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9913</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>21705</id>
			<opcode>82</opcode>
			<source_loc>19915</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_1</thread>
		<io_op>
			<id>21698</id>
			<source_loc>9903</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>i_rgb_inside.m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1314</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21699</id>
			<source_loc>19787</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1315</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21700</id>
			<source_loc>21694</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</sig_name>
			<label>i_rgb_inside.m_vld_reg:gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1316</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21701</id>
			<source_loc>9910</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>i_rgb_inside.m_busy_internal:i_rgb_inside_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1317</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21702</id>
			<source_loc>9914</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1318</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21703</id>
			<source_loc>19327</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_160</instance_name>
			<opcode>82</opcode>
			<label>MUX(2)</label>
			<op>
				<id>1319</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21704</id>
			<source_loc>21690</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1320</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>21701</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>13</state>
				<source_loc>21702</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9913</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>21704</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>21693</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>21698</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
		<reg_op>
			<id>21711</id>
			<source_loc>21698</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1314</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21712</id>
			<source_loc>21704</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1320</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>148</id>
			<thread>gen_do_reg_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18701</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>148</id>
			<thread>gen_do_reg_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6292</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21717</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13334</sub_loc>
	</source_loc>
	<source_loc>
		<id>21718</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13334</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>80</res_id>
		<opcode>81</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>21719</id>
			<source_loc>19908</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1324</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21720</id>
			<source_loc>13291</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1325</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21721</id>
			<source_loc>13292</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1326</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21722</id>
			<source_loc>19309</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			<opcode>167</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1327</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21723</id>
			<source_loc>13290</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i0</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req_i0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1328</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21724</id>
			<source_loc>13321</source_loc>
			<order>6</order>
			<sig_name>gdiv_i1</sig_name>
			<label>i_rgb.gen_busy::div:gdiv_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1329</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21725</id>
			<source_loc>21717</source_loc>
			<order>7</order>
			<sig_name>gen_busy_0_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_0_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1330</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_0_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21726</id>
			<source_loc>13308</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1331</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21727</id>
			<source_loc>13311</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1332</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21728</id>
			<source_loc>13331</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1333</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21729</id>
			<source_loc>21718</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1334</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21719</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21726</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21720</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21726</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21721</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21726</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21719</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21728</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21720</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21728</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21721</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21728</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21719</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21729</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21720</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21729</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21721</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21729</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21719</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>21727</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_161</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>92</id>
			<thread>gen_busy_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18680</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>92</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6270</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21737</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11540</sub_loc>
	</source_loc>
	<source_loc>
		<id>21738</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11540</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_1</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_1</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_1</thread>
		<io_op>
			<id>21739</id>
			<source_loc>19912</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1338</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21740</id>
			<source_loc>11497</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1339</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21741</id>
			<source_loc>11498</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1340</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21742</id>
			<source_loc>19322</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			<opcode>167</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1341</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21743</id>
			<source_loc>11496</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb_inside.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1342</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21744</id>
			<source_loc>11527</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb_inside.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1343</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21745</id>
			<source_loc>21737</source_loc>
			<order>7</order>
			<sig_name>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:gen_busy_1_i_rgb_inside_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1344</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21746</id>
			<source_loc>11514</source_loc>
			<order>8</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_inside_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1345</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21747</id>
			<source_loc>11517</source_loc>
			<order>9</order>
			<sig_name>i_rgb_inside_busy</sig_name>
			<label>i_rgb_inside.busy:i_rgb_inside_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1346</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21748</id>
			<source_loc>11537</source_loc>
			<order>10</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_inside_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1347</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21749</id>
			<source_loc>21738</source_loc>
			<order>11</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1348</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>21739</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21746</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21740</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21746</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21741</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21746</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>21739</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21748</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21740</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21748</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21741</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21748</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>21739</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21749</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21740</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21749</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21741</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21749</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>21739</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
				<state>7</state>
				<source_loc>21747</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_162</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>131</id>
			<thread>gen_busy_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18695</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>131</id>
			<thread>gen_busy_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6286</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_inside_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_inside_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_inside_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 22 threads, 578 ops.</summary>
	</phase_summary>
</tool_log>
