

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5'
================================================================
* Date:           Sat Sep 20 00:28:37 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.627 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12611|    12611|  0.189 ms|  0.189 ms|  12611|  12611|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_4_VITIS_LOOP_51_5  |    12609|    12609|        67|          1|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 67


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 1, D = 67, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.71>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 70 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 71 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten63 = alloca i32 1"   --->   Operation 72 'alloca' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten63"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %oh"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %ow"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81.21411.2"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten63_load = load i14 %indvar_flatten63" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 77 'load' 'indvar_flatten63_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.83ns)   --->   "%icmp_ln50 = icmp_eq  i14 %indvar_flatten63_load, i14 12544" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 78 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.83ns)   --->   "%add_ln50_2 = add i14 %indvar_flatten63_load, i14 1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 79 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc106, void %for.end108.exitStub" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 80 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ow_load = load i7 %ow" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 81 'load' 'ow_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%oh_load = load i7 %oh" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 82 'load' 'oh_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.77ns)   --->   "%add_ln50 = add i7 %oh_load, i7 1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 83 'add' 'add_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %ow_load, i7 112" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 84 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.36ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i7 0, i7 %ow_load" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 85 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.36ns)   --->   "%select_ln50_1 = select i1 %icmp_ln51, i7 %add_ln50, i7 %oh_load" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 86 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln50_1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 87 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.74ns)   --->   "%mul_ln50 = mul i15 %zext_ln50, i15 171" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 88 'mul' 'mul_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln50, i32 9, i32 14" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 89 'partselect' 'tmp_107' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i6 %tmp_107" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 90 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln50_4 = mul i11 %zext_ln50_1, i11 38" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 91 'mul' 'mul_ln50_4' <Predicate = (!icmp_ln50)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [11/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 92 'urem' 'urem_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%udiv_ln51_cast_mid2_v_v = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln50_1, i1 0" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 93 'bitconcatenate' 'udiv_ln51_cast_mid2_v_v' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i8 %udiv_ln51_cast_mid2_v_v" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 94 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.11ns)   --->   "%mul_ln50_1 = mul i17 %zext_ln50_2, i17 342" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 95 'mul' 'mul_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln50_1, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 96 'partselect' 'tmp_108' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i7 %tmp_108" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 97 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.65ns)   --->   "%mul_ln50_5 = mul i13 %zext_ln50_3, i13 76" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 98 'mul' 'mul_ln50_5' <Predicate = (!icmp_ln50)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln50 = or i8 %udiv_ln51_cast_mid2_v_v, i8 1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 99 'or' 'or_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i8 %or_ln50" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 100 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.11ns)   --->   "%mul_ln50_2 = mul i17 %zext_ln50_4, i17 342" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 101 'mul' 'mul_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln50_2, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 102 'partselect' 'tmp_109' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i7 %tmp_109" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 103 'zext' 'zext_ln50_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.65ns)   --->   "%mul_ln50_6 = mul i13 %zext_ln50_5, i13 76" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 104 'mul' 'mul_ln50_6' <Predicate = (!icmp_ln50)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.76ns)   --->   "%add_ln50_1 = add i8 %udiv_ln51_cast_mid2_v_v, i8 2" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 105 'add' 'add_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i8 %add_ln50_1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 106 'zext' 'zext_ln50_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.11ns)   --->   "%mul_ln50_3 = mul i17 %zext_ln50_6, i17 342" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 107 'mul' 'mul_ln50_3' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln50_3, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 108 'partselect' 'tmp_110' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %tmp_110" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 109 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.65ns)   --->   "%mul_ln52 = mul i13 %zext_ln52, i13 76" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 110 'mul' 'mul_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %select_ln50" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 111 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.74ns)   --->   "%mul_ln51 = mul i15 %zext_ln51, i15 171" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 112 'mul' 'mul_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln51, i32 9, i32 14" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 113 'partselect' 'tmp_111' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 114 [11/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 114 'urem' 'urem_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln50, i1 0" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %shl_ln" [lane_seg_hls/lane_seg_support.cpp:56]   --->   Operation 116 'zext' 'zext_ln56' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.11ns)   --->   "%mul_ln56 = mul i17 %zext_ln56, i17 342" [lane_seg_hls/lane_seg_support.cpp:56]   --->   Operation 117 'mul' 'mul_ln56' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln56, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:56]   --->   Operation 118 'partselect' 'tmp_112' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %tmp_112" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 119 'zext' 'zext_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.82ns)   --->   "%add_ln63 = add i13 %mul_ln50_5, i13 %zext_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 120 'add' 'add_ln63' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i13 %add_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 121 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i32 %padded, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 122 'getelementptr' 'padded_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.82ns)   --->   "%add_ln63_1 = add i13 %mul_ln50_6, i13 %zext_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 123 'add' 'add_ln63_1' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i13 %add_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 124 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%padded_addr_1 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 125 'getelementptr' 'padded_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.82ns)   --->   "%add_ln63_2 = add i13 %mul_ln52, i13 %zext_ln63" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 126 'add' 'add_ln63_2' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i13 %add_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 127 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%padded_addr_2 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 128 'getelementptr' 'padded_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%padded_1_addr = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 129 'getelementptr' 'padded_1_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%padded_1_addr_1 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 130 'getelementptr' 'padded_1_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%padded_1_addr_2 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 131 'getelementptr' 'padded_1_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%padded_2_addr = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 132 'getelementptr' 'padded_2_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%padded_2_addr_1 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 133 'getelementptr' 'padded_2_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%padded_2_addr_2 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 134 'getelementptr' 'padded_2_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%padded_3_addr = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 135 'getelementptr' 'padded_3_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%padded_3_addr_1 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 136 'getelementptr' 'padded_3_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%padded_3_addr_2 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 137 'getelementptr' 'padded_3_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%padded_4_addr = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 138 'getelementptr' 'padded_4_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%padded_4_addr_1 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 139 'getelementptr' 'padded_4_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%padded_4_addr_2 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 140 'getelementptr' 'padded_4_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%padded_5_addr = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 141 'getelementptr' 'padded_5_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%padded_5_addr_1 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 142 'getelementptr' 'padded_5_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%padded_5_addr_2 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 143 'getelementptr' 'padded_5_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%padded_6_addr = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 144 'getelementptr' 'padded_6_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%padded_6_addr_1 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 145 'getelementptr' 'padded_6_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%padded_6_addr_2 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 146 'getelementptr' 'padded_6_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%padded_7_addr = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 147 'getelementptr' 'padded_7_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%padded_7_addr_1 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 148 'getelementptr' 'padded_7_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%padded_7_addr_2 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 149 'getelementptr' 'padded_7_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%padded_8_addr = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 150 'getelementptr' 'padded_8_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%padded_8_addr_1 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 151 'getelementptr' 'padded_8_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%padded_8_addr_2 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 152 'getelementptr' 'padded_8_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%padded_9_addr = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 153 'getelementptr' 'padded_9_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%padded_9_addr_1 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 154 'getelementptr' 'padded_9_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%padded_9_addr_2 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 155 'getelementptr' 'padded_9_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%padded_10_addr = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 156 'getelementptr' 'padded_10_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%padded_10_addr_1 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 157 'getelementptr' 'padded_10_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%padded_10_addr_2 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 158 'getelementptr' 'padded_10_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%padded_11_addr = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 159 'getelementptr' 'padded_11_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%padded_11_addr_1 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 160 'getelementptr' 'padded_11_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%padded_11_addr_2 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 161 'getelementptr' 'padded_11_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%padded_12_addr = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 162 'getelementptr' 'padded_12_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%padded_12_addr_1 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 163 'getelementptr' 'padded_12_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%padded_12_addr_2 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 164 'getelementptr' 'padded_12_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%padded_13_addr = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 165 'getelementptr' 'padded_13_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%padded_13_addr_1 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 166 'getelementptr' 'padded_13_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%padded_13_addr_2 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 167 'getelementptr' 'padded_13_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%padded_14_addr = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 168 'getelementptr' 'padded_14_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%padded_14_addr_1 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 169 'getelementptr' 'padded_14_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%padded_14_addr_2 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 170 'getelementptr' 'padded_14_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%padded_15_addr = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 171 'getelementptr' 'padded_15_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%padded_15_addr_1 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 172 'getelementptr' 'padded_15_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%padded_15_addr_2 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 173 'getelementptr' 'padded_15_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%padded_16_addr = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 174 'getelementptr' 'padded_16_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%padded_16_addr_1 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 175 'getelementptr' 'padded_16_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%padded_16_addr_2 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 176 'getelementptr' 'padded_16_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%padded_17_addr = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 177 'getelementptr' 'padded_17_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%padded_17_addr_1 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 178 'getelementptr' 'padded_17_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%padded_17_addr_2 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 179 'getelementptr' 'padded_17_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%padded_18_addr = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 180 'getelementptr' 'padded_18_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%padded_18_addr_1 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 181 'getelementptr' 'padded_18_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%padded_18_addr_2 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 182 'getelementptr' 'padded_18_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%padded_19_addr = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 183 'getelementptr' 'padded_19_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%padded_19_addr_1 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 184 'getelementptr' 'padded_19_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%padded_19_addr_2 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 185 'getelementptr' 'padded_19_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%padded_20_addr = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 186 'getelementptr' 'padded_20_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%padded_20_addr_1 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 187 'getelementptr' 'padded_20_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%padded_20_addr_2 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 188 'getelementptr' 'padded_20_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%padded_21_addr = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 189 'getelementptr' 'padded_21_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%padded_21_addr_1 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 190 'getelementptr' 'padded_21_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%padded_21_addr_2 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 191 'getelementptr' 'padded_21_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%padded_22_addr = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 192 'getelementptr' 'padded_22_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%padded_22_addr_1 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 193 'getelementptr' 'padded_22_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%padded_22_addr_2 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 194 'getelementptr' 'padded_22_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%padded_23_addr = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 195 'getelementptr' 'padded_23_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%padded_23_addr_1 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 196 'getelementptr' 'padded_23_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%padded_23_addr_2 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 197 'getelementptr' 'padded_23_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%padded_24_addr = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 198 'getelementptr' 'padded_24_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%padded_24_addr_1 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 199 'getelementptr' 'padded_24_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%padded_24_addr_2 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 200 'getelementptr' 'padded_24_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%padded_25_addr = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 201 'getelementptr' 'padded_25_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%padded_25_addr_1 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 202 'getelementptr' 'padded_25_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%padded_25_addr_2 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 203 'getelementptr' 'padded_25_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%padded_26_addr = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 204 'getelementptr' 'padded_26_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%padded_26_addr_1 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 205 'getelementptr' 'padded_26_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%padded_26_addr_2 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 206 'getelementptr' 'padded_26_addr_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (1.23ns)   --->   "%padded_load = load i13 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 207 'load' 'padded_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 208 [2/2] (1.23ns)   --->   "%padded_3_load = load i13 %padded_3_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 208 'load' 'padded_3_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 209 [2/2] (1.23ns)   --->   "%padded_6_load = load i13 %padded_6_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 209 'load' 'padded_6_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 210 [2/2] (1.23ns)   --->   "%padded_9_load = load i13 %padded_9_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 210 'load' 'padded_9_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 211 [2/2] (1.23ns)   --->   "%padded_12_load = load i13 %padded_12_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 211 'load' 'padded_12_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 212 [2/2] (1.23ns)   --->   "%padded_15_load = load i13 %padded_15_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 212 'load' 'padded_15_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 213 [2/2] (1.23ns)   --->   "%padded_18_load = load i13 %padded_18_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 213 'load' 'padded_18_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 214 [2/2] (1.23ns)   --->   "%padded_21_load = load i13 %padded_21_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 214 'load' 'padded_21_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 215 [2/2] (1.23ns)   --->   "%padded_24_load = load i13 %padded_24_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 215 'load' 'padded_24_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 216 [2/2] (1.23ns)   --->   "%padded_1_load = load i13 %padded_1_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 216 'load' 'padded_1_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 217 [2/2] (1.23ns)   --->   "%padded_4_load = load i13 %padded_4_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 217 'load' 'padded_4_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 218 [2/2] (1.23ns)   --->   "%padded_7_load = load i13 %padded_7_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 218 'load' 'padded_7_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 219 [2/2] (1.23ns)   --->   "%padded_10_load = load i13 %padded_10_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 219 'load' 'padded_10_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 220 [2/2] (1.23ns)   --->   "%padded_13_load = load i13 %padded_13_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 220 'load' 'padded_13_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 221 [2/2] (1.23ns)   --->   "%padded_16_load = load i13 %padded_16_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 221 'load' 'padded_16_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 222 [2/2] (1.23ns)   --->   "%padded_19_load = load i13 %padded_19_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 222 'load' 'padded_19_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 223 [2/2] (1.23ns)   --->   "%padded_22_load = load i13 %padded_22_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 223 'load' 'padded_22_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 224 [2/2] (1.23ns)   --->   "%padded_25_load = load i13 %padded_25_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 224 'load' 'padded_25_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 225 [2/2] (1.23ns)   --->   "%padded_2_load = load i13 %padded_2_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 225 'load' 'padded_2_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 226 [2/2] (1.23ns)   --->   "%padded_5_load = load i13 %padded_5_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 226 'load' 'padded_5_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 227 [2/2] (1.23ns)   --->   "%padded_8_load = load i13 %padded_8_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 227 'load' 'padded_8_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 228 [2/2] (1.23ns)   --->   "%padded_11_load = load i13 %padded_11_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 228 'load' 'padded_11_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 229 [2/2] (1.23ns)   --->   "%padded_14_load = load i13 %padded_14_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 229 'load' 'padded_14_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 230 [2/2] (1.23ns)   --->   "%padded_17_load = load i13 %padded_17_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 230 'load' 'padded_17_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 231 [2/2] (1.23ns)   --->   "%padded_20_load = load i13 %padded_20_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 231 'load' 'padded_20_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 232 [2/2] (1.23ns)   --->   "%padded_23_load = load i13 %padded_23_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 232 'load' 'padded_23_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 233 [2/2] (1.23ns)   --->   "%padded_26_load = load i13 %padded_26_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 233 'load' 'padded_26_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%empty = or i8 %shl_ln, i8 1" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 234 'or' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %empty" [lane_seg_hls/lane_seg_support.cpp:62]   --->   Operation 235 'zext' 'zext_ln62' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (2.11ns)   --->   "%mul_ln62 = mul i17 %zext_ln62, i17 342" [lane_seg_hls/lane_seg_support.cpp:62]   --->   Operation 236 'mul' 'mul_ln62' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln62, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:62]   --->   Operation 237 'partselect' 'tmp_113' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i7 %tmp_113" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 238 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.82ns)   --->   "%add_ln63_3 = add i13 %mul_ln50_5, i13 %zext_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 239 'add' 'add_ln63_3' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i13 %add_ln63_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 240 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%padded_addr_3 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 241 'getelementptr' 'padded_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.82ns)   --->   "%add_ln63_4 = add i13 %mul_ln50_6, i13 %zext_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 242 'add' 'add_ln63_4' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i13 %add_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 243 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%padded_addr_5 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 244 'getelementptr' 'padded_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.82ns)   --->   "%add_ln63_5 = add i13 %mul_ln52, i13 %zext_ln63_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 245 'add' 'add_ln63_5' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i13 %add_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 246 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%padded_addr_6 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 247 'getelementptr' 'padded_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%padded_1_addr_3 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 248 'getelementptr' 'padded_1_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%padded_1_addr_5 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 249 'getelementptr' 'padded_1_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%padded_1_addr_6 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 250 'getelementptr' 'padded_1_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%padded_2_addr_3 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 251 'getelementptr' 'padded_2_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%padded_2_addr_5 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 252 'getelementptr' 'padded_2_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%padded_2_addr_6 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 253 'getelementptr' 'padded_2_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%padded_3_addr_3 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 254 'getelementptr' 'padded_3_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%padded_3_addr_5 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 255 'getelementptr' 'padded_3_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%padded_3_addr_6 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 256 'getelementptr' 'padded_3_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%padded_4_addr_3 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 257 'getelementptr' 'padded_4_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%padded_4_addr_5 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 258 'getelementptr' 'padded_4_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%padded_4_addr_6 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 259 'getelementptr' 'padded_4_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%padded_5_addr_3 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 260 'getelementptr' 'padded_5_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%padded_5_addr_5 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 261 'getelementptr' 'padded_5_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%padded_5_addr_6 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 262 'getelementptr' 'padded_5_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%padded_6_addr_3 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 263 'getelementptr' 'padded_6_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%padded_6_addr_5 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 264 'getelementptr' 'padded_6_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%padded_6_addr_6 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 265 'getelementptr' 'padded_6_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%padded_7_addr_3 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 266 'getelementptr' 'padded_7_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%padded_7_addr_5 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 267 'getelementptr' 'padded_7_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%padded_7_addr_6 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 268 'getelementptr' 'padded_7_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%padded_8_addr_3 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 269 'getelementptr' 'padded_8_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%padded_8_addr_5 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 270 'getelementptr' 'padded_8_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%padded_8_addr_6 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 271 'getelementptr' 'padded_8_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%padded_9_addr_3 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 272 'getelementptr' 'padded_9_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%padded_9_addr_5 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 273 'getelementptr' 'padded_9_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%padded_9_addr_6 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 274 'getelementptr' 'padded_9_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%padded_10_addr_3 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 275 'getelementptr' 'padded_10_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%padded_10_addr_5 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 276 'getelementptr' 'padded_10_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%padded_10_addr_6 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 277 'getelementptr' 'padded_10_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%padded_11_addr_3 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 278 'getelementptr' 'padded_11_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%padded_11_addr_5 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 279 'getelementptr' 'padded_11_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%padded_11_addr_6 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 280 'getelementptr' 'padded_11_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%padded_12_addr_3 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 281 'getelementptr' 'padded_12_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%padded_12_addr_5 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 282 'getelementptr' 'padded_12_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%padded_12_addr_6 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 283 'getelementptr' 'padded_12_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%padded_13_addr_3 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 284 'getelementptr' 'padded_13_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%padded_13_addr_5 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 285 'getelementptr' 'padded_13_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%padded_13_addr_6 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 286 'getelementptr' 'padded_13_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%padded_14_addr_3 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 287 'getelementptr' 'padded_14_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%padded_14_addr_5 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 288 'getelementptr' 'padded_14_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%padded_14_addr_6 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 289 'getelementptr' 'padded_14_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%padded_15_addr_3 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 290 'getelementptr' 'padded_15_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%padded_15_addr_5 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 291 'getelementptr' 'padded_15_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%padded_15_addr_6 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 292 'getelementptr' 'padded_15_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%padded_16_addr_3 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 293 'getelementptr' 'padded_16_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%padded_16_addr_5 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 294 'getelementptr' 'padded_16_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%padded_16_addr_6 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 295 'getelementptr' 'padded_16_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%padded_17_addr_3 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 296 'getelementptr' 'padded_17_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%padded_17_addr_5 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 297 'getelementptr' 'padded_17_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%padded_17_addr_6 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 298 'getelementptr' 'padded_17_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%padded_18_addr_3 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 299 'getelementptr' 'padded_18_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%padded_18_addr_5 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 300 'getelementptr' 'padded_18_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%padded_18_addr_6 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 301 'getelementptr' 'padded_18_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%padded_19_addr_3 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 302 'getelementptr' 'padded_19_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%padded_19_addr_5 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 303 'getelementptr' 'padded_19_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%padded_19_addr_6 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 304 'getelementptr' 'padded_19_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%padded_20_addr_3 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 305 'getelementptr' 'padded_20_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%padded_20_addr_5 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 306 'getelementptr' 'padded_20_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%padded_20_addr_6 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 307 'getelementptr' 'padded_20_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%padded_21_addr_3 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 308 'getelementptr' 'padded_21_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%padded_21_addr_5 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 309 'getelementptr' 'padded_21_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%padded_21_addr_6 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 310 'getelementptr' 'padded_21_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%padded_22_addr_3 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 311 'getelementptr' 'padded_22_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%padded_22_addr_5 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 312 'getelementptr' 'padded_22_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%padded_22_addr_6 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 313 'getelementptr' 'padded_22_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%padded_23_addr_3 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 314 'getelementptr' 'padded_23_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%padded_23_addr_5 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 315 'getelementptr' 'padded_23_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%padded_23_addr_6 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 316 'getelementptr' 'padded_23_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%padded_24_addr_3 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 317 'getelementptr' 'padded_24_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%padded_24_addr_5 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 318 'getelementptr' 'padded_24_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%padded_24_addr_6 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 319 'getelementptr' 'padded_24_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%padded_25_addr_3 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 320 'getelementptr' 'padded_25_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%padded_25_addr_5 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 321 'getelementptr' 'padded_25_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%padded_25_addr_6 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 322 'getelementptr' 'padded_25_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%padded_26_addr_3 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 323 'getelementptr' 'padded_26_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%padded_26_addr_5 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 324 'getelementptr' 'padded_26_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%padded_26_addr_6 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 325 'getelementptr' 'padded_26_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 326 [2/2] (1.23ns)   --->   "%padded_load_1 = load i13 %padded_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 326 'load' 'padded_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 327 [2/2] (1.23ns)   --->   "%padded_3_load_1 = load i13 %padded_3_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 327 'load' 'padded_3_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 328 [2/2] (1.23ns)   --->   "%padded_6_load_1 = load i13 %padded_6_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 328 'load' 'padded_6_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 329 [2/2] (1.23ns)   --->   "%padded_9_load_1 = load i13 %padded_9_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 329 'load' 'padded_9_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 330 [2/2] (1.23ns)   --->   "%padded_12_load_1 = load i13 %padded_12_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 330 'load' 'padded_12_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 331 [2/2] (1.23ns)   --->   "%padded_15_load_1 = load i13 %padded_15_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 331 'load' 'padded_15_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 332 [2/2] (1.23ns)   --->   "%padded_18_load_1 = load i13 %padded_18_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 332 'load' 'padded_18_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 333 [2/2] (1.23ns)   --->   "%padded_21_load_1 = load i13 %padded_21_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 333 'load' 'padded_21_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 334 [2/2] (1.23ns)   --->   "%padded_24_load_1 = load i13 %padded_24_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 334 'load' 'padded_24_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 335 [2/2] (1.23ns)   --->   "%padded_1_load_1 = load i13 %padded_1_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 335 'load' 'padded_1_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 336 [2/2] (1.23ns)   --->   "%padded_4_load_1 = load i13 %padded_4_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 336 'load' 'padded_4_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 337 [2/2] (1.23ns)   --->   "%padded_7_load_1 = load i13 %padded_7_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 337 'load' 'padded_7_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 338 [2/2] (1.23ns)   --->   "%padded_10_load_1 = load i13 %padded_10_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 338 'load' 'padded_10_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 339 [2/2] (1.23ns)   --->   "%padded_13_load_1 = load i13 %padded_13_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 339 'load' 'padded_13_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 340 [2/2] (1.23ns)   --->   "%padded_16_load_1 = load i13 %padded_16_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 340 'load' 'padded_16_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 341 [2/2] (1.23ns)   --->   "%padded_19_load_1 = load i13 %padded_19_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 341 'load' 'padded_19_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 342 [2/2] (1.23ns)   --->   "%padded_22_load_1 = load i13 %padded_22_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 342 'load' 'padded_22_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 343 [2/2] (1.23ns)   --->   "%padded_25_load_1 = load i13 %padded_25_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 343 'load' 'padded_25_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 344 [2/2] (1.23ns)   --->   "%padded_2_load_1 = load i13 %padded_2_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 344 'load' 'padded_2_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 345 [2/2] (1.23ns)   --->   "%padded_5_load_1 = load i13 %padded_5_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 345 'load' 'padded_5_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 346 [2/2] (1.23ns)   --->   "%padded_8_load_1 = load i13 %padded_8_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 346 'load' 'padded_8_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 347 [2/2] (1.23ns)   --->   "%padded_11_load_1 = load i13 %padded_11_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 347 'load' 'padded_11_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 348 [2/2] (1.23ns)   --->   "%padded_14_load_1 = load i13 %padded_14_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 348 'load' 'padded_14_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 349 [2/2] (1.23ns)   --->   "%padded_17_load_1 = load i13 %padded_17_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 349 'load' 'padded_17_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 350 [2/2] (1.23ns)   --->   "%padded_20_load_1 = load i13 %padded_20_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 350 'load' 'padded_20_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 351 [2/2] (1.23ns)   --->   "%padded_23_load_1 = load i13 %padded_23_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 351 'load' 'padded_23_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 352 [2/2] (1.23ns)   --->   "%padded_26_load_1 = load i13 %padded_26_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 352 'load' 'padded_26_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 353 [1/1] (0.76ns)   --->   "%empty_33 = add i8 %shl_ln, i8 2" [lane_seg_hls/lane_seg_support.cpp:54]   --->   Operation 353 'add' 'empty_33' <Predicate = (!icmp_ln50)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %empty_33" [lane_seg_hls/lane_seg_support.cpp:62]   --->   Operation 354 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (2.11ns)   --->   "%mul_ln62_1 = mul i17 %zext_ln62_1, i17 342" [lane_seg_hls/lane_seg_support.cpp:62]   --->   Operation 355 'mul' 'mul_ln62_1' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln62_1, i32 10, i32 16" [lane_seg_hls/lane_seg_support.cpp:62]   --->   Operation 356 'partselect' 'tmp_114' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i7 %tmp_114" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 357 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.82ns)   --->   "%add_ln63_6 = add i13 %mul_ln50_5, i13 %zext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 358 'add' 'add_ln63_6' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i13 %add_ln63_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 359 'zext' 'zext_ln63_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%padded_addr_4 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 360 'getelementptr' 'padded_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.82ns)   --->   "%add_ln63_7 = add i13 %mul_ln50_6, i13 %zext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 361 'add' 'add_ln63_7' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i13 %add_ln63_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 362 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%padded_addr_7 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 363 'getelementptr' 'padded_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.82ns)   --->   "%add_ln63_8 = add i13 %mul_ln52, i13 %zext_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 364 'add' 'add_ln63_8' <Predicate = (!icmp_ln50)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i13 %add_ln63_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 365 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%padded_addr_8 = getelementptr i32 %padded, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 366 'getelementptr' 'padded_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%padded_1_addr_4 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 367 'getelementptr' 'padded_1_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%padded_1_addr_7 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 368 'getelementptr' 'padded_1_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%padded_1_addr_8 = getelementptr i32 %padded_1, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 369 'getelementptr' 'padded_1_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%padded_2_addr_4 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 370 'getelementptr' 'padded_2_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%padded_2_addr_7 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 371 'getelementptr' 'padded_2_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%padded_2_addr_8 = getelementptr i32 %padded_2, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 372 'getelementptr' 'padded_2_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%padded_3_addr_4 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 373 'getelementptr' 'padded_3_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%padded_3_addr_7 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 374 'getelementptr' 'padded_3_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%padded_3_addr_8 = getelementptr i32 %padded_3, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 375 'getelementptr' 'padded_3_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%padded_4_addr_4 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 376 'getelementptr' 'padded_4_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%padded_4_addr_7 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 377 'getelementptr' 'padded_4_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%padded_4_addr_8 = getelementptr i32 %padded_4, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 378 'getelementptr' 'padded_4_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%padded_5_addr_4 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 379 'getelementptr' 'padded_5_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%padded_5_addr_7 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 380 'getelementptr' 'padded_5_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%padded_5_addr_8 = getelementptr i32 %padded_5, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 381 'getelementptr' 'padded_5_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%padded_6_addr_4 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 382 'getelementptr' 'padded_6_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%padded_6_addr_7 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 383 'getelementptr' 'padded_6_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%padded_6_addr_8 = getelementptr i32 %padded_6, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 384 'getelementptr' 'padded_6_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%padded_7_addr_4 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 385 'getelementptr' 'padded_7_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%padded_7_addr_7 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 386 'getelementptr' 'padded_7_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%padded_7_addr_8 = getelementptr i32 %padded_7, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 387 'getelementptr' 'padded_7_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%padded_8_addr_4 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 388 'getelementptr' 'padded_8_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%padded_8_addr_7 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 389 'getelementptr' 'padded_8_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%padded_8_addr_8 = getelementptr i32 %padded_8, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 390 'getelementptr' 'padded_8_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%padded_9_addr_4 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 391 'getelementptr' 'padded_9_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%padded_9_addr_7 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 392 'getelementptr' 'padded_9_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%padded_9_addr_8 = getelementptr i32 %padded_9, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 393 'getelementptr' 'padded_9_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%padded_10_addr_4 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 394 'getelementptr' 'padded_10_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%padded_10_addr_7 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 395 'getelementptr' 'padded_10_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%padded_10_addr_8 = getelementptr i32 %padded_10, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 396 'getelementptr' 'padded_10_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%padded_11_addr_4 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 397 'getelementptr' 'padded_11_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%padded_11_addr_7 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 398 'getelementptr' 'padded_11_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%padded_11_addr_8 = getelementptr i32 %padded_11, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 399 'getelementptr' 'padded_11_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%padded_12_addr_4 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 400 'getelementptr' 'padded_12_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%padded_12_addr_7 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 401 'getelementptr' 'padded_12_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%padded_12_addr_8 = getelementptr i32 %padded_12, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 402 'getelementptr' 'padded_12_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%padded_13_addr_4 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 403 'getelementptr' 'padded_13_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%padded_13_addr_7 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 404 'getelementptr' 'padded_13_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%padded_13_addr_8 = getelementptr i32 %padded_13, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 405 'getelementptr' 'padded_13_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%padded_14_addr_4 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 406 'getelementptr' 'padded_14_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%padded_14_addr_7 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 407 'getelementptr' 'padded_14_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%padded_14_addr_8 = getelementptr i32 %padded_14, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 408 'getelementptr' 'padded_14_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%padded_15_addr_4 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 409 'getelementptr' 'padded_15_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%padded_15_addr_7 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 410 'getelementptr' 'padded_15_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%padded_15_addr_8 = getelementptr i32 %padded_15, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 411 'getelementptr' 'padded_15_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%padded_16_addr_4 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 412 'getelementptr' 'padded_16_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%padded_16_addr_7 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 413 'getelementptr' 'padded_16_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%padded_16_addr_8 = getelementptr i32 %padded_16, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 414 'getelementptr' 'padded_16_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%padded_17_addr_4 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 415 'getelementptr' 'padded_17_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%padded_17_addr_7 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 416 'getelementptr' 'padded_17_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%padded_17_addr_8 = getelementptr i32 %padded_17, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 417 'getelementptr' 'padded_17_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%padded_18_addr_4 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 418 'getelementptr' 'padded_18_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%padded_18_addr_7 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 419 'getelementptr' 'padded_18_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%padded_18_addr_8 = getelementptr i32 %padded_18, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 420 'getelementptr' 'padded_18_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%padded_19_addr_4 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 421 'getelementptr' 'padded_19_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%padded_19_addr_7 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 422 'getelementptr' 'padded_19_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%padded_19_addr_8 = getelementptr i32 %padded_19, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 423 'getelementptr' 'padded_19_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%padded_20_addr_4 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 424 'getelementptr' 'padded_20_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%padded_20_addr_7 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 425 'getelementptr' 'padded_20_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%padded_20_addr_8 = getelementptr i32 %padded_20, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 426 'getelementptr' 'padded_20_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%padded_21_addr_4 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 427 'getelementptr' 'padded_21_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%padded_21_addr_7 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 428 'getelementptr' 'padded_21_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%padded_21_addr_8 = getelementptr i32 %padded_21, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 429 'getelementptr' 'padded_21_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%padded_22_addr_4 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 430 'getelementptr' 'padded_22_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%padded_22_addr_7 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 431 'getelementptr' 'padded_22_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%padded_22_addr_8 = getelementptr i32 %padded_22, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 432 'getelementptr' 'padded_22_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%padded_23_addr_4 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 433 'getelementptr' 'padded_23_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%padded_23_addr_7 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 434 'getelementptr' 'padded_23_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%padded_23_addr_8 = getelementptr i32 %padded_23, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 435 'getelementptr' 'padded_23_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%padded_24_addr_4 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 436 'getelementptr' 'padded_24_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%padded_24_addr_7 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 437 'getelementptr' 'padded_24_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%padded_24_addr_8 = getelementptr i32 %padded_24, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 438 'getelementptr' 'padded_24_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%padded_25_addr_4 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 439 'getelementptr' 'padded_25_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%padded_25_addr_7 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 440 'getelementptr' 'padded_25_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%padded_25_addr_8 = getelementptr i32 %padded_25, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 441 'getelementptr' 'padded_25_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%padded_26_addr_4 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_9" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 442 'getelementptr' 'padded_26_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%padded_26_addr_7 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 443 'getelementptr' 'padded_26_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%padded_26_addr_8 = getelementptr i32 %padded_26, i64 0, i64 %zext_ln63_11" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 444 'getelementptr' 'padded_26_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 445 [2/2] (1.23ns)   --->   "%padded_load_2 = load i13 %padded_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 445 'load' 'padded_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 446 [2/2] (1.23ns)   --->   "%padded_3_load_2 = load i13 %padded_3_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 446 'load' 'padded_3_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 447 [2/2] (1.23ns)   --->   "%padded_6_load_2 = load i13 %padded_6_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 447 'load' 'padded_6_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 448 [2/2] (1.23ns)   --->   "%padded_9_load_2 = load i13 %padded_9_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 448 'load' 'padded_9_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 449 [2/2] (1.23ns)   --->   "%padded_12_load_2 = load i13 %padded_12_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 449 'load' 'padded_12_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 450 [2/2] (1.23ns)   --->   "%padded_15_load_2 = load i13 %padded_15_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 450 'load' 'padded_15_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 451 [2/2] (1.23ns)   --->   "%padded_18_load_2 = load i13 %padded_18_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 451 'load' 'padded_18_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 452 [2/2] (1.23ns)   --->   "%padded_21_load_2 = load i13 %padded_21_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 452 'load' 'padded_21_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 453 [2/2] (1.23ns)   --->   "%padded_24_load_2 = load i13 %padded_24_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 453 'load' 'padded_24_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 454 [2/2] (1.23ns)   --->   "%padded_1_load_2 = load i13 %padded_1_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 454 'load' 'padded_1_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 455 [2/2] (1.23ns)   --->   "%padded_4_load_2 = load i13 %padded_4_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 455 'load' 'padded_4_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 456 [2/2] (1.23ns)   --->   "%padded_7_load_2 = load i13 %padded_7_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 456 'load' 'padded_7_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 457 [2/2] (1.23ns)   --->   "%padded_10_load_2 = load i13 %padded_10_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 457 'load' 'padded_10_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 458 [2/2] (1.23ns)   --->   "%padded_13_load_2 = load i13 %padded_13_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 458 'load' 'padded_13_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 459 [2/2] (1.23ns)   --->   "%padded_16_load_2 = load i13 %padded_16_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 459 'load' 'padded_16_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 460 [2/2] (1.23ns)   --->   "%padded_19_load_2 = load i13 %padded_19_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 460 'load' 'padded_19_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 461 [2/2] (1.23ns)   --->   "%padded_22_load_2 = load i13 %padded_22_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 461 'load' 'padded_22_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 462 [2/2] (1.23ns)   --->   "%padded_25_load_2 = load i13 %padded_25_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 462 'load' 'padded_25_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 463 [2/2] (1.23ns)   --->   "%padded_2_load_2 = load i13 %padded_2_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 463 'load' 'padded_2_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 464 [2/2] (1.23ns)   --->   "%padded_5_load_2 = load i13 %padded_5_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 464 'load' 'padded_5_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 465 [2/2] (1.23ns)   --->   "%padded_8_load_2 = load i13 %padded_8_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 465 'load' 'padded_8_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 466 [2/2] (1.23ns)   --->   "%padded_11_load_2 = load i13 %padded_11_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 466 'load' 'padded_11_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 467 [2/2] (1.23ns)   --->   "%padded_14_load_2 = load i13 %padded_14_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 467 'load' 'padded_14_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 468 [2/2] (1.23ns)   --->   "%padded_17_load_2 = load i13 %padded_17_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 468 'load' 'padded_17_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 469 [2/2] (1.23ns)   --->   "%padded_20_load_2 = load i13 %padded_20_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 469 'load' 'padded_20_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 470 [2/2] (1.23ns)   --->   "%padded_23_load_2 = load i13 %padded_23_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 470 'load' 'padded_23_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 471 [2/2] (1.23ns)   --->   "%padded_26_load_2 = load i13 %padded_26_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 471 'load' 'padded_26_load_2' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 472 [2/2] (1.23ns)   --->   "%padded_load_3 = load i13 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 472 'load' 'padded_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 473 [2/2] (1.23ns)   --->   "%padded_3_load_3 = load i13 %padded_3_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 473 'load' 'padded_3_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 474 [2/2] (1.23ns)   --->   "%padded_6_load_3 = load i13 %padded_6_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 474 'load' 'padded_6_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 475 [2/2] (1.23ns)   --->   "%padded_9_load_3 = load i13 %padded_9_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 475 'load' 'padded_9_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 476 [2/2] (1.23ns)   --->   "%padded_12_load_3 = load i13 %padded_12_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 476 'load' 'padded_12_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 477 [2/2] (1.23ns)   --->   "%padded_15_load_3 = load i13 %padded_15_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 477 'load' 'padded_15_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 478 [2/2] (1.23ns)   --->   "%padded_18_load_3 = load i13 %padded_18_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 478 'load' 'padded_18_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 479 [2/2] (1.23ns)   --->   "%padded_21_load_3 = load i13 %padded_21_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 479 'load' 'padded_21_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 480 [2/2] (1.23ns)   --->   "%padded_24_load_3 = load i13 %padded_24_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 480 'load' 'padded_24_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 481 [2/2] (1.23ns)   --->   "%padded_1_load_3 = load i13 %padded_1_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 481 'load' 'padded_1_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 482 [2/2] (1.23ns)   --->   "%padded_4_load_3 = load i13 %padded_4_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 482 'load' 'padded_4_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 483 [2/2] (1.23ns)   --->   "%padded_7_load_3 = load i13 %padded_7_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 483 'load' 'padded_7_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 484 [2/2] (1.23ns)   --->   "%padded_10_load_3 = load i13 %padded_10_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 484 'load' 'padded_10_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 485 [2/2] (1.23ns)   --->   "%padded_13_load_3 = load i13 %padded_13_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 485 'load' 'padded_13_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 486 [2/2] (1.23ns)   --->   "%padded_16_load_3 = load i13 %padded_16_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 486 'load' 'padded_16_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 487 [2/2] (1.23ns)   --->   "%padded_19_load_3 = load i13 %padded_19_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 487 'load' 'padded_19_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 488 [2/2] (1.23ns)   --->   "%padded_22_load_3 = load i13 %padded_22_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 488 'load' 'padded_22_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 489 [2/2] (1.23ns)   --->   "%padded_25_load_3 = load i13 %padded_25_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 489 'load' 'padded_25_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 490 [2/2] (1.23ns)   --->   "%padded_2_load_3 = load i13 %padded_2_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 490 'load' 'padded_2_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 491 [2/2] (1.23ns)   --->   "%padded_5_load_3 = load i13 %padded_5_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 491 'load' 'padded_5_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 492 [2/2] (1.23ns)   --->   "%padded_8_load_3 = load i13 %padded_8_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 492 'load' 'padded_8_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 493 [2/2] (1.23ns)   --->   "%padded_11_load_3 = load i13 %padded_11_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 493 'load' 'padded_11_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 494 [2/2] (1.23ns)   --->   "%padded_14_load_3 = load i13 %padded_14_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 494 'load' 'padded_14_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 495 [2/2] (1.23ns)   --->   "%padded_17_load_3 = load i13 %padded_17_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 495 'load' 'padded_17_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 496 [2/2] (1.23ns)   --->   "%padded_20_load_3 = load i13 %padded_20_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 496 'load' 'padded_20_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 497 [2/2] (1.23ns)   --->   "%padded_23_load_3 = load i13 %padded_23_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 497 'load' 'padded_23_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 498 [2/2] (1.23ns)   --->   "%padded_26_load_3 = load i13 %padded_26_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 498 'load' 'padded_26_load_3' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 499 [2/2] (1.23ns)   --->   "%padded_load_4 = load i13 %padded_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 499 'load' 'padded_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 500 [2/2] (1.23ns)   --->   "%padded_3_load_4 = load i13 %padded_3_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 500 'load' 'padded_3_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 501 [2/2] (1.23ns)   --->   "%padded_6_load_4 = load i13 %padded_6_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 501 'load' 'padded_6_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 502 [2/2] (1.23ns)   --->   "%padded_9_load_4 = load i13 %padded_9_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 502 'load' 'padded_9_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 503 [2/2] (1.23ns)   --->   "%padded_12_load_4 = load i13 %padded_12_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 503 'load' 'padded_12_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 504 [2/2] (1.23ns)   --->   "%padded_15_load_4 = load i13 %padded_15_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 504 'load' 'padded_15_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 505 [2/2] (1.23ns)   --->   "%padded_18_load_4 = load i13 %padded_18_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 505 'load' 'padded_18_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 506 [2/2] (1.23ns)   --->   "%padded_21_load_4 = load i13 %padded_21_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 506 'load' 'padded_21_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 507 [2/2] (1.23ns)   --->   "%padded_24_load_4 = load i13 %padded_24_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 507 'load' 'padded_24_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 508 [2/2] (1.23ns)   --->   "%padded_1_load_4 = load i13 %padded_1_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 508 'load' 'padded_1_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 509 [2/2] (1.23ns)   --->   "%padded_4_load_4 = load i13 %padded_4_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 509 'load' 'padded_4_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 510 [2/2] (1.23ns)   --->   "%padded_7_load_4 = load i13 %padded_7_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 510 'load' 'padded_7_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 511 [2/2] (1.23ns)   --->   "%padded_10_load_4 = load i13 %padded_10_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 511 'load' 'padded_10_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 512 [2/2] (1.23ns)   --->   "%padded_13_load_4 = load i13 %padded_13_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 512 'load' 'padded_13_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 513 [2/2] (1.23ns)   --->   "%padded_16_load_4 = load i13 %padded_16_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 513 'load' 'padded_16_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 514 [2/2] (1.23ns)   --->   "%padded_19_load_4 = load i13 %padded_19_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 514 'load' 'padded_19_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 515 [2/2] (1.23ns)   --->   "%padded_22_load_4 = load i13 %padded_22_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 515 'load' 'padded_22_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 516 [2/2] (1.23ns)   --->   "%padded_25_load_4 = load i13 %padded_25_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 516 'load' 'padded_25_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 517 [2/2] (1.23ns)   --->   "%padded_2_load_4 = load i13 %padded_2_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 517 'load' 'padded_2_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 518 [2/2] (1.23ns)   --->   "%padded_5_load_4 = load i13 %padded_5_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 518 'load' 'padded_5_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 519 [2/2] (1.23ns)   --->   "%padded_8_load_4 = load i13 %padded_8_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 519 'load' 'padded_8_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 520 [2/2] (1.23ns)   --->   "%padded_11_load_4 = load i13 %padded_11_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 520 'load' 'padded_11_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 521 [2/2] (1.23ns)   --->   "%padded_14_load_4 = load i13 %padded_14_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 521 'load' 'padded_14_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 522 [2/2] (1.23ns)   --->   "%padded_17_load_4 = load i13 %padded_17_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 522 'load' 'padded_17_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 523 [2/2] (1.23ns)   --->   "%padded_20_load_4 = load i13 %padded_20_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 523 'load' 'padded_20_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 524 [2/2] (1.23ns)   --->   "%padded_23_load_4 = load i13 %padded_23_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 524 'load' 'padded_23_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 525 [2/2] (1.23ns)   --->   "%padded_26_load_4 = load i13 %padded_26_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 525 'load' 'padded_26_load_4' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 526 [2/2] (1.23ns)   --->   "%padded_load_5 = load i13 %padded_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 526 'load' 'padded_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 527 [2/2] (1.23ns)   --->   "%padded_3_load_5 = load i13 %padded_3_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 527 'load' 'padded_3_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 528 [2/2] (1.23ns)   --->   "%padded_6_load_5 = load i13 %padded_6_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 528 'load' 'padded_6_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 529 [2/2] (1.23ns)   --->   "%padded_9_load_5 = load i13 %padded_9_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 529 'load' 'padded_9_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 530 [2/2] (1.23ns)   --->   "%padded_12_load_5 = load i13 %padded_12_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 530 'load' 'padded_12_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 531 [2/2] (1.23ns)   --->   "%padded_15_load_5 = load i13 %padded_15_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 531 'load' 'padded_15_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 532 [2/2] (1.23ns)   --->   "%padded_18_load_5 = load i13 %padded_18_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 532 'load' 'padded_18_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 533 [2/2] (1.23ns)   --->   "%padded_21_load_5 = load i13 %padded_21_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 533 'load' 'padded_21_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 534 [2/2] (1.23ns)   --->   "%padded_24_load_5 = load i13 %padded_24_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 534 'load' 'padded_24_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 535 [2/2] (1.23ns)   --->   "%padded_1_load_5 = load i13 %padded_1_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 535 'load' 'padded_1_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 536 [2/2] (1.23ns)   --->   "%padded_4_load_5 = load i13 %padded_4_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 536 'load' 'padded_4_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 537 [2/2] (1.23ns)   --->   "%padded_7_load_5 = load i13 %padded_7_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 537 'load' 'padded_7_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 538 [2/2] (1.23ns)   --->   "%padded_10_load_5 = load i13 %padded_10_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 538 'load' 'padded_10_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 539 [2/2] (1.23ns)   --->   "%padded_13_load_5 = load i13 %padded_13_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 539 'load' 'padded_13_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 540 [2/2] (1.23ns)   --->   "%padded_16_load_5 = load i13 %padded_16_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 540 'load' 'padded_16_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 541 [2/2] (1.23ns)   --->   "%padded_19_load_5 = load i13 %padded_19_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 541 'load' 'padded_19_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 542 [2/2] (1.23ns)   --->   "%padded_22_load_5 = load i13 %padded_22_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 542 'load' 'padded_22_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 543 [2/2] (1.23ns)   --->   "%padded_25_load_5 = load i13 %padded_25_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 543 'load' 'padded_25_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 544 [2/2] (1.23ns)   --->   "%padded_2_load_5 = load i13 %padded_2_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 544 'load' 'padded_2_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 545 [2/2] (1.23ns)   --->   "%padded_5_load_5 = load i13 %padded_5_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 545 'load' 'padded_5_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 546 [2/2] (1.23ns)   --->   "%padded_8_load_5 = load i13 %padded_8_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 546 'load' 'padded_8_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 547 [2/2] (1.23ns)   --->   "%padded_11_load_5 = load i13 %padded_11_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 547 'load' 'padded_11_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 548 [2/2] (1.23ns)   --->   "%padded_14_load_5 = load i13 %padded_14_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 548 'load' 'padded_14_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 549 [2/2] (1.23ns)   --->   "%padded_17_load_5 = load i13 %padded_17_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 549 'load' 'padded_17_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 550 [2/2] (1.23ns)   --->   "%padded_20_load_5 = load i13 %padded_20_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 550 'load' 'padded_20_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 551 [2/2] (1.23ns)   --->   "%padded_23_load_5 = load i13 %padded_23_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 551 'load' 'padded_23_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 552 [2/2] (1.23ns)   --->   "%padded_26_load_5 = load i13 %padded_26_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 552 'load' 'padded_26_load_5' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 553 [2/2] (1.23ns)   --->   "%padded_load_6 = load i13 %padded_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 553 'load' 'padded_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 554 [2/2] (1.23ns)   --->   "%padded_3_load_6 = load i13 %padded_3_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 554 'load' 'padded_3_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 555 [2/2] (1.23ns)   --->   "%padded_6_load_6 = load i13 %padded_6_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 555 'load' 'padded_6_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 556 [2/2] (1.23ns)   --->   "%padded_9_load_6 = load i13 %padded_9_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 556 'load' 'padded_9_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 557 [2/2] (1.23ns)   --->   "%padded_12_load_6 = load i13 %padded_12_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 557 'load' 'padded_12_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 558 [2/2] (1.23ns)   --->   "%padded_15_load_6 = load i13 %padded_15_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 558 'load' 'padded_15_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 559 [2/2] (1.23ns)   --->   "%padded_18_load_6 = load i13 %padded_18_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 559 'load' 'padded_18_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 560 [2/2] (1.23ns)   --->   "%padded_21_load_6 = load i13 %padded_21_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 560 'load' 'padded_21_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 561 [2/2] (1.23ns)   --->   "%padded_24_load_6 = load i13 %padded_24_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 561 'load' 'padded_24_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 562 [2/2] (1.23ns)   --->   "%padded_1_load_6 = load i13 %padded_1_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 562 'load' 'padded_1_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 563 [2/2] (1.23ns)   --->   "%padded_4_load_6 = load i13 %padded_4_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 563 'load' 'padded_4_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 564 [2/2] (1.23ns)   --->   "%padded_7_load_6 = load i13 %padded_7_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 564 'load' 'padded_7_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 565 [2/2] (1.23ns)   --->   "%padded_10_load_6 = load i13 %padded_10_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 565 'load' 'padded_10_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 566 [2/2] (1.23ns)   --->   "%padded_13_load_6 = load i13 %padded_13_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 566 'load' 'padded_13_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 567 [2/2] (1.23ns)   --->   "%padded_16_load_6 = load i13 %padded_16_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 567 'load' 'padded_16_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 568 [2/2] (1.23ns)   --->   "%padded_19_load_6 = load i13 %padded_19_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 568 'load' 'padded_19_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 569 [2/2] (1.23ns)   --->   "%padded_22_load_6 = load i13 %padded_22_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 569 'load' 'padded_22_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 570 [2/2] (1.23ns)   --->   "%padded_25_load_6 = load i13 %padded_25_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 570 'load' 'padded_25_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 571 [2/2] (1.23ns)   --->   "%padded_2_load_6 = load i13 %padded_2_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 571 'load' 'padded_2_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 572 [2/2] (1.23ns)   --->   "%padded_5_load_6 = load i13 %padded_5_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 572 'load' 'padded_5_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 573 [2/2] (1.23ns)   --->   "%padded_8_load_6 = load i13 %padded_8_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 573 'load' 'padded_8_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 574 [2/2] (1.23ns)   --->   "%padded_11_load_6 = load i13 %padded_11_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 574 'load' 'padded_11_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 575 [2/2] (1.23ns)   --->   "%padded_14_load_6 = load i13 %padded_14_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 575 'load' 'padded_14_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 576 [2/2] (1.23ns)   --->   "%padded_17_load_6 = load i13 %padded_17_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 576 'load' 'padded_17_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 577 [2/2] (1.23ns)   --->   "%padded_20_load_6 = load i13 %padded_20_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 577 'load' 'padded_20_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 578 [2/2] (1.23ns)   --->   "%padded_23_load_6 = load i13 %padded_23_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 578 'load' 'padded_23_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 579 [2/2] (1.23ns)   --->   "%padded_26_load_6 = load i13 %padded_26_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 579 'load' 'padded_26_load_6' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 580 [2/2] (1.23ns)   --->   "%padded_load_7 = load i13 %padded_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 580 'load' 'padded_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 581 [2/2] (1.23ns)   --->   "%padded_3_load_7 = load i13 %padded_3_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 581 'load' 'padded_3_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 582 [2/2] (1.23ns)   --->   "%padded_6_load_7 = load i13 %padded_6_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 582 'load' 'padded_6_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 583 [2/2] (1.23ns)   --->   "%padded_9_load_7 = load i13 %padded_9_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 583 'load' 'padded_9_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 584 [2/2] (1.23ns)   --->   "%padded_12_load_7 = load i13 %padded_12_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 584 'load' 'padded_12_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 585 [2/2] (1.23ns)   --->   "%padded_15_load_7 = load i13 %padded_15_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 585 'load' 'padded_15_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 586 [2/2] (1.23ns)   --->   "%padded_18_load_7 = load i13 %padded_18_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 586 'load' 'padded_18_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 587 [2/2] (1.23ns)   --->   "%padded_21_load_7 = load i13 %padded_21_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 587 'load' 'padded_21_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 588 [2/2] (1.23ns)   --->   "%padded_24_load_7 = load i13 %padded_24_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 588 'load' 'padded_24_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 589 [2/2] (1.23ns)   --->   "%padded_1_load_7 = load i13 %padded_1_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 589 'load' 'padded_1_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 590 [2/2] (1.23ns)   --->   "%padded_4_load_7 = load i13 %padded_4_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 590 'load' 'padded_4_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 591 [2/2] (1.23ns)   --->   "%padded_7_load_7 = load i13 %padded_7_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 591 'load' 'padded_7_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 592 [2/2] (1.23ns)   --->   "%padded_10_load_7 = load i13 %padded_10_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 592 'load' 'padded_10_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 593 [2/2] (1.23ns)   --->   "%padded_13_load_7 = load i13 %padded_13_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 593 'load' 'padded_13_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 594 [2/2] (1.23ns)   --->   "%padded_16_load_7 = load i13 %padded_16_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 594 'load' 'padded_16_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 595 [2/2] (1.23ns)   --->   "%padded_19_load_7 = load i13 %padded_19_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 595 'load' 'padded_19_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 596 [2/2] (1.23ns)   --->   "%padded_22_load_7 = load i13 %padded_22_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 596 'load' 'padded_22_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 597 [2/2] (1.23ns)   --->   "%padded_25_load_7 = load i13 %padded_25_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 597 'load' 'padded_25_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 598 [2/2] (1.23ns)   --->   "%padded_2_load_7 = load i13 %padded_2_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 598 'load' 'padded_2_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 599 [2/2] (1.23ns)   --->   "%padded_5_load_7 = load i13 %padded_5_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 599 'load' 'padded_5_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 600 [2/2] (1.23ns)   --->   "%padded_8_load_7 = load i13 %padded_8_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 600 'load' 'padded_8_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 601 [2/2] (1.23ns)   --->   "%padded_11_load_7 = load i13 %padded_11_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 601 'load' 'padded_11_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 602 [2/2] (1.23ns)   --->   "%padded_14_load_7 = load i13 %padded_14_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 602 'load' 'padded_14_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 603 [2/2] (1.23ns)   --->   "%padded_17_load_7 = load i13 %padded_17_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 603 'load' 'padded_17_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 604 [2/2] (1.23ns)   --->   "%padded_20_load_7 = load i13 %padded_20_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 604 'load' 'padded_20_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 605 [2/2] (1.23ns)   --->   "%padded_23_load_7 = load i13 %padded_23_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 605 'load' 'padded_23_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 606 [2/2] (1.23ns)   --->   "%padded_26_load_7 = load i13 %padded_26_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 606 'load' 'padded_26_load_7' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 607 [2/2] (1.23ns)   --->   "%padded_load_8 = load i13 %padded_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 607 'load' 'padded_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 608 [2/2] (1.23ns)   --->   "%padded_3_load_8 = load i13 %padded_3_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 608 'load' 'padded_3_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 609 [2/2] (1.23ns)   --->   "%padded_6_load_8 = load i13 %padded_6_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 609 'load' 'padded_6_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 610 [2/2] (1.23ns)   --->   "%padded_9_load_8 = load i13 %padded_9_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 610 'load' 'padded_9_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 611 [2/2] (1.23ns)   --->   "%padded_12_load_8 = load i13 %padded_12_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 611 'load' 'padded_12_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 612 [2/2] (1.23ns)   --->   "%padded_15_load_8 = load i13 %padded_15_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 612 'load' 'padded_15_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 613 [2/2] (1.23ns)   --->   "%padded_18_load_8 = load i13 %padded_18_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 613 'load' 'padded_18_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 614 [2/2] (1.23ns)   --->   "%padded_21_load_8 = load i13 %padded_21_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 614 'load' 'padded_21_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 615 [2/2] (1.23ns)   --->   "%padded_24_load_8 = load i13 %padded_24_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 615 'load' 'padded_24_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 616 [2/2] (1.23ns)   --->   "%padded_1_load_8 = load i13 %padded_1_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 616 'load' 'padded_1_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 617 [2/2] (1.23ns)   --->   "%padded_4_load_8 = load i13 %padded_4_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 617 'load' 'padded_4_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 618 [2/2] (1.23ns)   --->   "%padded_7_load_8 = load i13 %padded_7_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 618 'load' 'padded_7_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 619 [2/2] (1.23ns)   --->   "%padded_10_load_8 = load i13 %padded_10_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 619 'load' 'padded_10_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 620 [2/2] (1.23ns)   --->   "%padded_13_load_8 = load i13 %padded_13_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 620 'load' 'padded_13_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 621 [2/2] (1.23ns)   --->   "%padded_16_load_8 = load i13 %padded_16_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 621 'load' 'padded_16_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 622 [2/2] (1.23ns)   --->   "%padded_19_load_8 = load i13 %padded_19_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 622 'load' 'padded_19_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 623 [2/2] (1.23ns)   --->   "%padded_22_load_8 = load i13 %padded_22_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 623 'load' 'padded_22_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 624 [2/2] (1.23ns)   --->   "%padded_25_load_8 = load i13 %padded_25_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 624 'load' 'padded_25_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 625 [2/2] (1.23ns)   --->   "%padded_2_load_8 = load i13 %padded_2_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 625 'load' 'padded_2_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 626 [2/2] (1.23ns)   --->   "%padded_5_load_8 = load i13 %padded_5_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 626 'load' 'padded_5_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 627 [2/2] (1.23ns)   --->   "%padded_8_load_8 = load i13 %padded_8_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 627 'load' 'padded_8_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 628 [2/2] (1.23ns)   --->   "%padded_11_load_8 = load i13 %padded_11_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 628 'load' 'padded_11_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 629 [2/2] (1.23ns)   --->   "%padded_14_load_8 = load i13 %padded_14_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 629 'load' 'padded_14_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 630 [2/2] (1.23ns)   --->   "%padded_17_load_8 = load i13 %padded_17_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 630 'load' 'padded_17_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 631 [2/2] (1.23ns)   --->   "%padded_20_load_8 = load i13 %padded_20_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 631 'load' 'padded_20_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 632 [2/2] (1.23ns)   --->   "%padded_23_load_8 = load i13 %padded_23_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 632 'load' 'padded_23_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 633 [2/2] (1.23ns)   --->   "%padded_26_load_8 = load i13 %padded_26_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 633 'load' 'padded_26_load_8' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_1 : Operation 634 [1/1] (0.77ns)   --->   "%add_ln51 = add i7 %select_ln50, i7 1" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 634 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.42ns)   --->   "%store_ln51 = store i14 %add_ln50_2, i14 %indvar_flatten63" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 635 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 636 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 %select_ln50_1, i7 %oh" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 636 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 637 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %ow" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 637 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc81.21411.2" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 638 'br' 'br_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 639 [2/3] (0.99ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln50_4 = mul i11 %zext_ln50_1, i11 38" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 639 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 640 [10/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 640 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [10/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 641 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/2] (1.23ns)   --->   "%padded_load = load i13 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 642 'load' 'padded_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 643 [1/2] (1.23ns)   --->   "%padded_3_load = load i13 %padded_3_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 643 'load' 'padded_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 644 [1/2] (1.23ns)   --->   "%padded_6_load = load i13 %padded_6_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 644 'load' 'padded_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 645 [1/2] (1.23ns)   --->   "%padded_9_load = load i13 %padded_9_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 645 'load' 'padded_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 646 [1/2] (1.23ns)   --->   "%padded_12_load = load i13 %padded_12_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 646 'load' 'padded_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 647 [1/2] (1.23ns)   --->   "%padded_15_load = load i13 %padded_15_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 647 'load' 'padded_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 648 [1/2] (1.23ns)   --->   "%padded_18_load = load i13 %padded_18_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 648 'load' 'padded_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 649 [1/2] (1.23ns)   --->   "%padded_21_load = load i13 %padded_21_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 649 'load' 'padded_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 650 [1/2] (1.23ns)   --->   "%padded_24_load = load i13 %padded_24_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 650 'load' 'padded_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 651 [1/2] (1.23ns)   --->   "%padded_1_load = load i13 %padded_1_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 651 'load' 'padded_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 652 [1/2] (1.23ns)   --->   "%padded_4_load = load i13 %padded_4_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 652 'load' 'padded_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 653 [1/2] (1.23ns)   --->   "%padded_7_load = load i13 %padded_7_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 653 'load' 'padded_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 654 [1/2] (1.23ns)   --->   "%padded_10_load = load i13 %padded_10_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 654 'load' 'padded_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 655 [1/2] (1.23ns)   --->   "%padded_13_load = load i13 %padded_13_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 655 'load' 'padded_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 656 [1/2] (1.23ns)   --->   "%padded_16_load = load i13 %padded_16_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 656 'load' 'padded_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 657 [1/2] (1.23ns)   --->   "%padded_19_load = load i13 %padded_19_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 657 'load' 'padded_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 658 [1/2] (1.23ns)   --->   "%padded_22_load = load i13 %padded_22_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 658 'load' 'padded_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 659 [1/2] (1.23ns)   --->   "%padded_25_load = load i13 %padded_25_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 659 'load' 'padded_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 660 [1/2] (1.23ns)   --->   "%padded_2_load = load i13 %padded_2_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 660 'load' 'padded_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 661 [1/2] (1.23ns)   --->   "%padded_5_load = load i13 %padded_5_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 661 'load' 'padded_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 662 [1/2] (1.23ns)   --->   "%padded_8_load = load i13 %padded_8_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 662 'load' 'padded_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 663 [1/2] (1.23ns)   --->   "%padded_11_load = load i13 %padded_11_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 663 'load' 'padded_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 664 [1/2] (1.23ns)   --->   "%padded_14_load = load i13 %padded_14_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 664 'load' 'padded_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 665 [1/2] (1.23ns)   --->   "%padded_17_load = load i13 %padded_17_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 665 'load' 'padded_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 666 [1/2] (1.23ns)   --->   "%padded_20_load = load i13 %padded_20_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 666 'load' 'padded_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 667 [1/2] (1.23ns)   --->   "%padded_23_load = load i13 %padded_23_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 667 'load' 'padded_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 668 [1/2] (1.23ns)   --->   "%padded_26_load = load i13 %padded_26_addr" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 668 'load' 'padded_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 669 [1/2] (1.23ns)   --->   "%padded_load_1 = load i13 %padded_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 669 'load' 'padded_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 670 [1/2] (1.23ns)   --->   "%padded_3_load_1 = load i13 %padded_3_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 670 'load' 'padded_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 671 [1/2] (1.23ns)   --->   "%padded_6_load_1 = load i13 %padded_6_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 671 'load' 'padded_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 672 [1/2] (1.23ns)   --->   "%padded_9_load_1 = load i13 %padded_9_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 672 'load' 'padded_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 673 [1/2] (1.23ns)   --->   "%padded_12_load_1 = load i13 %padded_12_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 673 'load' 'padded_12_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 674 [1/2] (1.23ns)   --->   "%padded_15_load_1 = load i13 %padded_15_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 674 'load' 'padded_15_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 675 [1/2] (1.23ns)   --->   "%padded_18_load_1 = load i13 %padded_18_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 675 'load' 'padded_18_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 676 [1/2] (1.23ns)   --->   "%padded_21_load_1 = load i13 %padded_21_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 676 'load' 'padded_21_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 677 [1/2] (1.23ns)   --->   "%padded_24_load_1 = load i13 %padded_24_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 677 'load' 'padded_24_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 678 [1/2] (1.23ns)   --->   "%padded_1_load_1 = load i13 %padded_1_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 678 'load' 'padded_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 679 [1/2] (1.23ns)   --->   "%padded_4_load_1 = load i13 %padded_4_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 679 'load' 'padded_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 680 [1/2] (1.23ns)   --->   "%padded_7_load_1 = load i13 %padded_7_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 680 'load' 'padded_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 681 [1/2] (1.23ns)   --->   "%padded_10_load_1 = load i13 %padded_10_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 681 'load' 'padded_10_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 682 [1/2] (1.23ns)   --->   "%padded_13_load_1 = load i13 %padded_13_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 682 'load' 'padded_13_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 683 [1/2] (1.23ns)   --->   "%padded_16_load_1 = load i13 %padded_16_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 683 'load' 'padded_16_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 684 [1/2] (1.23ns)   --->   "%padded_19_load_1 = load i13 %padded_19_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 684 'load' 'padded_19_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 685 [1/2] (1.23ns)   --->   "%padded_22_load_1 = load i13 %padded_22_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 685 'load' 'padded_22_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 686 [1/2] (1.23ns)   --->   "%padded_25_load_1 = load i13 %padded_25_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 686 'load' 'padded_25_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 687 [1/2] (1.23ns)   --->   "%padded_2_load_1 = load i13 %padded_2_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 687 'load' 'padded_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 688 [1/2] (1.23ns)   --->   "%padded_5_load_1 = load i13 %padded_5_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 688 'load' 'padded_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 689 [1/2] (1.23ns)   --->   "%padded_8_load_1 = load i13 %padded_8_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 689 'load' 'padded_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 690 [1/2] (1.23ns)   --->   "%padded_11_load_1 = load i13 %padded_11_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 690 'load' 'padded_11_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 691 [1/2] (1.23ns)   --->   "%padded_14_load_1 = load i13 %padded_14_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 691 'load' 'padded_14_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 692 [1/2] (1.23ns)   --->   "%padded_17_load_1 = load i13 %padded_17_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 692 'load' 'padded_17_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 693 [1/2] (1.23ns)   --->   "%padded_20_load_1 = load i13 %padded_20_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 693 'load' 'padded_20_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 694 [1/2] (1.23ns)   --->   "%padded_23_load_1 = load i13 %padded_23_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 694 'load' 'padded_23_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 695 [1/2] (1.23ns)   --->   "%padded_26_load_1 = load i13 %padded_26_addr_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 695 'load' 'padded_26_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 696 [1/2] (1.23ns)   --->   "%padded_load_2 = load i13 %padded_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 696 'load' 'padded_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 697 [1/2] (1.23ns)   --->   "%padded_3_load_2 = load i13 %padded_3_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 697 'load' 'padded_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 698 [1/2] (1.23ns)   --->   "%padded_6_load_2 = load i13 %padded_6_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 698 'load' 'padded_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 699 [1/2] (1.23ns)   --->   "%padded_9_load_2 = load i13 %padded_9_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 699 'load' 'padded_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 700 [1/2] (1.23ns)   --->   "%padded_12_load_2 = load i13 %padded_12_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 700 'load' 'padded_12_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 701 [1/2] (1.23ns)   --->   "%padded_15_load_2 = load i13 %padded_15_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 701 'load' 'padded_15_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 702 [1/2] (1.23ns)   --->   "%padded_18_load_2 = load i13 %padded_18_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 702 'load' 'padded_18_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 703 [1/2] (1.23ns)   --->   "%padded_21_load_2 = load i13 %padded_21_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 703 'load' 'padded_21_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 704 [1/2] (1.23ns)   --->   "%padded_24_load_2 = load i13 %padded_24_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 704 'load' 'padded_24_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 705 [1/2] (1.23ns)   --->   "%padded_1_load_2 = load i13 %padded_1_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 705 'load' 'padded_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 706 [1/2] (1.23ns)   --->   "%padded_4_load_2 = load i13 %padded_4_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 706 'load' 'padded_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 707 [1/2] (1.23ns)   --->   "%padded_7_load_2 = load i13 %padded_7_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 707 'load' 'padded_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 708 [1/2] (1.23ns)   --->   "%padded_10_load_2 = load i13 %padded_10_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 708 'load' 'padded_10_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 709 [1/2] (1.23ns)   --->   "%padded_13_load_2 = load i13 %padded_13_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 709 'load' 'padded_13_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 710 [1/2] (1.23ns)   --->   "%padded_16_load_2 = load i13 %padded_16_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 710 'load' 'padded_16_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 711 [1/2] (1.23ns)   --->   "%padded_19_load_2 = load i13 %padded_19_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 711 'load' 'padded_19_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 712 [1/2] (1.23ns)   --->   "%padded_22_load_2 = load i13 %padded_22_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 712 'load' 'padded_22_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 713 [1/2] (1.23ns)   --->   "%padded_25_load_2 = load i13 %padded_25_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 713 'load' 'padded_25_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 714 [1/2] (1.23ns)   --->   "%padded_2_load_2 = load i13 %padded_2_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 714 'load' 'padded_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 715 [1/2] (1.23ns)   --->   "%padded_5_load_2 = load i13 %padded_5_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 715 'load' 'padded_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 716 [1/2] (1.23ns)   --->   "%padded_8_load_2 = load i13 %padded_8_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 716 'load' 'padded_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 717 [1/2] (1.23ns)   --->   "%padded_11_load_2 = load i13 %padded_11_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 717 'load' 'padded_11_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 718 [1/2] (1.23ns)   --->   "%padded_14_load_2 = load i13 %padded_14_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 718 'load' 'padded_14_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 719 [1/2] (1.23ns)   --->   "%padded_17_load_2 = load i13 %padded_17_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 719 'load' 'padded_17_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 720 [1/2] (1.23ns)   --->   "%padded_20_load_2 = load i13 %padded_20_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 720 'load' 'padded_20_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 721 [1/2] (1.23ns)   --->   "%padded_23_load_2 = load i13 %padded_23_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 721 'load' 'padded_23_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 722 [1/2] (1.23ns)   --->   "%padded_26_load_2 = load i13 %padded_26_addr_4" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 722 'load' 'padded_26_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 723 [1/2] (1.23ns)   --->   "%padded_load_3 = load i13 %padded_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 723 'load' 'padded_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 724 [1/2] (1.23ns)   --->   "%padded_3_load_3 = load i13 %padded_3_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 724 'load' 'padded_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 725 [1/2] (1.23ns)   --->   "%padded_6_load_3 = load i13 %padded_6_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 725 'load' 'padded_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 726 [1/2] (1.23ns)   --->   "%padded_9_load_3 = load i13 %padded_9_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 726 'load' 'padded_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 727 [1/2] (1.23ns)   --->   "%padded_12_load_3 = load i13 %padded_12_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 727 'load' 'padded_12_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 728 [1/2] (1.23ns)   --->   "%padded_15_load_3 = load i13 %padded_15_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 728 'load' 'padded_15_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 729 [1/2] (1.23ns)   --->   "%padded_18_load_3 = load i13 %padded_18_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 729 'load' 'padded_18_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 730 [1/2] (1.23ns)   --->   "%padded_21_load_3 = load i13 %padded_21_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 730 'load' 'padded_21_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 731 [1/2] (1.23ns)   --->   "%padded_24_load_3 = load i13 %padded_24_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 731 'load' 'padded_24_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 732 [1/2] (1.23ns)   --->   "%padded_1_load_3 = load i13 %padded_1_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 732 'load' 'padded_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 733 [1/2] (1.23ns)   --->   "%padded_4_load_3 = load i13 %padded_4_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 733 'load' 'padded_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 734 [1/2] (1.23ns)   --->   "%padded_7_load_3 = load i13 %padded_7_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 734 'load' 'padded_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 735 [1/2] (1.23ns)   --->   "%padded_10_load_3 = load i13 %padded_10_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 735 'load' 'padded_10_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 736 [1/2] (1.23ns)   --->   "%padded_13_load_3 = load i13 %padded_13_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 736 'load' 'padded_13_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 737 [1/2] (1.23ns)   --->   "%padded_16_load_3 = load i13 %padded_16_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 737 'load' 'padded_16_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 738 [1/2] (1.23ns)   --->   "%padded_19_load_3 = load i13 %padded_19_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 738 'load' 'padded_19_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 739 [1/2] (1.23ns)   --->   "%padded_22_load_3 = load i13 %padded_22_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 739 'load' 'padded_22_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 740 [1/2] (1.23ns)   --->   "%padded_25_load_3 = load i13 %padded_25_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 740 'load' 'padded_25_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 741 [1/2] (1.23ns)   --->   "%padded_2_load_3 = load i13 %padded_2_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 741 'load' 'padded_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 742 [1/2] (1.23ns)   --->   "%padded_5_load_3 = load i13 %padded_5_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 742 'load' 'padded_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 743 [1/2] (1.23ns)   --->   "%padded_8_load_3 = load i13 %padded_8_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 743 'load' 'padded_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 744 [1/2] (1.23ns)   --->   "%padded_11_load_3 = load i13 %padded_11_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 744 'load' 'padded_11_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 745 [1/2] (1.23ns)   --->   "%padded_14_load_3 = load i13 %padded_14_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 745 'load' 'padded_14_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 746 [1/2] (1.23ns)   --->   "%padded_17_load_3 = load i13 %padded_17_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 746 'load' 'padded_17_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 747 [1/2] (1.23ns)   --->   "%padded_20_load_3 = load i13 %padded_20_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 747 'load' 'padded_20_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 748 [1/2] (1.23ns)   --->   "%padded_23_load_3 = load i13 %padded_23_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 748 'load' 'padded_23_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 749 [1/2] (1.23ns)   --->   "%padded_26_load_3 = load i13 %padded_26_addr_1" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 749 'load' 'padded_26_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 750 [1/2] (1.23ns)   --->   "%padded_load_4 = load i13 %padded_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 750 'load' 'padded_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 751 [1/2] (1.23ns)   --->   "%padded_3_load_4 = load i13 %padded_3_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 751 'load' 'padded_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 752 [1/2] (1.23ns)   --->   "%padded_6_load_4 = load i13 %padded_6_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 752 'load' 'padded_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 753 [1/2] (1.23ns)   --->   "%padded_9_load_4 = load i13 %padded_9_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 753 'load' 'padded_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 754 [1/2] (1.23ns)   --->   "%padded_12_load_4 = load i13 %padded_12_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 754 'load' 'padded_12_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 755 [1/2] (1.23ns)   --->   "%padded_15_load_4 = load i13 %padded_15_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 755 'load' 'padded_15_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 756 [1/2] (1.23ns)   --->   "%padded_18_load_4 = load i13 %padded_18_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 756 'load' 'padded_18_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 757 [1/2] (1.23ns)   --->   "%padded_21_load_4 = load i13 %padded_21_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 757 'load' 'padded_21_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 758 [1/2] (1.23ns)   --->   "%padded_24_load_4 = load i13 %padded_24_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 758 'load' 'padded_24_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 759 [1/2] (1.23ns)   --->   "%padded_1_load_4 = load i13 %padded_1_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 759 'load' 'padded_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 760 [1/2] (1.23ns)   --->   "%padded_4_load_4 = load i13 %padded_4_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 760 'load' 'padded_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 761 [1/2] (1.23ns)   --->   "%padded_7_load_4 = load i13 %padded_7_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 761 'load' 'padded_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 762 [1/2] (1.23ns)   --->   "%padded_10_load_4 = load i13 %padded_10_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 762 'load' 'padded_10_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 763 [1/2] (1.23ns)   --->   "%padded_13_load_4 = load i13 %padded_13_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 763 'load' 'padded_13_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 764 [1/2] (1.23ns)   --->   "%padded_16_load_4 = load i13 %padded_16_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 764 'load' 'padded_16_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 765 [1/2] (1.23ns)   --->   "%padded_19_load_4 = load i13 %padded_19_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 765 'load' 'padded_19_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 766 [1/2] (1.23ns)   --->   "%padded_22_load_4 = load i13 %padded_22_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 766 'load' 'padded_22_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 767 [1/2] (1.23ns)   --->   "%padded_25_load_4 = load i13 %padded_25_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 767 'load' 'padded_25_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 768 [1/2] (1.23ns)   --->   "%padded_2_load_4 = load i13 %padded_2_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 768 'load' 'padded_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 769 [1/2] (1.23ns)   --->   "%padded_5_load_4 = load i13 %padded_5_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 769 'load' 'padded_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 770 [1/2] (1.23ns)   --->   "%padded_8_load_4 = load i13 %padded_8_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 770 'load' 'padded_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 771 [1/2] (1.23ns)   --->   "%padded_11_load_4 = load i13 %padded_11_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 771 'load' 'padded_11_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 772 [1/2] (1.23ns)   --->   "%padded_14_load_4 = load i13 %padded_14_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 772 'load' 'padded_14_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 773 [1/2] (1.23ns)   --->   "%padded_17_load_4 = load i13 %padded_17_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 773 'load' 'padded_17_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 774 [1/2] (1.23ns)   --->   "%padded_20_load_4 = load i13 %padded_20_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 774 'load' 'padded_20_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 775 [1/2] (1.23ns)   --->   "%padded_23_load_4 = load i13 %padded_23_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 775 'load' 'padded_23_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 776 [1/2] (1.23ns)   --->   "%padded_26_load_4 = load i13 %padded_26_addr_5" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 776 'load' 'padded_26_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 777 [1/2] (1.23ns)   --->   "%padded_load_5 = load i13 %padded_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 777 'load' 'padded_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 778 [1/2] (1.23ns)   --->   "%padded_3_load_5 = load i13 %padded_3_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 778 'load' 'padded_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 779 [1/2] (1.23ns)   --->   "%padded_6_load_5 = load i13 %padded_6_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 779 'load' 'padded_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 780 [1/2] (1.23ns)   --->   "%padded_9_load_5 = load i13 %padded_9_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 780 'load' 'padded_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 781 [1/2] (1.23ns)   --->   "%padded_12_load_5 = load i13 %padded_12_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 781 'load' 'padded_12_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 782 [1/2] (1.23ns)   --->   "%padded_15_load_5 = load i13 %padded_15_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 782 'load' 'padded_15_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 783 [1/2] (1.23ns)   --->   "%padded_18_load_5 = load i13 %padded_18_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 783 'load' 'padded_18_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 784 [1/2] (1.23ns)   --->   "%padded_21_load_5 = load i13 %padded_21_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 784 'load' 'padded_21_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 785 [1/2] (1.23ns)   --->   "%padded_24_load_5 = load i13 %padded_24_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 785 'load' 'padded_24_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 786 [1/2] (1.23ns)   --->   "%padded_1_load_5 = load i13 %padded_1_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 786 'load' 'padded_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 787 [1/2] (1.23ns)   --->   "%padded_4_load_5 = load i13 %padded_4_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 787 'load' 'padded_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 788 [1/2] (1.23ns)   --->   "%padded_7_load_5 = load i13 %padded_7_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 788 'load' 'padded_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 789 [1/2] (1.23ns)   --->   "%padded_10_load_5 = load i13 %padded_10_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 789 'load' 'padded_10_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 790 [1/2] (1.23ns)   --->   "%padded_13_load_5 = load i13 %padded_13_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 790 'load' 'padded_13_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 791 [1/2] (1.23ns)   --->   "%padded_16_load_5 = load i13 %padded_16_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 791 'load' 'padded_16_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 792 [1/2] (1.23ns)   --->   "%padded_19_load_5 = load i13 %padded_19_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 792 'load' 'padded_19_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 793 [1/2] (1.23ns)   --->   "%padded_22_load_5 = load i13 %padded_22_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 793 'load' 'padded_22_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 794 [1/2] (1.23ns)   --->   "%padded_25_load_5 = load i13 %padded_25_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 794 'load' 'padded_25_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 795 [1/2] (1.23ns)   --->   "%padded_2_load_5 = load i13 %padded_2_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 795 'load' 'padded_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 796 [1/2] (1.23ns)   --->   "%padded_5_load_5 = load i13 %padded_5_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 796 'load' 'padded_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 797 [1/2] (1.23ns)   --->   "%padded_8_load_5 = load i13 %padded_8_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 797 'load' 'padded_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 798 [1/2] (1.23ns)   --->   "%padded_11_load_5 = load i13 %padded_11_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 798 'load' 'padded_11_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 799 [1/2] (1.23ns)   --->   "%padded_14_load_5 = load i13 %padded_14_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 799 'load' 'padded_14_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 800 [1/2] (1.23ns)   --->   "%padded_17_load_5 = load i13 %padded_17_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 800 'load' 'padded_17_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 801 [1/2] (1.23ns)   --->   "%padded_20_load_5 = load i13 %padded_20_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 801 'load' 'padded_20_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 802 [1/2] (1.23ns)   --->   "%padded_23_load_5 = load i13 %padded_23_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 802 'load' 'padded_23_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 803 [1/2] (1.23ns)   --->   "%padded_26_load_5 = load i13 %padded_26_addr_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 803 'load' 'padded_26_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 804 [1/2] (1.23ns)   --->   "%padded_load_6 = load i13 %padded_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 804 'load' 'padded_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 805 [1/2] (1.23ns)   --->   "%padded_3_load_6 = load i13 %padded_3_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 805 'load' 'padded_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 806 [1/2] (1.23ns)   --->   "%padded_6_load_6 = load i13 %padded_6_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 806 'load' 'padded_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 807 [1/2] (1.23ns)   --->   "%padded_9_load_6 = load i13 %padded_9_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 807 'load' 'padded_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 808 [1/2] (1.23ns)   --->   "%padded_12_load_6 = load i13 %padded_12_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 808 'load' 'padded_12_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 809 [1/2] (1.23ns)   --->   "%padded_15_load_6 = load i13 %padded_15_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 809 'load' 'padded_15_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 810 [1/2] (1.23ns)   --->   "%padded_18_load_6 = load i13 %padded_18_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 810 'load' 'padded_18_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 811 [1/2] (1.23ns)   --->   "%padded_21_load_6 = load i13 %padded_21_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 811 'load' 'padded_21_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 812 [1/2] (1.23ns)   --->   "%padded_24_load_6 = load i13 %padded_24_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 812 'load' 'padded_24_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 813 [1/2] (1.23ns)   --->   "%padded_1_load_6 = load i13 %padded_1_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 813 'load' 'padded_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 814 [1/2] (1.23ns)   --->   "%padded_4_load_6 = load i13 %padded_4_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 814 'load' 'padded_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 815 [1/2] (1.23ns)   --->   "%padded_7_load_6 = load i13 %padded_7_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 815 'load' 'padded_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 816 [1/2] (1.23ns)   --->   "%padded_10_load_6 = load i13 %padded_10_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 816 'load' 'padded_10_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 817 [1/2] (1.23ns)   --->   "%padded_13_load_6 = load i13 %padded_13_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 817 'load' 'padded_13_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 818 [1/2] (1.23ns)   --->   "%padded_16_load_6 = load i13 %padded_16_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 818 'load' 'padded_16_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 819 [1/2] (1.23ns)   --->   "%padded_19_load_6 = load i13 %padded_19_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 819 'load' 'padded_19_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 820 [1/2] (1.23ns)   --->   "%padded_22_load_6 = load i13 %padded_22_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 820 'load' 'padded_22_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 821 [1/2] (1.23ns)   --->   "%padded_25_load_6 = load i13 %padded_25_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 821 'load' 'padded_25_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 822 [1/2] (1.23ns)   --->   "%padded_2_load_6 = load i13 %padded_2_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 822 'load' 'padded_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 823 [1/2] (1.23ns)   --->   "%padded_5_load_6 = load i13 %padded_5_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 823 'load' 'padded_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 824 [1/2] (1.23ns)   --->   "%padded_8_load_6 = load i13 %padded_8_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 824 'load' 'padded_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 825 [1/2] (1.23ns)   --->   "%padded_11_load_6 = load i13 %padded_11_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 825 'load' 'padded_11_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 826 [1/2] (1.23ns)   --->   "%padded_14_load_6 = load i13 %padded_14_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 826 'load' 'padded_14_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 827 [1/2] (1.23ns)   --->   "%padded_17_load_6 = load i13 %padded_17_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 827 'load' 'padded_17_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 828 [1/2] (1.23ns)   --->   "%padded_20_load_6 = load i13 %padded_20_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 828 'load' 'padded_20_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 829 [1/2] (1.23ns)   --->   "%padded_23_load_6 = load i13 %padded_23_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 829 'load' 'padded_23_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 830 [1/2] (1.23ns)   --->   "%padded_26_load_6 = load i13 %padded_26_addr_2" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 830 'load' 'padded_26_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 831 [1/2] (1.23ns)   --->   "%padded_load_7 = load i13 %padded_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 831 'load' 'padded_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 832 [1/2] (1.23ns)   --->   "%padded_3_load_7 = load i13 %padded_3_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 832 'load' 'padded_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 833 [1/2] (1.23ns)   --->   "%padded_6_load_7 = load i13 %padded_6_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 833 'load' 'padded_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 834 [1/2] (1.23ns)   --->   "%padded_9_load_7 = load i13 %padded_9_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 834 'load' 'padded_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 835 [1/2] (1.23ns)   --->   "%padded_12_load_7 = load i13 %padded_12_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 835 'load' 'padded_12_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 836 [1/2] (1.23ns)   --->   "%padded_15_load_7 = load i13 %padded_15_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 836 'load' 'padded_15_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 837 [1/2] (1.23ns)   --->   "%padded_18_load_7 = load i13 %padded_18_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 837 'load' 'padded_18_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 838 [1/2] (1.23ns)   --->   "%padded_21_load_7 = load i13 %padded_21_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 838 'load' 'padded_21_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 839 [1/2] (1.23ns)   --->   "%padded_24_load_7 = load i13 %padded_24_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 839 'load' 'padded_24_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 840 [1/2] (1.23ns)   --->   "%padded_1_load_7 = load i13 %padded_1_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 840 'load' 'padded_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 841 [1/2] (1.23ns)   --->   "%padded_4_load_7 = load i13 %padded_4_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 841 'load' 'padded_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 842 [1/2] (1.23ns)   --->   "%padded_7_load_7 = load i13 %padded_7_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 842 'load' 'padded_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 843 [1/2] (1.23ns)   --->   "%padded_10_load_7 = load i13 %padded_10_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 843 'load' 'padded_10_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 844 [1/2] (1.23ns)   --->   "%padded_13_load_7 = load i13 %padded_13_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 844 'load' 'padded_13_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 845 [1/2] (1.23ns)   --->   "%padded_16_load_7 = load i13 %padded_16_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 845 'load' 'padded_16_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 846 [1/2] (1.23ns)   --->   "%padded_19_load_7 = load i13 %padded_19_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 846 'load' 'padded_19_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 847 [1/2] (1.23ns)   --->   "%padded_22_load_7 = load i13 %padded_22_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 847 'load' 'padded_22_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 848 [1/2] (1.23ns)   --->   "%padded_25_load_7 = load i13 %padded_25_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 848 'load' 'padded_25_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 849 [1/2] (1.23ns)   --->   "%padded_2_load_7 = load i13 %padded_2_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 849 'load' 'padded_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 850 [1/2] (1.23ns)   --->   "%padded_5_load_7 = load i13 %padded_5_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 850 'load' 'padded_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 851 [1/2] (1.23ns)   --->   "%padded_8_load_7 = load i13 %padded_8_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 851 'load' 'padded_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 852 [1/2] (1.23ns)   --->   "%padded_11_load_7 = load i13 %padded_11_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 852 'load' 'padded_11_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 853 [1/2] (1.23ns)   --->   "%padded_14_load_7 = load i13 %padded_14_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 853 'load' 'padded_14_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 854 [1/2] (1.23ns)   --->   "%padded_17_load_7 = load i13 %padded_17_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 854 'load' 'padded_17_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 855 [1/2] (1.23ns)   --->   "%padded_20_load_7 = load i13 %padded_20_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 855 'load' 'padded_20_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 856 [1/2] (1.23ns)   --->   "%padded_23_load_7 = load i13 %padded_23_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 856 'load' 'padded_23_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 857 [1/2] (1.23ns)   --->   "%padded_26_load_7 = load i13 %padded_26_addr_6" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 857 'load' 'padded_26_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 858 [1/2] (1.23ns)   --->   "%padded_load_8 = load i13 %padded_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 858 'load' 'padded_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 859 [1/2] (1.23ns)   --->   "%padded_3_load_8 = load i13 %padded_3_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 859 'load' 'padded_3_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 860 [1/2] (1.23ns)   --->   "%padded_6_load_8 = load i13 %padded_6_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 860 'load' 'padded_6_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 861 [1/2] (1.23ns)   --->   "%padded_9_load_8 = load i13 %padded_9_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 861 'load' 'padded_9_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 862 [1/2] (1.23ns)   --->   "%padded_12_load_8 = load i13 %padded_12_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 862 'load' 'padded_12_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 863 [1/2] (1.23ns)   --->   "%padded_15_load_8 = load i13 %padded_15_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 863 'load' 'padded_15_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 864 [1/2] (1.23ns)   --->   "%padded_18_load_8 = load i13 %padded_18_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 864 'load' 'padded_18_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 865 [1/2] (1.23ns)   --->   "%padded_21_load_8 = load i13 %padded_21_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 865 'load' 'padded_21_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 866 [1/2] (1.23ns)   --->   "%padded_24_load_8 = load i13 %padded_24_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 866 'load' 'padded_24_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 867 [1/2] (1.23ns)   --->   "%padded_1_load_8 = load i13 %padded_1_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 867 'load' 'padded_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 868 [1/2] (1.23ns)   --->   "%padded_4_load_8 = load i13 %padded_4_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 868 'load' 'padded_4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 869 [1/2] (1.23ns)   --->   "%padded_7_load_8 = load i13 %padded_7_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 869 'load' 'padded_7_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 870 [1/2] (1.23ns)   --->   "%padded_10_load_8 = load i13 %padded_10_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 870 'load' 'padded_10_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 871 [1/2] (1.23ns)   --->   "%padded_13_load_8 = load i13 %padded_13_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 871 'load' 'padded_13_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 872 [1/2] (1.23ns)   --->   "%padded_16_load_8 = load i13 %padded_16_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 872 'load' 'padded_16_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 873 [1/2] (1.23ns)   --->   "%padded_19_load_8 = load i13 %padded_19_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 873 'load' 'padded_19_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 874 [1/2] (1.23ns)   --->   "%padded_22_load_8 = load i13 %padded_22_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 874 'load' 'padded_22_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 875 [1/2] (1.23ns)   --->   "%padded_25_load_8 = load i13 %padded_25_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 875 'load' 'padded_25_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 876 [1/2] (1.23ns)   --->   "%padded_2_load_8 = load i13 %padded_2_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 876 'load' 'padded_2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 877 [1/2] (1.23ns)   --->   "%padded_5_load_8 = load i13 %padded_5_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 877 'load' 'padded_5_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 878 [1/2] (1.23ns)   --->   "%padded_8_load_8 = load i13 %padded_8_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 878 'load' 'padded_8_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 879 [1/2] (1.23ns)   --->   "%padded_11_load_8 = load i13 %padded_11_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 879 'load' 'padded_11_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 880 [1/2] (1.23ns)   --->   "%padded_14_load_8 = load i13 %padded_14_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 880 'load' 'padded_14_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 881 [1/2] (1.23ns)   --->   "%padded_17_load_8 = load i13 %padded_17_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 881 'load' 'padded_17_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 882 [1/2] (1.23ns)   --->   "%padded_20_load_8 = load i13 %padded_20_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 882 'load' 'padded_20_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 883 [1/2] (1.23ns)   --->   "%padded_23_load_8 = load i13 %padded_23_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 883 'load' 'padded_23_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>
ST_2 : Operation 884 [1/2] (1.23ns)   --->   "%padded_26_load_8 = load i13 %padded_26_addr_8" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 884 'load' 'padded_26_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 5776> <RAM>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 885 [1/3] (0.00ns) (grouped into DSP with root node add_ln81)   --->   "%mul_ln50_4 = mul i11 %zext_ln50_1, i11 38" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 885 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 886 [9/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 886 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i6 %tmp_111" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 887 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i11 %mul_ln50_4, i11 %zext_ln81" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 888 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 889 [9/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 889 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 890 [8/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 890 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81 = add i11 %mul_ln50_4, i11 %zext_ln81" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 891 'add' 'add_ln81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 892 [8/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 892 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 893 [7/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 893 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [7/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 894 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 895 [6/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 895 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 896 [6/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 896 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 897 [5/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 897 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 898 [5/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 898 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 899 [4/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 899 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 900 [4/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 900 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 901 [3/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 901 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 902 [3/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 902 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 903 [2/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 903 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 904 [2/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 904 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 9.90>
ST_11 : Operation 905 [1/11] (1.61ns)   --->   "%urem_ln50 = urem i7 %select_ln50_1, i7 3" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 905 'urem' 'urem_ln50' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i2 %urem_ln50" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 906 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 907 [1/11] (1.61ns)   --->   "%urem_ln51 = urem i7 %select_ln50, i7 3" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 907 'urem' 'urem_ln51' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i2 %urem_ln51" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 908 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 909 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_load, i32 %padded_6_load, i32 %padded_3_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 909 'mux' 'tmp' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 910 [1/1] (0.47ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_9_load, i32 %padded_15_load, i32 %padded_12_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 910 'mux' 'tmp_1' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 911 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_18_load, i32 %padded_24_load, i32 %padded_21_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 911 'mux' 'tmp_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 912 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp, i32 %tmp_2, i32 %tmp_1, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 912 'mux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 913 '%a = sptohp i32 %tmp_3'
ST_11 : Operation 913 [1/1] (6.40ns)   --->   "%a = sptohp i32 %tmp_3" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 913 'sptohp' 'a' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 914 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_1_load, i32 %padded_7_load, i32 %padded_4_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 914 'mux' 'tmp_4' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 915 [1/1] (0.47ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_10_load, i32 %padded_16_load, i32 %padded_13_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 915 'mux' 'tmp_5' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [1/1] (0.47ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_19_load, i32 %padded_25_load, i32 %padded_22_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 916 'mux' 'tmp_6' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 917 [1/1] (0.47ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_4, i32 %tmp_6, i32 %tmp_5, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 917 'mux' 'tmp_7' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 918 '%a_1 = sptohp i32 %tmp_7'
ST_11 : Operation 918 [1/1] (6.40ns)   --->   "%a_1 = sptohp i32 %tmp_7" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 918 'sptohp' 'a_1' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 919 [1/1] (0.47ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_2_load, i32 %padded_8_load, i32 %padded_5_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 919 'mux' 'tmp_8' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 920 [1/1] (0.47ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_11_load, i32 %padded_17_load, i32 %padded_14_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 920 'mux' 'tmp_9' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 921 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_20_load, i32 %padded_26_load, i32 %padded_23_load, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 921 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 922 [1/1] (0.47ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_8, i32 %tmp_s, i32 %tmp_9, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 922 'mux' 'tmp_10' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 923 '%a_2 = sptohp i32 %tmp_10'
ST_11 : Operation 923 [1/1] (6.40ns)   --->   "%a_2 = sptohp i32 %tmp_10" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 923 'sptohp' 'a_2' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 924 [1/1] (0.47ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_3_load_1, i32 %padded_load_1, i32 %padded_6_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 924 'mux' 'tmp_11' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 925 [1/1] (0.47ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_12_load_1, i32 %padded_9_load_1, i32 %padded_15_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 925 'mux' 'tmp_12' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 926 [1/1] (0.47ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_21_load_1, i32 %padded_18_load_1, i32 %padded_24_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 926 'mux' 'tmp_13' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 927 [1/1] (0.47ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_11, i32 %tmp_13, i32 %tmp_12, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 927 'mux' 'tmp_14' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 928 '%a_3 = sptohp i32 %tmp_14'
ST_11 : Operation 928 [1/1] (6.40ns)   --->   "%a_3 = sptohp i32 %tmp_14" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 928 'sptohp' 'a_3' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 929 [1/1] (0.47ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_4_load_1, i32 %padded_1_load_1, i32 %padded_7_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 929 'mux' 'tmp_15' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 930 [1/1] (0.47ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_13_load_1, i32 %padded_10_load_1, i32 %padded_16_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 930 'mux' 'tmp_16' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 931 [1/1] (0.47ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_22_load_1, i32 %padded_19_load_1, i32 %padded_25_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 931 'mux' 'tmp_17' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 932 [1/1] (0.47ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_15, i32 %tmp_17, i32 %tmp_16, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 932 'mux' 'tmp_18' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 933 '%a_4 = sptohp i32 %tmp_18'
ST_11 : Operation 933 [1/1] (6.40ns)   --->   "%a_4 = sptohp i32 %tmp_18" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 933 'sptohp' 'a_4' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 934 [1/1] (0.47ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_5_load_1, i32 %padded_2_load_1, i32 %padded_8_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 934 'mux' 'tmp_19' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 935 [1/1] (0.47ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_14_load_1, i32 %padded_11_load_1, i32 %padded_17_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 935 'mux' 'tmp_20' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 936 [1/1] (0.47ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_23_load_1, i32 %padded_20_load_1, i32 %padded_26_load_1, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 936 'mux' 'tmp_21' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 937 [1/1] (0.47ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_19, i32 %tmp_21, i32 %tmp_20, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 937 'mux' 'tmp_22' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 938 '%a_5 = sptohp i32 %tmp_22'
ST_11 : Operation 938 [1/1] (6.40ns)   --->   "%a_5 = sptohp i32 %tmp_22" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 938 'sptohp' 'a_5' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 939 [1/1] (0.47ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_6_load_2, i32 %padded_3_load_2, i32 %padded_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 939 'mux' 'tmp_23' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 940 [1/1] (0.47ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_15_load_2, i32 %padded_12_load_2, i32 %padded_9_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 940 'mux' 'tmp_24' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 941 [1/1] (0.47ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_24_load_2, i32 %padded_21_load_2, i32 %padded_18_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 941 'mux' 'tmp_25' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 942 [1/1] (0.47ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_23, i32 %tmp_25, i32 %tmp_24, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 942 'mux' 'tmp_26' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 943 '%a_6 = sptohp i32 %tmp_26'
ST_11 : Operation 943 [1/1] (6.40ns)   --->   "%a_6 = sptohp i32 %tmp_26" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 943 'sptohp' 'a_6' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 944 [1/1] (0.47ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_7_load_2, i32 %padded_4_load_2, i32 %padded_1_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 944 'mux' 'tmp_27' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 945 [1/1] (0.47ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_16_load_2, i32 %padded_13_load_2, i32 %padded_10_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 945 'mux' 'tmp_28' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 946 [1/1] (0.47ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_25_load_2, i32 %padded_22_load_2, i32 %padded_19_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 946 'mux' 'tmp_29' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 947 [1/1] (0.47ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_27, i32 %tmp_29, i32 %tmp_28, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 947 'mux' 'tmp_30' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 948 '%a_7 = sptohp i32 %tmp_30'
ST_11 : Operation 948 [1/1] (6.40ns)   --->   "%a_7 = sptohp i32 %tmp_30" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 948 'sptohp' 'a_7' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 949 [1/1] (0.47ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_8_load_2, i32 %padded_5_load_2, i32 %padded_2_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 949 'mux' 'tmp_31' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 950 [1/1] (0.47ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_17_load_2, i32 %padded_14_load_2, i32 %padded_11_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 950 'mux' 'tmp_32' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 951 [1/1] (0.47ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_26_load_2, i32 %padded_23_load_2, i32 %padded_20_load_2, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 951 'mux' 'tmp_33' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 952 [1/1] (0.47ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_31, i32 %tmp_33, i32 %tmp_32, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 952 'mux' 'tmp_34' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 953 '%a_8 = sptohp i32 %tmp_34'
ST_11 : Operation 953 [1/1] (6.40ns)   --->   "%a_8 = sptohp i32 %tmp_34" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 953 'sptohp' 'a_8' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 954 [1/1] (0.47ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_load_3, i32 %padded_6_load_3, i32 %padded_3_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 954 'mux' 'tmp_35' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 955 [1/1] (0.47ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_9_load_3, i32 %padded_15_load_3, i32 %padded_12_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 955 'mux' 'tmp_36' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 956 [1/1] (0.47ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_18_load_3, i32 %padded_24_load_3, i32 %padded_21_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 956 'mux' 'tmp_37' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 957 [1/1] (0.47ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_36, i32 %tmp_35, i32 %tmp_37, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 957 'mux' 'tmp_38' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 958 '%a_9 = sptohp i32 %tmp_38'
ST_11 : Operation 958 [1/1] (6.40ns)   --->   "%a_9 = sptohp i32 %tmp_38" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 958 'sptohp' 'a_9' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 959 [1/1] (0.47ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_1_load_3, i32 %padded_7_load_3, i32 %padded_4_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 959 'mux' 'tmp_39' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 960 [1/1] (0.47ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_10_load_3, i32 %padded_16_load_3, i32 %padded_13_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 960 'mux' 'tmp_40' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 961 [1/1] (0.47ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_19_load_3, i32 %padded_25_load_3, i32 %padded_22_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 961 'mux' 'tmp_41' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 962 [1/1] (0.47ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_40, i32 %tmp_39, i32 %tmp_41, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 962 'mux' 'tmp_42' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 963 '%a_10 = sptohp i32 %tmp_42'
ST_11 : Operation 963 [1/1] (6.40ns)   --->   "%a_10 = sptohp i32 %tmp_42" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 963 'sptohp' 'a_10' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 964 [1/1] (0.47ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_2_load_3, i32 %padded_8_load_3, i32 %padded_5_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 964 'mux' 'tmp_43' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 965 [1/1] (0.47ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_11_load_3, i32 %padded_17_load_3, i32 %padded_14_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 965 'mux' 'tmp_44' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 966 [1/1] (0.47ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_20_load_3, i32 %padded_26_load_3, i32 %padded_23_load_3, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 966 'mux' 'tmp_45' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 967 [1/1] (0.47ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_44, i32 %tmp_43, i32 %tmp_45, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 967 'mux' 'tmp_46' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 968 '%a_11 = sptohp i32 %tmp_46'
ST_11 : Operation 968 [1/1] (6.40ns)   --->   "%a_11 = sptohp i32 %tmp_46" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 968 'sptohp' 'a_11' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 969 [1/1] (0.47ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_3_load_4, i32 %padded_load_4, i32 %padded_6_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 969 'mux' 'tmp_47' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 970 [1/1] (0.47ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_12_load_4, i32 %padded_9_load_4, i32 %padded_15_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 970 'mux' 'tmp_48' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 971 [1/1] (0.47ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_21_load_4, i32 %padded_18_load_4, i32 %padded_24_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 971 'mux' 'tmp_49' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 972 [1/1] (0.47ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_48, i32 %tmp_47, i32 %tmp_49, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 972 'mux' 'tmp_50' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 973 '%a_12 = sptohp i32 %tmp_50'
ST_11 : Operation 973 [1/1] (6.40ns)   --->   "%a_12 = sptohp i32 %tmp_50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 973 'sptohp' 'a_12' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 974 [1/1] (0.47ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_4_load_4, i32 %padded_1_load_4, i32 %padded_7_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 974 'mux' 'tmp_51' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 975 [1/1] (0.47ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_13_load_4, i32 %padded_10_load_4, i32 %padded_16_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 975 'mux' 'tmp_52' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 976 [1/1] (0.47ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_22_load_4, i32 %padded_19_load_4, i32 %padded_25_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 976 'mux' 'tmp_53' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 977 [1/1] (0.47ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_52, i32 %tmp_51, i32 %tmp_53, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 977 'mux' 'tmp_54' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 978 '%a_13 = sptohp i32 %tmp_54'
ST_11 : Operation 978 [1/1] (6.40ns)   --->   "%a_13 = sptohp i32 %tmp_54" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 978 'sptohp' 'a_13' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 979 [1/1] (0.47ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_5_load_4, i32 %padded_2_load_4, i32 %padded_8_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 979 'mux' 'tmp_55' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 980 [1/1] (0.47ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_14_load_4, i32 %padded_11_load_4, i32 %padded_17_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 980 'mux' 'tmp_56' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 981 [1/1] (0.47ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_23_load_4, i32 %padded_20_load_4, i32 %padded_26_load_4, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 981 'mux' 'tmp_57' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 982 [1/1] (0.47ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_56, i32 %tmp_55, i32 %tmp_57, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 982 'mux' 'tmp_58' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 983 '%a_14 = sptohp i32 %tmp_58'
ST_11 : Operation 983 [1/1] (6.40ns)   --->   "%a_14 = sptohp i32 %tmp_58" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 983 'sptohp' 'a_14' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 984 [1/1] (0.47ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_6_load_5, i32 %padded_3_load_5, i32 %padded_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 984 'mux' 'tmp_59' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 985 [1/1] (0.47ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_15_load_5, i32 %padded_12_load_5, i32 %padded_9_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 985 'mux' 'tmp_60' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 986 [1/1] (0.47ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_24_load_5, i32 %padded_21_load_5, i32 %padded_18_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 986 'mux' 'tmp_61' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 987 [1/1] (0.47ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_60, i32 %tmp_59, i32 %tmp_61, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 987 'mux' 'tmp_62' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 988 '%a_15 = sptohp i32 %tmp_62'
ST_11 : Operation 988 [1/1] (6.40ns)   --->   "%a_15 = sptohp i32 %tmp_62" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 988 'sptohp' 'a_15' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 989 [1/1] (0.47ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_7_load_5, i32 %padded_4_load_5, i32 %padded_1_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 989 'mux' 'tmp_63' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 990 [1/1] (0.47ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_16_load_5, i32 %padded_13_load_5, i32 %padded_10_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 990 'mux' 'tmp_64' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 991 [1/1] (0.47ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_25_load_5, i32 %padded_22_load_5, i32 %padded_19_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 991 'mux' 'tmp_65' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 992 [1/1] (0.47ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_64, i32 %tmp_63, i32 %tmp_65, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 992 'mux' 'tmp_66' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 993 '%a_16 = sptohp i32 %tmp_66'
ST_11 : Operation 993 [1/1] (6.40ns)   --->   "%a_16 = sptohp i32 %tmp_66" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 993 'sptohp' 'a_16' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 994 [1/1] (0.47ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_8_load_5, i32 %padded_5_load_5, i32 %padded_2_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 994 'mux' 'tmp_67' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 995 [1/1] (0.47ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_17_load_5, i32 %padded_14_load_5, i32 %padded_11_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 995 'mux' 'tmp_68' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 996 [1/1] (0.47ns)   --->   "%tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_26_load_5, i32 %padded_23_load_5, i32 %padded_20_load_5, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 996 'mux' 'tmp_69' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 997 [1/1] (0.47ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_68, i32 %tmp_67, i32 %tmp_69, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 997 'mux' 'tmp_70' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 998 '%a_17 = sptohp i32 %tmp_70'
ST_11 : Operation 998 [1/1] (6.40ns)   --->   "%a_17 = sptohp i32 %tmp_70" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 998 'sptohp' 'a_17' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 999 [1/1] (0.47ns)   --->   "%tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_load_6, i32 %padded_6_load_6, i32 %padded_3_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 999 'mux' 'tmp_71' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1000 [1/1] (0.47ns)   --->   "%tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_9_load_6, i32 %padded_15_load_6, i32 %padded_12_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1000 'mux' 'tmp_72' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1001 [1/1] (0.47ns)   --->   "%tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_18_load_6, i32 %padded_24_load_6, i32 %padded_21_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1001 'mux' 'tmp_73' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1002 [1/1] (0.47ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_73, i32 %tmp_72, i32 %tmp_71, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1002 'mux' 'tmp_74' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1003 '%a_18 = sptohp i32 %tmp_74'
ST_11 : Operation 1003 [1/1] (6.40ns)   --->   "%a_18 = sptohp i32 %tmp_74" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1003 'sptohp' 'a_18' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1004 [1/1] (0.47ns)   --->   "%tmp_75 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_1_load_6, i32 %padded_7_load_6, i32 %padded_4_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1004 'mux' 'tmp_75' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1005 [1/1] (0.47ns)   --->   "%tmp_76 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_10_load_6, i32 %padded_16_load_6, i32 %padded_13_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1005 'mux' 'tmp_76' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1006 [1/1] (0.47ns)   --->   "%tmp_77 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_19_load_6, i32 %padded_25_load_6, i32 %padded_22_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1006 'mux' 'tmp_77' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1007 [1/1] (0.47ns)   --->   "%tmp_78 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_77, i32 %tmp_76, i32 %tmp_75, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1007 'mux' 'tmp_78' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1008 '%a_19 = sptohp i32 %tmp_78'
ST_11 : Operation 1008 [1/1] (6.40ns)   --->   "%a_19 = sptohp i32 %tmp_78" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1008 'sptohp' 'a_19' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1009 [1/1] (0.47ns)   --->   "%tmp_79 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_2_load_6, i32 %padded_8_load_6, i32 %padded_5_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1009 'mux' 'tmp_79' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1010 [1/1] (0.47ns)   --->   "%tmp_80 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_11_load_6, i32 %padded_17_load_6, i32 %padded_14_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1010 'mux' 'tmp_80' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1011 [1/1] (0.47ns)   --->   "%tmp_81 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_20_load_6, i32 %padded_26_load_6, i32 %padded_23_load_6, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1011 'mux' 'tmp_81' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1012 [1/1] (0.47ns)   --->   "%tmp_82 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_81, i32 %tmp_80, i32 %tmp_79, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1012 'mux' 'tmp_82' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1013 '%a_20 = sptohp i32 %tmp_82'
ST_11 : Operation 1013 [1/1] (6.40ns)   --->   "%a_20 = sptohp i32 %tmp_82" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1013 'sptohp' 'a_20' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1014 [1/1] (0.47ns)   --->   "%tmp_83 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_3_load_7, i32 %padded_load_7, i32 %padded_6_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1014 'mux' 'tmp_83' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1015 [1/1] (0.47ns)   --->   "%tmp_84 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_12_load_7, i32 %padded_9_load_7, i32 %padded_15_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1015 'mux' 'tmp_84' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1016 [1/1] (0.47ns)   --->   "%tmp_85 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_21_load_7, i32 %padded_18_load_7, i32 %padded_24_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1016 'mux' 'tmp_85' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1017 [1/1] (0.47ns)   --->   "%tmp_86 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_85, i32 %tmp_84, i32 %tmp_83, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1017 'mux' 'tmp_86' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1018 '%a_21 = sptohp i32 %tmp_86'
ST_11 : Operation 1018 [1/1] (6.40ns)   --->   "%a_21 = sptohp i32 %tmp_86" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1018 'sptohp' 'a_21' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1019 [1/1] (0.47ns)   --->   "%tmp_87 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_4_load_7, i32 %padded_1_load_7, i32 %padded_7_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1019 'mux' 'tmp_87' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1020 [1/1] (0.47ns)   --->   "%tmp_88 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_13_load_7, i32 %padded_10_load_7, i32 %padded_16_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1020 'mux' 'tmp_88' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1021 [1/1] (0.47ns)   --->   "%tmp_89 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_22_load_7, i32 %padded_19_load_7, i32 %padded_25_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1021 'mux' 'tmp_89' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1022 [1/1] (0.47ns)   --->   "%tmp_90 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_89, i32 %tmp_88, i32 %tmp_87, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1022 'mux' 'tmp_90' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1023 '%a_22 = sptohp i32 %tmp_90'
ST_11 : Operation 1023 [1/1] (6.40ns)   --->   "%a_22 = sptohp i32 %tmp_90" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1023 'sptohp' 'a_22' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1024 [1/1] (0.47ns)   --->   "%tmp_91 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_5_load_7, i32 %padded_2_load_7, i32 %padded_8_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1024 'mux' 'tmp_91' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1025 [1/1] (0.47ns)   --->   "%tmp_92 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_14_load_7, i32 %padded_11_load_7, i32 %padded_17_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1025 'mux' 'tmp_92' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1026 [1/1] (0.47ns)   --->   "%tmp_93 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_23_load_7, i32 %padded_20_load_7, i32 %padded_26_load_7, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1026 'mux' 'tmp_93' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1027 [1/1] (0.47ns)   --->   "%tmp_94 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_93, i32 %tmp_92, i32 %tmp_91, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1027 'mux' 'tmp_94' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1028 '%a_23 = sptohp i32 %tmp_94'
ST_11 : Operation 1028 [1/1] (6.40ns)   --->   "%a_23 = sptohp i32 %tmp_94" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1028 'sptohp' 'a_23' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1029 [1/1] (0.47ns)   --->   "%tmp_95 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_6_load_8, i32 %padded_3_load_8, i32 %padded_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1029 'mux' 'tmp_95' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1030 [1/1] (0.47ns)   --->   "%tmp_96 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_15_load_8, i32 %padded_12_load_8, i32 %padded_9_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1030 'mux' 'tmp_96' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1031 [1/1] (0.47ns)   --->   "%tmp_97 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_24_load_8, i32 %padded_21_load_8, i32 %padded_18_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1031 'mux' 'tmp_97' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1032 [1/1] (0.47ns)   --->   "%tmp_98 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_97, i32 %tmp_96, i32 %tmp_95, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1032 'mux' 'tmp_98' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1033 '%a_24 = sptohp i32 %tmp_98'
ST_11 : Operation 1033 [1/1] (6.40ns)   --->   "%a_24 = sptohp i32 %tmp_98" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1033 'sptohp' 'a_24' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1034 [1/1] (0.47ns)   --->   "%tmp_99 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_7_load_8, i32 %padded_4_load_8, i32 %padded_1_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1034 'mux' 'tmp_99' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1035 [1/1] (0.47ns)   --->   "%tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_16_load_8, i32 %padded_13_load_8, i32 %padded_10_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1035 'mux' 'tmp_100' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1036 [1/1] (0.47ns)   --->   "%tmp_101 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_25_load_8, i32 %padded_22_load_8, i32 %padded_19_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1036 'mux' 'tmp_101' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1037 [1/1] (0.47ns)   --->   "%tmp_102 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_101, i32 %tmp_100, i32 %tmp_99, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1037 'mux' 'tmp_102' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1038 '%a_25 = sptohp i32 %tmp_102'
ST_11 : Operation 1038 [1/1] (6.40ns)   --->   "%a_25 = sptohp i32 %tmp_102" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1038 'sptohp' 'a_25' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1039 [1/1] (0.47ns)   --->   "%tmp_103 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_8_load_8, i32 %padded_5_load_8, i32 %padded_2_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1039 'mux' 'tmp_103' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1040 [1/1] (0.47ns)   --->   "%tmp_104 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_17_load_8, i32 %padded_14_load_8, i32 %padded_11_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1040 'mux' 'tmp_104' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1041 [1/1] (0.47ns)   --->   "%tmp_105 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %padded_26_load_8, i32 %padded_23_load_8, i32 %padded_20_load_8, i2 %trunc_ln51" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1041 'mux' 'tmp_105' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1042 [1/1] (0.47ns)   --->   "%tmp_106 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_105, i32 %tmp_104, i32 %tmp_103, i2 %trunc_ln50" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1042 'mux' 'tmp_106' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.93ns)   --->   Input mux for Operation 1043 '%a_26 = sptohp i32 %tmp_106'
ST_11 : Operation 1043 [1/1] (6.40ns)   --->   "%a_26 = sptohp i32 %tmp_106" [lane_seg_hls/lane_seg_support.cpp:63]   --->   Operation 1043 'sptohp' 'a_26' <Predicate = true> <Delay = 6.40> <CoreInst = "Float2Half">   --->   Core 69 'Float2Half' <Latency = 0> <II = 1> <Delay = 7.34> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 1044 [1/1] (0.73ns)   --->   "%switch_ln81 = switch i2 %trunc_ln50, void %arrayidx99516.case.2, i2 0, void %arrayidx99516.case.0, i2 1, void %arrayidx99516.case.1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1044 'switch' 'switch_ln81' <Predicate = true> <Delay = 0.73>
ST_11 : Operation 1045 [1/1] (0.73ns)   --->   "%switch_ln81 = switch i2 %trunc_ln51, void %arrayidx99516.31.case.21162, i2 0, void %arrayidx99516.31.case.01160, i2 1, void %arrayidx99516.31.case.11161" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1045 'switch' 'switch_ln81' <Predicate = (trunc_ln50 == 1)> <Delay = 0.73>
ST_11 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1046 'br' 'br_ln81' <Predicate = (trunc_ln50 == 1)> <Delay = 0.00>
ST_11 : Operation 1047 [1/1] (0.73ns)   --->   "%switch_ln81 = switch i2 %trunc_ln51, void %arrayidx99516.31.case.21157, i2 0, void %arrayidx99516.31.case.01155, i2 1, void %arrayidx99516.31.case.11156" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1047 'switch' 'switch_ln81' <Predicate = (trunc_ln50 == 0)> <Delay = 0.73>
ST_11 : Operation 1048 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1048 'br' 'br_ln81' <Predicate = (trunc_ln50 == 0)> <Delay = 0.00>
ST_11 : Operation 1049 [1/1] (0.73ns)   --->   "%switch_ln81 = switch i2 %trunc_ln51, void %arrayidx99516.31.case.21167, i2 0, void %arrayidx99516.31.case.01165, i2 1, void %arrayidx99516.31.case.11166" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1049 'switch' 'switch_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1)> <Delay = 0.73>
ST_11 : Operation 1050 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 1050 'br' 'br_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.72>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1051 '%p = hmul i16 %a, i16 0.00665665'
ST_12 : Operation 1051 [2/2] (2.96ns)   --->   "%p = hmul i16 %a, i16 0.00665665" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1051 'hmul' 'p' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1052 '%p_863 = hmul i16 %a, i16 -0.107544'
ST_12 : Operation 1052 [2/2] (2.96ns)   --->   "%p_863 = hmul i16 %a, i16 -0.107544" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1052 'hmul' 'p_863' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1053 '%p_53 = hmul i16 %a, i16 -0.0931396'
ST_12 : Operation 1053 [2/2] (2.96ns)   --->   "%p_53 = hmul i16 %a, i16 -0.0931396" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1053 'hmul' 'p_53' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1054 '%p_80 = hmul i16 %a, i16 -0.024826'
ST_12 : Operation 1054 [2/2] (2.96ns)   --->   "%p_80 = hmul i16 %a, i16 -0.024826" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1054 'hmul' 'p_80' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1055 '%p_107 = hmul i16 %a, i16 -0.0287933'
ST_12 : Operation 1055 [2/2] (2.96ns)   --->   "%p_107 = hmul i16 %a, i16 -0.0287933" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1055 'hmul' 'p_107' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1056 '%p_134 = hmul i16 %a, i16 0.17749'
ST_12 : Operation 1056 [2/2] (2.96ns)   --->   "%p_134 = hmul i16 %a, i16 0.17749" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1056 'hmul' 'p_134' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1057 '%p_161 = hmul i16 %a, i16 -0.0134125'
ST_12 : Operation 1057 [2/2] (2.96ns)   --->   "%p_161 = hmul i16 %a, i16 -0.0134125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1057 'hmul' 'p_161' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1058 '%p_188 = hmul i16 %a, i16 0.0144424'
ST_12 : Operation 1058 [2/2] (2.96ns)   --->   "%p_188 = hmul i16 %a, i16 0.0144424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1058 'hmul' 'p_188' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1059 '%p_215 = hmul i16 %a, i16 0.0248718'
ST_12 : Operation 1059 [2/2] (2.96ns)   --->   "%p_215 = hmul i16 %a, i16 0.0248718" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1059 'hmul' 'p_215' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1060 '%p_242 = hmul i16 %a, i16 6.83665e-05'
ST_12 : Operation 1060 [2/2] (2.96ns)   --->   "%p_242 = hmul i16 %a, i16 6.83665e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1060 'hmul' 'p_242' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1061 '%p_269 = hmul i16 %a, i16 -0.223633'
ST_12 : Operation 1061 [2/2] (2.96ns)   --->   "%p_269 = hmul i16 %a, i16 -0.223633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1061 'hmul' 'p_269' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1062 '%p_296 = hmul i16 %a, i16 -0.0396423'
ST_12 : Operation 1062 [2/2] (2.96ns)   --->   "%p_296 = hmul i16 %a, i16 -0.0396423" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1062 'hmul' 'p_296' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1063 '%p_323 = hmul i16 %a, i16 -0.228271'
ST_12 : Operation 1063 [2/2] (2.96ns)   --->   "%p_323 = hmul i16 %a, i16 -0.228271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1063 'hmul' 'p_323' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1064 '%p_350 = hmul i16 %a, i16 0.560059'
ST_12 : Operation 1064 [2/2] (2.96ns)   --->   "%p_350 = hmul i16 %a, i16 0.560059" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1064 'hmul' 'p_350' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1065 '%p_377 = hmul i16 %a, i16 0.00497818'
ST_12 : Operation 1065 [2/2] (2.96ns)   --->   "%p_377 = hmul i16 %a, i16 0.00497818" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1065 'hmul' 'p_377' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1066 '%p_404 = hmul i16 %a, i16 0.00397873'
ST_12 : Operation 1066 [2/2] (2.96ns)   --->   "%p_404 = hmul i16 %a, i16 0.00397873" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1066 'hmul' 'p_404' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1067 '%p_431 = hmul i16 %a, i16 0.00269699'
ST_12 : Operation 1067 [2/2] (2.96ns)   --->   "%p_431 = hmul i16 %a, i16 0.00269699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1067 'hmul' 'p_431' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1068 '%p_458 = hmul i16 %a, i16 0.000427961'
ST_12 : Operation 1068 [2/2] (2.96ns)   --->   "%p_458 = hmul i16 %a, i16 0.000427961" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1068 'hmul' 'p_458' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1069 '%p_485 = hmul i16 %a, i16 0.0289459'
ST_12 : Operation 1069 [2/2] (2.96ns)   --->   "%p_485 = hmul i16 %a, i16 0.0289459" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1069 'hmul' 'p_485' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1070 '%p_512 = hmul i16 %a, i16 -0.00893402'
ST_12 : Operation 1070 [2/2] (2.96ns)   --->   "%p_512 = hmul i16 %a, i16 -0.00893402" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1070 'hmul' 'p_512' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1071 '%p_539 = hmul i16 %a, i16 -0.0465088'
ST_12 : Operation 1071 [2/2] (2.96ns)   --->   "%p_539 = hmul i16 %a, i16 -0.0465088" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1071 'hmul' 'p_539' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1072 '%p_566 = hmul i16 %a, i16 -0.117371'
ST_12 : Operation 1072 [2/2] (2.96ns)   --->   "%p_566 = hmul i16 %a, i16 -0.117371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1072 'hmul' 'p_566' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1073 '%p_593 = hmul i16 %a, i16 0.234009'
ST_12 : Operation 1073 [2/2] (2.96ns)   --->   "%p_593 = hmul i16 %a, i16 0.234009" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1073 'hmul' 'p_593' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1074 '%p_620 = hmul i16 %a, i16 0.00119877'
ST_12 : Operation 1074 [2/2] (2.96ns)   --->   "%p_620 = hmul i16 %a, i16 0.00119877" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1074 'hmul' 'p_620' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1075 '%p_647 = hmul i16 %a, i16 0.115417'
ST_12 : Operation 1075 [2/2] (2.96ns)   --->   "%p_647 = hmul i16 %a, i16 0.115417" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1075 'hmul' 'p_647' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1076 '%p_674 = hmul i16 %a, i16 0.00889587'
ST_12 : Operation 1076 [2/2] (2.96ns)   --->   "%p_674 = hmul i16 %a, i16 0.00889587" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1076 'hmul' 'p_674' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1077 '%p_701 = hmul i16 %a, i16 -0.020401'
ST_12 : Operation 1077 [2/2] (2.96ns)   --->   "%p_701 = hmul i16 %a, i16 -0.020401" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1077 'hmul' 'p_701' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1078 '%p_728 = hmul i16 %a, i16 0.361084'
ST_12 : Operation 1078 [2/2] (2.96ns)   --->   "%p_728 = hmul i16 %a, i16 0.361084" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1078 'hmul' 'p_728' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1079 '%p_755 = hmul i16 %a, i16 0.0647583'
ST_12 : Operation 1079 [2/2] (2.96ns)   --->   "%p_755 = hmul i16 %a, i16 0.0647583" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1079 'hmul' 'p_755' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1080 '%p_782 = hmul i16 %a, i16 0.067688'
ST_12 : Operation 1080 [2/2] (2.96ns)   --->   "%p_782 = hmul i16 %a, i16 0.067688" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1080 'hmul' 'p_782' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1081 '%p_809 = hmul i16 %a, i16 -0.612305'
ST_12 : Operation 1081 [2/2] (2.96ns)   --->   "%p_809 = hmul i16 %a, i16 -0.612305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1081 'hmul' 'p_809' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 1082 '%p_836 = hmul i16 %a, i16 -0.0106125'
ST_12 : Operation 1082 [2/2] (2.96ns)   --->   "%p_836 = hmul i16 %a, i16 -0.0106125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1082 'hmul' 'p_836' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.6>
ST_13 : Operation 1083 [1/2] (4.72ns)   --->   "%p = hmul i16 %a, i16 0.00665665" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1083 'hmul' 'p' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1084 '%sum = hadd i16 %p, i16 -0.0225983'
ST_13 : Operation 1084 [2/2] (4.14ns)   --->   "%sum = hadd i16 %p, i16 -0.0225983" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1084 'hadd' 'sum' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1085 [1/2] (4.72ns)   --->   "%p_863 = hmul i16 %a, i16 -0.107544" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1085 'hmul' 'p_863' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1086 '%sum_864 = hadd i16 %p_863, i16 0.54541'
ST_13 : Operation 1086 [2/2] (4.14ns)   --->   "%sum_864 = hadd i16 %p_863, i16 0.54541" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1086 'hadd' 'sum_864' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1087 [1/2] (4.72ns)   --->   "%p_53 = hmul i16 %a, i16 -0.0931396" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1087 'hmul' 'p_53' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1088 '%sum_54 = hadd i16 %p_53, i16 0.36084'
ST_13 : Operation 1088 [2/2] (4.14ns)   --->   "%sum_54 = hadd i16 %p_53, i16 0.36084" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1088 'hadd' 'sum_54' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1089 [1/2] (4.72ns)   --->   "%p_80 = hmul i16 %a, i16 -0.024826" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1089 'hmul' 'p_80' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1090 '%sum_81 = hadd i16 %p_80, i16 0.365723'
ST_13 : Operation 1090 [2/2] (4.14ns)   --->   "%sum_81 = hadd i16 %p_80, i16 0.365723" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1090 'hadd' 'sum_81' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1091 [1/2] (4.72ns)   --->   "%p_107 = hmul i16 %a, i16 -0.0287933" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1091 'hmul' 'p_107' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1092 '%sum_108 = hadd i16 %p_107, i16 1.23145'
ST_13 : Operation 1092 [2/2] (4.14ns)   --->   "%sum_108 = hadd i16 %p_107, i16 1.23145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1092 'hadd' 'sum_108' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1093 [1/2] (4.72ns)   --->   "%p_134 = hmul i16 %a, i16 0.17749" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1093 'hmul' 'p_134' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1094 '%sum_135 = hadd i16 %p_134, i16 0.677734'
ST_13 : Operation 1094 [2/2] (4.14ns)   --->   "%sum_135 = hadd i16 %p_134, i16 0.677734" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1094 'hadd' 'sum_135' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1095 [1/2] (4.72ns)   --->   "%p_161 = hmul i16 %a, i16 -0.0134125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1095 'hmul' 'p_161' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1096 '%sum_162 = hadd i16 %p_161, i16 0.479248'
ST_13 : Operation 1096 [2/2] (4.14ns)   --->   "%sum_162 = hadd i16 %p_161, i16 0.479248" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1096 'hadd' 'sum_162' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1097 [1/2] (4.72ns)   --->   "%p_188 = hmul i16 %a, i16 0.0144424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1097 'hmul' 'p_188' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1098 '%sum_189 = hadd i16 %p_188, i16 0.0520325'
ST_13 : Operation 1098 [2/2] (4.14ns)   --->   "%sum_189 = hadd i16 %p_188, i16 0.0520325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1098 'hadd' 'sum_189' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1099 [1/2] (4.72ns)   --->   "%p_215 = hmul i16 %a, i16 0.0248718" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1099 'hmul' 'p_215' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1100 '%sum_216 = hadd i16 %p_215, i16 0.597168'
ST_13 : Operation 1100 [2/2] (4.14ns)   --->   "%sum_216 = hadd i16 %p_215, i16 0.597168" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1100 'hadd' 'sum_216' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1101 [1/2] (4.72ns)   --->   "%p_242 = hmul i16 %a, i16 6.83665e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1101 'hmul' 'p_242' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1102 '%sum_243 = hadd i16 %p_242, i16 -0.0221863'
ST_13 : Operation 1102 [2/2] (4.14ns)   --->   "%sum_243 = hadd i16 %p_242, i16 -0.0221863" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1102 'hadd' 'sum_243' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1103 [1/2] (4.72ns)   --->   "%p_269 = hmul i16 %a, i16 -0.223633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1103 'hmul' 'p_269' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1104 '%sum_270 = hadd i16 %p_269, i16 0.0934448'
ST_13 : Operation 1104 [2/2] (4.14ns)   --->   "%sum_270 = hadd i16 %p_269, i16 0.0934448" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1104 'hadd' 'sum_270' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1105 [1/2] (4.72ns)   --->   "%p_296 = hmul i16 %a, i16 -0.0396423" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1105 'hmul' 'p_296' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1106 '%sum_297 = hadd i16 %p_296, i16 0.740234'
ST_13 : Operation 1106 [2/2] (4.14ns)   --->   "%sum_297 = hadd i16 %p_296, i16 0.740234" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1106 'hadd' 'sum_297' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1107 [1/2] (4.72ns)   --->   "%p_323 = hmul i16 %a, i16 -0.228271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1107 'hmul' 'p_323' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1108 '%sum_324 = hadd i16 %p_323, i16 0.452148'
ST_13 : Operation 1108 [2/2] (4.14ns)   --->   "%sum_324 = hadd i16 %p_323, i16 0.452148" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1108 'hadd' 'sum_324' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1109 [1/2] (4.72ns)   --->   "%p_350 = hmul i16 %a, i16 0.560059" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1109 'hmul' 'p_350' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1110 '%sum_351 = hadd i16 %p_350, i16 -0.921387'
ST_13 : Operation 1110 [2/2] (4.14ns)   --->   "%sum_351 = hadd i16 %p_350, i16 -0.921387" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1110 'hadd' 'sum_351' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1111 [1/2] (4.72ns)   --->   "%p_377 = hmul i16 %a, i16 0.00497818" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1111 'hmul' 'p_377' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1112 '%sum_378 = hadd i16 %p_377, i16 -0.0191345'
ST_13 : Operation 1112 [2/2] (4.14ns)   --->   "%sum_378 = hadd i16 %p_377, i16 -0.0191345" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1112 'hadd' 'sum_378' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1113 [1/2] (4.72ns)   --->   "%p_404 = hmul i16 %a, i16 0.00397873" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1113 'hmul' 'p_404' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1114 '%sum_405 = hadd i16 %p_404, i16 -0.0113907'
ST_13 : Operation 1114 [2/2] (4.14ns)   --->   "%sum_405 = hadd i16 %p_404, i16 -0.0113907" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1114 'hadd' 'sum_405' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1115 [1/2] (4.72ns)   --->   "%p_431 = hmul i16 %a, i16 0.00269699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1115 'hmul' 'p_431' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1116 '%sum_432 = hadd i16 %p_431, i16 -0.057312'
ST_13 : Operation 1116 [2/2] (4.14ns)   --->   "%sum_432 = hadd i16 %p_431, i16 -0.057312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1116 'hadd' 'sum_432' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1117 [1/2] (4.72ns)   --->   "%p_458 = hmul i16 %a, i16 0.000427961" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1117 'hmul' 'p_458' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1118 '%sum_459 = hadd i16 %p_458, i16 -0.0104065'
ST_13 : Operation 1118 [2/2] (4.14ns)   --->   "%sum_459 = hadd i16 %p_458, i16 -0.0104065" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1118 'hadd' 'sum_459' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1119 [1/2] (4.72ns)   --->   "%p_485 = hmul i16 %a, i16 0.0289459" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1119 'hmul' 'p_485' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1120 '%sum_486 = hadd i16 %p_485, i16 0.171143'
ST_13 : Operation 1120 [2/2] (4.14ns)   --->   "%sum_486 = hadd i16 %p_485, i16 0.171143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1120 'hadd' 'sum_486' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1121 [1/2] (4.72ns)   --->   "%p_512 = hmul i16 %a, i16 -0.00893402" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1121 'hmul' 'p_512' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1122 '%sum_513 = hadd i16 %p_512, i16 0.0908813'
ST_13 : Operation 1122 [2/2] (4.14ns)   --->   "%sum_513 = hadd i16 %p_512, i16 0.0908813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1122 'hadd' 'sum_513' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1123 [1/2] (4.72ns)   --->   "%p_539 = hmul i16 %a, i16 -0.0465088" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1123 'hmul' 'p_539' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1124 '%sum_540 = hadd i16 %p_539, i16 0.409424'
ST_13 : Operation 1124 [2/2] (4.14ns)   --->   "%sum_540 = hadd i16 %p_539, i16 0.409424" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1124 'hadd' 'sum_540' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1125 [1/2] (4.72ns)   --->   "%p_566 = hmul i16 %a, i16 -0.117371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1125 'hmul' 'p_566' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1126 '%sum_567 = hadd i16 %p_566, i16 0.726074'
ST_13 : Operation 1126 [2/2] (4.14ns)   --->   "%sum_567 = hadd i16 %p_566, i16 0.726074" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1126 'hadd' 'sum_567' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1127 [1/2] (4.72ns)   --->   "%p_593 = hmul i16 %a, i16 0.234009" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1127 'hmul' 'p_593' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1128 '%sum_594 = hadd i16 %p_593, i16 -0.108276'
ST_13 : Operation 1128 [2/2] (4.14ns)   --->   "%sum_594 = hadd i16 %p_593, i16 -0.108276" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1128 'hadd' 'sum_594' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1129 [1/2] (4.72ns)   --->   "%p_620 = hmul i16 %a, i16 0.00119877" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1129 'hmul' 'p_620' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1130 '%sum_621 = hadd i16 %p_620, i16 -0.0214996'
ST_13 : Operation 1130 [2/2] (4.14ns)   --->   "%sum_621 = hadd i16 %p_620, i16 -0.0214996" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1130 'hadd' 'sum_621' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1131 [1/2] (4.72ns)   --->   "%p_647 = hmul i16 %a, i16 0.115417" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1131 'hmul' 'p_647' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1132 '%sum_648 = hadd i16 %p_647, i16 0.321777'
ST_13 : Operation 1132 [2/2] (4.14ns)   --->   "%sum_648 = hadd i16 %p_647, i16 0.321777" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1132 'hadd' 'sum_648' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1133 [1/2] (4.72ns)   --->   "%p_674 = hmul i16 %a, i16 0.00889587" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1133 'hmul' 'p_674' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1134 '%sum_675 = hadd i16 %p_674, i16 0.49707'
ST_13 : Operation 1134 [2/2] (4.14ns)   --->   "%sum_675 = hadd i16 %p_674, i16 0.49707" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1134 'hadd' 'sum_675' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1135 [1/2] (4.72ns)   --->   "%p_701 = hmul i16 %a, i16 -0.020401" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1135 'hmul' 'p_701' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1136 '%sum_702 = hadd i16 %p_701, i16 0.33374'
ST_13 : Operation 1136 [2/2] (4.14ns)   --->   "%sum_702 = hadd i16 %p_701, i16 0.33374" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1136 'hadd' 'sum_702' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1137 [1/2] (4.72ns)   --->   "%p_728 = hmul i16 %a, i16 0.361084" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1137 'hmul' 'p_728' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1138 '%sum_729 = hadd i16 %p_728, i16 1.03516'
ST_13 : Operation 1138 [2/2] (4.14ns)   --->   "%sum_729 = hadd i16 %p_728, i16 1.03516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1138 'hadd' 'sum_729' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1139 [1/2] (4.72ns)   --->   "%p_755 = hmul i16 %a, i16 0.0647583" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1139 'hmul' 'p_755' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1140 '%sum_756 = hadd i16 %p_755, i16 0.523926'
ST_13 : Operation 1140 [2/2] (4.14ns)   --->   "%sum_756 = hadd i16 %p_755, i16 0.523926" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1140 'hadd' 'sum_756' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1141 [1/2] (4.72ns)   --->   "%p_782 = hmul i16 %a, i16 0.067688" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1141 'hmul' 'p_782' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1142 '%sum_783 = hadd i16 %p_782, i16 0.415283'
ST_13 : Operation 1142 [2/2] (4.14ns)   --->   "%sum_783 = hadd i16 %p_782, i16 0.415283" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1142 'hadd' 'sum_783' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1143 [1/2] (4.72ns)   --->   "%p_809 = hmul i16 %a, i16 -0.612305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1143 'hmul' 'p_809' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1144 '%sum_810 = hadd i16 %p_809, i16 0.568359'
ST_13 : Operation 1144 [2/2] (4.14ns)   --->   "%sum_810 = hadd i16 %p_809, i16 0.568359" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1144 'hadd' 'sum_810' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1145 [1/2] (4.72ns)   --->   "%p_836 = hmul i16 %a, i16 -0.0106125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1145 'hmul' 'p_836' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 1146 '%sum_837 = hadd i16 %p_836, i16 -0.019516'
ST_13 : Operation 1146 [2/2] (4.14ns)   --->   "%sum_837 = hadd i16 %p_836, i16 -0.019516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1146 'hadd' 'sum_837' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.90>
ST_14 : Operation 1147 [1/2] (5.90ns)   --->   "%sum = hadd i16 %p, i16 -0.0225983" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1147 'hadd' 'sum' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1148 '%p_1 = hmul i16 %a_1, i16 0.00357819'
ST_14 : Operation 1148 [2/2] (2.96ns)   --->   "%p_1 = hmul i16 %a_1, i16 0.00357819" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1148 'hmul' 'p_1' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1149 [1/2] (5.90ns)   --->   "%sum_864 = hadd i16 %p_863, i16 0.54541" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1149 'hadd' 'sum_864' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1150 '%p_27 = hmul i16 %a_1, i16 -0.115234'
ST_14 : Operation 1150 [2/2] (2.96ns)   --->   "%p_27 = hmul i16 %a_1, i16 -0.115234" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1150 'hmul' 'p_27' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1151 [1/2] (5.90ns)   --->   "%sum_54 = hadd i16 %p_53, i16 0.36084" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1151 'hadd' 'sum_54' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1152 '%p_54 = hmul i16 %a_1, i16 -0.102844'
ST_14 : Operation 1152 [2/2] (2.96ns)   --->   "%p_54 = hmul i16 %a_1, i16 -0.102844" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1152 'hmul' 'p_54' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1153 [1/2] (5.90ns)   --->   "%sum_81 = hadd i16 %p_80, i16 0.365723" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1153 'hadd' 'sum_81' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1154 '%p_81 = hmul i16 %a_1, i16 -0.0622559'
ST_14 : Operation 1154 [2/2] (2.96ns)   --->   "%p_81 = hmul i16 %a_1, i16 -0.0622559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1154 'hmul' 'p_81' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1155 [1/2] (5.90ns)   --->   "%sum_108 = hadd i16 %p_107, i16 1.23145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1155 'hadd' 'sum_108' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1156 '%p_108 = hmul i16 %a_1, i16 0.0069313'
ST_14 : Operation 1156 [2/2] (2.96ns)   --->   "%p_108 = hmul i16 %a_1, i16 0.0069313" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1156 'hmul' 'p_108' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1157 [1/2] (5.90ns)   --->   "%sum_135 = hadd i16 %p_134, i16 0.677734" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1157 'hadd' 'sum_135' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1158 '%p_135 = hmul i16 %a_1, i16 0.0107727'
ST_14 : Operation 1158 [2/2] (2.96ns)   --->   "%p_135 = hmul i16 %a_1, i16 0.0107727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1158 'hmul' 'p_135' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1159 [1/2] (5.90ns)   --->   "%sum_162 = hadd i16 %p_161, i16 0.479248" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1159 'hadd' 'sum_162' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1160 '%p_162 = hmul i16 %a_1, i16 -0.0465393'
ST_14 : Operation 1160 [2/2] (2.96ns)   --->   "%p_162 = hmul i16 %a_1, i16 -0.0465393" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1160 'hmul' 'p_162' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1161 [1/2] (5.90ns)   --->   "%sum_189 = hadd i16 %p_188, i16 0.0520325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1161 'hadd' 'sum_189' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1162 '%p_189 = hmul i16 %a_1, i16 -0.0136948'
ST_14 : Operation 1162 [2/2] (2.96ns)   --->   "%p_189 = hmul i16 %a_1, i16 -0.0136948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1162 'hmul' 'p_189' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1163 [1/2] (5.90ns)   --->   "%sum_216 = hadd i16 %p_215, i16 0.597168" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1163 'hadd' 'sum_216' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1164 '%p_216 = hmul i16 %a_1, i16 -0.019455'
ST_14 : Operation 1164 [2/2] (2.96ns)   --->   "%p_216 = hmul i16 %a_1, i16 -0.019455" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1164 'hmul' 'p_216' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1165 [1/2] (5.90ns)   --->   "%sum_243 = hadd i16 %p_242, i16 -0.0221863" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1165 'hadd' 'sum_243' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1166 '%p_243 = hmul i16 %a_1, i16 0.00153351'
ST_14 : Operation 1166 [2/2] (2.96ns)   --->   "%p_243 = hmul i16 %a_1, i16 0.00153351" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1166 'hmul' 'p_243' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1167 [1/2] (5.90ns)   --->   "%sum_270 = hadd i16 %p_269, i16 0.0934448" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1167 'hadd' 'sum_270' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1168 '%p_270 = hmul i16 %a_1, i16 1.20605'
ST_14 : Operation 1168 [2/2] (2.96ns)   --->   "%p_270 = hmul i16 %a_1, i16 1.20605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1168 'hmul' 'p_270' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1169 [1/2] (5.90ns)   --->   "%sum_297 = hadd i16 %p_296, i16 0.740234" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1169 'hadd' 'sum_297' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1170 '%p_297 = hmul i16 %a_1, i16 -0.00187874'
ST_14 : Operation 1170 [2/2] (2.96ns)   --->   "%p_297 = hmul i16 %a_1, i16 -0.00187874" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1170 'hmul' 'p_297' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1171 [1/2] (5.90ns)   --->   "%sum_324 = hadd i16 %p_323, i16 0.452148" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1171 'hadd' 'sum_324' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1172 '%p_324 = hmul i16 %a_1, i16 -0.461914'
ST_14 : Operation 1172 [2/2] (2.96ns)   --->   "%p_324 = hmul i16 %a_1, i16 -0.461914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1172 'hmul' 'p_324' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1173 [1/2] (5.90ns)   --->   "%sum_351 = hadd i16 %p_350, i16 -0.921387" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1173 'hadd' 'sum_351' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1174 '%p_351 = hmul i16 %a_1, i16 0.840332'
ST_14 : Operation 1174 [2/2] (2.96ns)   --->   "%p_351 = hmul i16 %a_1, i16 0.840332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1174 'hmul' 'p_351' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1175 [1/2] (5.90ns)   --->   "%sum_378 = hadd i16 %p_377, i16 -0.0191345" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1175 'hadd' 'sum_378' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1176 '%p_378 = hmul i16 %a_1, i16 -0.000218987'
ST_14 : Operation 1176 [2/2] (2.96ns)   --->   "%p_378 = hmul i16 %a_1, i16 -0.000218987" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1176 'hmul' 'p_378' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1177 [1/2] (5.90ns)   --->   "%sum_405 = hadd i16 %p_404, i16 -0.0113907" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1177 'hadd' 'sum_405' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1178 '%p_405 = hmul i16 %a_1, i16 -0.00257111'
ST_14 : Operation 1178 [2/2] (2.96ns)   --->   "%p_405 = hmul i16 %a_1, i16 -0.00257111" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1178 'hmul' 'p_405' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1179 [1/2] (5.90ns)   --->   "%sum_432 = hadd i16 %p_431, i16 -0.057312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1179 'hadd' 'sum_432' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1180 '%p_432 = hmul i16 %a_1, i16 0.000702858'
ST_14 : Operation 1180 [2/2] (2.96ns)   --->   "%p_432 = hmul i16 %a_1, i16 0.000702858" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1180 'hmul' 'p_432' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1181 [1/2] (5.90ns)   --->   "%sum_459 = hadd i16 %p_458, i16 -0.0104065" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1181 'hadd' 'sum_459' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1182 '%p_459 = hmul i16 %a_1, i16 -0.00172424'
ST_14 : Operation 1182 [2/2] (2.96ns)   --->   "%p_459 = hmul i16 %a_1, i16 -0.00172424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1182 'hmul' 'p_459' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1183 [1/2] (5.90ns)   --->   "%sum_486 = hadd i16 %p_485, i16 0.171143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1183 'hadd' 'sum_486' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1184 '%p_486 = hmul i16 %a_1, i16 0.00904083'
ST_14 : Operation 1184 [2/2] (2.96ns)   --->   "%p_486 = hmul i16 %a_1, i16 0.00904083" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1184 'hmul' 'p_486' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1185 [1/2] (5.90ns)   --->   "%sum_513 = hadd i16 %p_512, i16 0.0908813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1185 'hadd' 'sum_513' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1186 '%p_513 = hmul i16 %a_1, i16 0.196777'
ST_14 : Operation 1186 [2/2] (2.96ns)   --->   "%p_513 = hmul i16 %a_1, i16 0.196777" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1186 'hmul' 'p_513' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1187 [1/2] (5.90ns)   --->   "%sum_540 = hadd i16 %p_539, i16 0.409424" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1187 'hadd' 'sum_540' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1188 '%p_540 = hmul i16 %a_1, i16 -0.312744'
ST_14 : Operation 1188 [2/2] (2.96ns)   --->   "%p_540 = hmul i16 %a_1, i16 -0.312744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1188 'hmul' 'p_540' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1189 [1/2] (5.90ns)   --->   "%sum_567 = hadd i16 %p_566, i16 0.726074" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1189 'hadd' 'sum_567' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1190 '%p_567 = hmul i16 %a_1, i16 -0.116333'
ST_14 : Operation 1190 [2/2] (2.96ns)   --->   "%p_567 = hmul i16 %a_1, i16 -0.116333" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1190 'hmul' 'p_567' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1191 [1/2] (5.90ns)   --->   "%sum_594 = hadd i16 %p_593, i16 -0.108276" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1191 'hadd' 'sum_594' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1192 '%p_594 = hmul i16 %a_1, i16 -1.01465'
ST_14 : Operation 1192 [2/2] (2.96ns)   --->   "%p_594 = hmul i16 %a_1, i16 -1.01465" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1192 'hmul' 'p_594' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1193 [1/2] (5.90ns)   --->   "%sum_621 = hadd i16 %p_620, i16 -0.0214996" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1193 'hadd' 'sum_621' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1194 '%p_621 = hmul i16 %a_1, i16 0.00224304'
ST_14 : Operation 1194 [2/2] (2.96ns)   --->   "%p_621 = hmul i16 %a_1, i16 0.00224304" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1194 'hmul' 'p_621' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1195 [1/2] (5.90ns)   --->   "%sum_648 = hadd i16 %p_647, i16 0.321777" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1195 'hadd' 'sum_648' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1196 '%p_648 = hmul i16 %a_1, i16 0.286133'
ST_14 : Operation 1196 [2/2] (2.96ns)   --->   "%p_648 = hmul i16 %a_1, i16 0.286133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1196 'hmul' 'p_648' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1197 [1/2] (5.90ns)   --->   "%sum_675 = hadd i16 %p_674, i16 0.49707" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1197 'hadd' 'sum_675' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1198 '%p_675 = hmul i16 %a_1, i16 0.0256195'
ST_14 : Operation 1198 [2/2] (2.96ns)   --->   "%p_675 = hmul i16 %a_1, i16 0.0256195" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1198 'hmul' 'p_675' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1199 [1/2] (5.90ns)   --->   "%sum_702 = hadd i16 %p_701, i16 0.33374" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1199 'hadd' 'sum_702' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1200 '%p_702 = hmul i16 %a_1, i16 0.0731201'
ST_14 : Operation 1200 [2/2] (2.96ns)   --->   "%p_702 = hmul i16 %a_1, i16 0.0731201" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1200 'hmul' 'p_702' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1201 [1/2] (5.90ns)   --->   "%sum_729 = hadd i16 %p_728, i16 1.03516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1201 'hadd' 'sum_729' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1202 '%p_729 = hmul i16 %a_1, i16 0.383301'
ST_14 : Operation 1202 [2/2] (2.96ns)   --->   "%p_729 = hmul i16 %a_1, i16 0.383301" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1202 'hmul' 'p_729' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1203 [1/2] (5.90ns)   --->   "%sum_756 = hadd i16 %p_755, i16 0.523926" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1203 'hadd' 'sum_756' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1204 '%p_756 = hmul i16 %a_1, i16 -0.0337524'
ST_14 : Operation 1204 [2/2] (2.96ns)   --->   "%p_756 = hmul i16 %a_1, i16 -0.0337524" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1204 'hmul' 'p_756' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1205 [1/2] (5.90ns)   --->   "%sum_783 = hadd i16 %p_782, i16 0.415283" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1205 'hadd' 'sum_783' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1206 '%p_783 = hmul i16 %a_1, i16 0.224243'
ST_14 : Operation 1206 [2/2] (2.96ns)   --->   "%p_783 = hmul i16 %a_1, i16 0.224243" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1206 'hmul' 'p_783' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1207 [1/2] (5.90ns)   --->   "%sum_810 = hadd i16 %p_809, i16 0.568359" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1207 'hadd' 'sum_810' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1208 '%p_810 = hmul i16 %a_1, i16 -0.0446167'
ST_14 : Operation 1208 [2/2] (2.96ns)   --->   "%p_810 = hmul i16 %a_1, i16 -0.0446167" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1208 'hmul' 'p_810' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1209 [1/2] (5.90ns)   --->   "%sum_837 = hadd i16 %p_836, i16 -0.019516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1209 'hadd' 'sum_837' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 1210 '%p_837 = hmul i16 %a_1, i16 0.00973511'
ST_14 : Operation 1210 [2/2] (2.96ns)   --->   "%p_837 = hmul i16 %a_1, i16 0.00973511" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1210 'hmul' 'p_837' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.6>
ST_15 : Operation 1211 [1/2] (4.72ns)   --->   "%p_1 = hmul i16 %a_1, i16 0.00357819" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1211 'hmul' 'p_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1212 '%sum_1 = hadd i16 %sum, i16 %p_1'
ST_15 : Operation 1212 [2/2] (4.14ns)   --->   "%sum_1 = hadd i16 %sum, i16 %p_1" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1212 'hadd' 'sum_1' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1213 [1/2] (4.72ns)   --->   "%p_27 = hmul i16 %a_1, i16 -0.115234" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1213 'hmul' 'p_27' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1214 '%sum_28 = hadd i16 %sum_864, i16 %p_27'
ST_15 : Operation 1214 [2/2] (4.14ns)   --->   "%sum_28 = hadd i16 %sum_864, i16 %p_27" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1214 'hadd' 'sum_28' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1215 [1/2] (4.72ns)   --->   "%p_54 = hmul i16 %a_1, i16 -0.102844" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1215 'hmul' 'p_54' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1216 '%sum_55 = hadd i16 %sum_54, i16 %p_54'
ST_15 : Operation 1216 [2/2] (4.14ns)   --->   "%sum_55 = hadd i16 %sum_54, i16 %p_54" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1216 'hadd' 'sum_55' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1217 [1/2] (4.72ns)   --->   "%p_81 = hmul i16 %a_1, i16 -0.0622559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1217 'hmul' 'p_81' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1218 '%sum_82 = hadd i16 %sum_81, i16 %p_81'
ST_15 : Operation 1218 [2/2] (4.14ns)   --->   "%sum_82 = hadd i16 %sum_81, i16 %p_81" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1218 'hadd' 'sum_82' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1219 [1/2] (4.72ns)   --->   "%p_108 = hmul i16 %a_1, i16 0.0069313" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1219 'hmul' 'p_108' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1220 '%sum_109 = hadd i16 %sum_108, i16 %p_108'
ST_15 : Operation 1220 [2/2] (4.14ns)   --->   "%sum_109 = hadd i16 %sum_108, i16 %p_108" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1220 'hadd' 'sum_109' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1221 [1/2] (4.72ns)   --->   "%p_135 = hmul i16 %a_1, i16 0.0107727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1221 'hmul' 'p_135' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1222 '%sum_136 = hadd i16 %sum_135, i16 %p_135'
ST_15 : Operation 1222 [2/2] (4.14ns)   --->   "%sum_136 = hadd i16 %sum_135, i16 %p_135" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1222 'hadd' 'sum_136' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1223 [1/2] (4.72ns)   --->   "%p_162 = hmul i16 %a_1, i16 -0.0465393" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1223 'hmul' 'p_162' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1224 '%sum_163 = hadd i16 %sum_162, i16 %p_162'
ST_15 : Operation 1224 [2/2] (4.14ns)   --->   "%sum_163 = hadd i16 %sum_162, i16 %p_162" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1224 'hadd' 'sum_163' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1225 [1/2] (4.72ns)   --->   "%p_189 = hmul i16 %a_1, i16 -0.0136948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1225 'hmul' 'p_189' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1226 '%sum_190 = hadd i16 %sum_189, i16 %p_189'
ST_15 : Operation 1226 [2/2] (4.14ns)   --->   "%sum_190 = hadd i16 %sum_189, i16 %p_189" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1226 'hadd' 'sum_190' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1227 [1/2] (4.72ns)   --->   "%p_216 = hmul i16 %a_1, i16 -0.019455" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1227 'hmul' 'p_216' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1228 '%sum_217 = hadd i16 %sum_216, i16 %p_216'
ST_15 : Operation 1228 [2/2] (4.14ns)   --->   "%sum_217 = hadd i16 %sum_216, i16 %p_216" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1228 'hadd' 'sum_217' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1229 [1/2] (4.72ns)   --->   "%p_243 = hmul i16 %a_1, i16 0.00153351" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1229 'hmul' 'p_243' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1230 '%sum_244 = hadd i16 %sum_243, i16 %p_243'
ST_15 : Operation 1230 [2/2] (4.14ns)   --->   "%sum_244 = hadd i16 %sum_243, i16 %p_243" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1230 'hadd' 'sum_244' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1231 [1/2] (4.72ns)   --->   "%p_270 = hmul i16 %a_1, i16 1.20605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1231 'hmul' 'p_270' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1232 '%sum_271 = hadd i16 %sum_270, i16 %p_270'
ST_15 : Operation 1232 [2/2] (4.14ns)   --->   "%sum_271 = hadd i16 %sum_270, i16 %p_270" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1232 'hadd' 'sum_271' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1233 [1/2] (4.72ns)   --->   "%p_297 = hmul i16 %a_1, i16 -0.00187874" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1233 'hmul' 'p_297' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1234 '%sum_298 = hadd i16 %sum_297, i16 %p_297'
ST_15 : Operation 1234 [2/2] (4.14ns)   --->   "%sum_298 = hadd i16 %sum_297, i16 %p_297" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1234 'hadd' 'sum_298' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1235 [1/2] (4.72ns)   --->   "%p_324 = hmul i16 %a_1, i16 -0.461914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1235 'hmul' 'p_324' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1236 '%sum_325 = hadd i16 %sum_324, i16 %p_324'
ST_15 : Operation 1236 [2/2] (4.14ns)   --->   "%sum_325 = hadd i16 %sum_324, i16 %p_324" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1236 'hadd' 'sum_325' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1237 [1/2] (4.72ns)   --->   "%p_351 = hmul i16 %a_1, i16 0.840332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1237 'hmul' 'p_351' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1238 '%sum_352 = hadd i16 %sum_351, i16 %p_351'
ST_15 : Operation 1238 [2/2] (4.14ns)   --->   "%sum_352 = hadd i16 %sum_351, i16 %p_351" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1238 'hadd' 'sum_352' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1239 [1/2] (4.72ns)   --->   "%p_378 = hmul i16 %a_1, i16 -0.000218987" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1239 'hmul' 'p_378' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1240 '%sum_379 = hadd i16 %sum_378, i16 %p_378'
ST_15 : Operation 1240 [2/2] (4.14ns)   --->   "%sum_379 = hadd i16 %sum_378, i16 %p_378" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1240 'hadd' 'sum_379' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1241 [1/2] (4.72ns)   --->   "%p_405 = hmul i16 %a_1, i16 -0.00257111" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1241 'hmul' 'p_405' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1242 '%sum_406 = hadd i16 %sum_405, i16 %p_405'
ST_15 : Operation 1242 [2/2] (4.14ns)   --->   "%sum_406 = hadd i16 %sum_405, i16 %p_405" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1242 'hadd' 'sum_406' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1243 [1/2] (4.72ns)   --->   "%p_432 = hmul i16 %a_1, i16 0.000702858" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1243 'hmul' 'p_432' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1244 '%sum_433 = hadd i16 %sum_432, i16 %p_432'
ST_15 : Operation 1244 [2/2] (4.14ns)   --->   "%sum_433 = hadd i16 %sum_432, i16 %p_432" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1244 'hadd' 'sum_433' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1245 [1/2] (4.72ns)   --->   "%p_459 = hmul i16 %a_1, i16 -0.00172424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1245 'hmul' 'p_459' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1246 '%sum_460 = hadd i16 %sum_459, i16 %p_459'
ST_15 : Operation 1246 [2/2] (4.14ns)   --->   "%sum_460 = hadd i16 %sum_459, i16 %p_459" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1246 'hadd' 'sum_460' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1247 [1/2] (4.72ns)   --->   "%p_486 = hmul i16 %a_1, i16 0.00904083" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1247 'hmul' 'p_486' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1248 '%sum_487 = hadd i16 %sum_486, i16 %p_486'
ST_15 : Operation 1248 [2/2] (4.14ns)   --->   "%sum_487 = hadd i16 %sum_486, i16 %p_486" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1248 'hadd' 'sum_487' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1249 [1/2] (4.72ns)   --->   "%p_513 = hmul i16 %a_1, i16 0.196777" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1249 'hmul' 'p_513' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1250 '%sum_514 = hadd i16 %sum_513, i16 %p_513'
ST_15 : Operation 1250 [2/2] (4.14ns)   --->   "%sum_514 = hadd i16 %sum_513, i16 %p_513" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1250 'hadd' 'sum_514' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1251 [1/2] (4.72ns)   --->   "%p_540 = hmul i16 %a_1, i16 -0.312744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1251 'hmul' 'p_540' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1252 '%sum_541 = hadd i16 %sum_540, i16 %p_540'
ST_15 : Operation 1252 [2/2] (4.14ns)   --->   "%sum_541 = hadd i16 %sum_540, i16 %p_540" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1252 'hadd' 'sum_541' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1253 [1/2] (4.72ns)   --->   "%p_567 = hmul i16 %a_1, i16 -0.116333" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1253 'hmul' 'p_567' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1254 '%sum_568 = hadd i16 %sum_567, i16 %p_567'
ST_15 : Operation 1254 [2/2] (4.14ns)   --->   "%sum_568 = hadd i16 %sum_567, i16 %p_567" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1254 'hadd' 'sum_568' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1255 [1/2] (4.72ns)   --->   "%p_594 = hmul i16 %a_1, i16 -1.01465" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1255 'hmul' 'p_594' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1256 '%sum_595 = hadd i16 %sum_594, i16 %p_594'
ST_15 : Operation 1256 [2/2] (4.14ns)   --->   "%sum_595 = hadd i16 %sum_594, i16 %p_594" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1256 'hadd' 'sum_595' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1257 [1/2] (4.72ns)   --->   "%p_621 = hmul i16 %a_1, i16 0.00224304" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1257 'hmul' 'p_621' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1258 '%sum_622 = hadd i16 %sum_621, i16 %p_621'
ST_15 : Operation 1258 [2/2] (4.14ns)   --->   "%sum_622 = hadd i16 %sum_621, i16 %p_621" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1258 'hadd' 'sum_622' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1259 [1/2] (4.72ns)   --->   "%p_648 = hmul i16 %a_1, i16 0.286133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1259 'hmul' 'p_648' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1260 '%sum_649 = hadd i16 %sum_648, i16 %p_648'
ST_15 : Operation 1260 [2/2] (4.14ns)   --->   "%sum_649 = hadd i16 %sum_648, i16 %p_648" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1260 'hadd' 'sum_649' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1261 [1/2] (4.72ns)   --->   "%p_675 = hmul i16 %a_1, i16 0.0256195" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1261 'hmul' 'p_675' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1262 '%sum_676 = hadd i16 %sum_675, i16 %p_675'
ST_15 : Operation 1262 [2/2] (4.14ns)   --->   "%sum_676 = hadd i16 %sum_675, i16 %p_675" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1262 'hadd' 'sum_676' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1263 [1/2] (4.72ns)   --->   "%p_702 = hmul i16 %a_1, i16 0.0731201" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1263 'hmul' 'p_702' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1264 '%sum_703 = hadd i16 %sum_702, i16 %p_702'
ST_15 : Operation 1264 [2/2] (4.14ns)   --->   "%sum_703 = hadd i16 %sum_702, i16 %p_702" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1264 'hadd' 'sum_703' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1265 [1/2] (4.72ns)   --->   "%p_729 = hmul i16 %a_1, i16 0.383301" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1265 'hmul' 'p_729' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1266 '%sum_730 = hadd i16 %sum_729, i16 %p_729'
ST_15 : Operation 1266 [2/2] (4.14ns)   --->   "%sum_730 = hadd i16 %sum_729, i16 %p_729" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1266 'hadd' 'sum_730' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1267 [1/2] (4.72ns)   --->   "%p_756 = hmul i16 %a_1, i16 -0.0337524" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1267 'hmul' 'p_756' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1268 '%sum_757 = hadd i16 %sum_756, i16 %p_756'
ST_15 : Operation 1268 [2/2] (4.14ns)   --->   "%sum_757 = hadd i16 %sum_756, i16 %p_756" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1268 'hadd' 'sum_757' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1269 [1/2] (4.72ns)   --->   "%p_783 = hmul i16 %a_1, i16 0.224243" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1269 'hmul' 'p_783' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1270 '%sum_784 = hadd i16 %sum_783, i16 %p_783'
ST_15 : Operation 1270 [2/2] (4.14ns)   --->   "%sum_784 = hadd i16 %sum_783, i16 %p_783" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1270 'hadd' 'sum_784' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1271 [1/2] (4.72ns)   --->   "%p_810 = hmul i16 %a_1, i16 -0.0446167" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1271 'hmul' 'p_810' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1272 '%sum_811 = hadd i16 %sum_810, i16 %p_810'
ST_15 : Operation 1272 [2/2] (4.14ns)   --->   "%sum_811 = hadd i16 %sum_810, i16 %p_810" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1272 'hadd' 'sum_811' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1273 [1/2] (4.72ns)   --->   "%p_837 = hmul i16 %a_1, i16 0.00973511" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1273 'hmul' 'p_837' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 1274 '%sum_838 = hadd i16 %sum_837, i16 %p_837'
ST_15 : Operation 1274 [2/2] (4.14ns)   --->   "%sum_838 = hadd i16 %sum_837, i16 %p_837" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1274 'hadd' 'sum_838' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.90>
ST_16 : Operation 1275 [1/2] (5.90ns)   --->   "%sum_1 = hadd i16 %sum, i16 %p_1" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1275 'hadd' 'sum_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1276 '%p_2 = hmul i16 %a_2, i16 -0.0160065'
ST_16 : Operation 1276 [2/2] (2.96ns)   --->   "%p_2 = hmul i16 %a_2, i16 -0.0160065" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1276 'hmul' 'p_2' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1277 [1/2] (5.90ns)   --->   "%sum_28 = hadd i16 %sum_864, i16 %p_27" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1277 'hadd' 'sum_28' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1278 '%p_28 = hmul i16 %a_2, i16 -0.016922'
ST_16 : Operation 1278 [2/2] (2.96ns)   --->   "%p_28 = hmul i16 %a_2, i16 -0.016922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1278 'hmul' 'p_28' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1279 [1/2] (5.90ns)   --->   "%sum_55 = hadd i16 %sum_54, i16 %p_54" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1279 'hadd' 'sum_55' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1280 '%p_55 = hmul i16 %a_2, i16 -0.0228119'
ST_16 : Operation 1280 [2/2] (2.96ns)   --->   "%p_55 = hmul i16 %a_2, i16 -0.0228119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1280 'hmul' 'p_55' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1281 [1/2] (5.90ns)   --->   "%sum_82 = hadd i16 %sum_81, i16 %p_81" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1281 'hadd' 'sum_82' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1282 '%p_82 = hmul i16 %a_2, i16 -0.0479431'
ST_16 : Operation 1282 [2/2] (2.96ns)   --->   "%p_82 = hmul i16 %a_2, i16 -0.0479431" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1282 'hmul' 'p_82' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1283 [1/2] (5.90ns)   --->   "%sum_109 = hadd i16 %sum_108, i16 %p_108" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1283 'hadd' 'sum_109' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1284 '%p_109 = hmul i16 %a_2, i16 0.000730515'
ST_16 : Operation 1284 [2/2] (2.96ns)   --->   "%p_109 = hmul i16 %a_2, i16 0.000730515" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1284 'hmul' 'p_109' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1285 [1/2] (5.90ns)   --->   "%sum_136 = hadd i16 %sum_135, i16 %p_135" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1285 'hadd' 'sum_136' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1286 '%p_136 = hmul i16 %a_2, i16 -0.146973'
ST_16 : Operation 1286 [2/2] (2.96ns)   --->   "%p_136 = hmul i16 %a_2, i16 -0.146973" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1286 'hmul' 'p_136' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1287 [1/2] (5.90ns)   --->   "%sum_163 = hadd i16 %sum_162, i16 %p_162" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1287 'hadd' 'sum_163' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1288 '%p_163 = hmul i16 %a_2, i16 0.00739288'
ST_16 : Operation 1288 [2/2] (2.96ns)   --->   "%p_163 = hmul i16 %a_2, i16 0.00739288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1288 'hmul' 'p_163' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1289 [1/2] (5.90ns)   --->   "%sum_190 = hadd i16 %sum_189, i16 %p_189" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1289 'hadd' 'sum_190' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1290 '%p_190 = hmul i16 %a_2, i16 -0.00852203'
ST_16 : Operation 1290 [2/2] (2.96ns)   --->   "%p_190 = hmul i16 %a_2, i16 -0.00852203" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1290 'hmul' 'p_190' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1291 [1/2] (5.90ns)   --->   "%sum_217 = hadd i16 %sum_216, i16 %p_216" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1291 'hadd' 'sum_217' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1292 '%p_217 = hmul i16 %a_2, i16 0.0224915'
ST_16 : Operation 1292 [2/2] (2.96ns)   --->   "%p_217 = hmul i16 %a_2, i16 0.0224915" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1292 'hmul' 'p_217' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1293 [1/2] (5.90ns)   --->   "%sum_244 = hadd i16 %sum_243, i16 %p_243" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1293 'hadd' 'sum_244' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1294 '%p_244 = hmul i16 %a_2, i16 0.00539017'
ST_16 : Operation 1294 [2/2] (2.96ns)   --->   "%p_244 = hmul i16 %a_2, i16 0.00539017" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1294 'hmul' 'p_244' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1295 [1/2] (5.90ns)   --->   "%sum_271 = hadd i16 %sum_270, i16 %p_270" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1295 'hadd' 'sum_271' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1296 '%p_271 = hmul i16 %a_2, i16 0.182861'
ST_16 : Operation 1296 [2/2] (2.96ns)   --->   "%p_271 = hmul i16 %a_2, i16 0.182861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1296 'hmul' 'p_271' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1297 [1/2] (5.90ns)   --->   "%sum_298 = hadd i16 %sum_297, i16 %p_297" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1297 'hadd' 'sum_298' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1298 '%p_298 = hmul i16 %a_2, i16 -0.00759888'
ST_16 : Operation 1298 [2/2] (2.96ns)   --->   "%p_298 = hmul i16 %a_2, i16 -0.00759888" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1298 'hmul' 'p_298' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1299 [1/2] (5.90ns)   --->   "%sum_325 = hadd i16 %sum_324, i16 %p_324" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1299 'hadd' 'sum_325' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1300 '%p_325 = hmul i16 %a_2, i16 -0.0889282'
ST_16 : Operation 1300 [2/2] (2.96ns)   --->   "%p_325 = hmul i16 %a_2, i16 -0.0889282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1300 'hmul' 'p_325' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1301 [1/2] (5.90ns)   --->   "%sum_352 = hadd i16 %sum_351, i16 %p_351" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1301 'hadd' 'sum_352' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1302 '%p_352 = hmul i16 %a_2, i16 0.459473'
ST_16 : Operation 1302 [2/2] (2.96ns)   --->   "%p_352 = hmul i16 %a_2, i16 0.459473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1302 'hmul' 'p_352' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1303 [1/2] (5.90ns)   --->   "%sum_379 = hadd i16 %sum_378, i16 %p_378" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1303 'hadd' 'sum_379' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1304 '%p_379 = hmul i16 %a_2, i16 0.00279808'
ST_16 : Operation 1304 [2/2] (2.96ns)   --->   "%p_379 = hmul i16 %a_2, i16 0.00279808" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1304 'hmul' 'p_379' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1305 [1/2] (5.90ns)   --->   "%sum_406 = hadd i16 %sum_405, i16 %p_405" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1305 'hadd' 'sum_406' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1306 '%p_406 = hmul i16 %a_2, i16 0.00155067'
ST_16 : Operation 1306 [2/2] (2.96ns)   --->   "%p_406 = hmul i16 %a_2, i16 0.00155067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1306 'hmul' 'p_406' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1307 [1/2] (5.90ns)   --->   "%sum_433 = hadd i16 %sum_432, i16 %p_432" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1307 'hadd' 'sum_433' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1308 '%p_433 = hmul i16 %a_2, i16 0.000997543'
ST_16 : Operation 1308 [2/2] (2.96ns)   --->   "%p_433 = hmul i16 %a_2, i16 0.000997543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1308 'hmul' 'p_433' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1309 [1/2] (5.90ns)   --->   "%sum_460 = hadd i16 %sum_459, i16 %p_459" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1309 'hadd' 'sum_460' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1310 '%p_460 = hmul i16 %a_2, i16 0.00105476'
ST_16 : Operation 1310 [2/2] (2.96ns)   --->   "%p_460 = hmul i16 %a_2, i16 0.00105476" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1310 'hmul' 'p_460' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1311 [1/2] (5.90ns)   --->   "%sum_487 = hadd i16 %sum_486, i16 %p_486" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1311 'hadd' 'sum_487' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1312 '%p_487 = hmul i16 %a_2, i16 -0.000169039'
ST_16 : Operation 1312 [2/2] (2.96ns)   --->   "%p_487 = hmul i16 %a_2, i16 -0.000169039" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1312 'hmul' 'p_487' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1313 [1/2] (5.90ns)   --->   "%sum_514 = hadd i16 %sum_513, i16 %p_513" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1313 'hadd' 'sum_514' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1314 '%p_514 = hmul i16 %a_2, i16 -0.215698'
ST_16 : Operation 1314 [2/2] (2.96ns)   --->   "%p_514 = hmul i16 %a_2, i16 -0.215698" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1314 'hmul' 'p_514' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1315 [1/2] (5.90ns)   --->   "%sum_541 = hadd i16 %sum_540, i16 %p_540" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1315 'hadd' 'sum_541' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1316 '%p_541 = hmul i16 %a_2, i16 0.343994'
ST_16 : Operation 1316 [2/2] (2.96ns)   --->   "%p_541 = hmul i16 %a_2, i16 0.343994" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1316 'hmul' 'p_541' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1317 [1/2] (5.90ns)   --->   "%sum_568 = hadd i16 %sum_567, i16 %p_567" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1317 'hadd' 'sum_568' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1318 '%p_568 = hmul i16 %a_2, i16 -0.0948486'
ST_16 : Operation 1318 [2/2] (2.96ns)   --->   "%p_568 = hmul i16 %a_2, i16 -0.0948486" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1318 'hmul' 'p_568' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1319 [1/2] (5.90ns)   --->   "%sum_595 = hadd i16 %sum_594, i16 %p_594" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1319 'hadd' 'sum_595' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1320 '%p_595 = hmul i16 %a_2, i16 -0.378418'
ST_16 : Operation 1320 [2/2] (2.96ns)   --->   "%p_595 = hmul i16 %a_2, i16 -0.378418" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1320 'hmul' 'p_595' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1321 [1/2] (5.90ns)   --->   "%sum_622 = hadd i16 %sum_621, i16 %p_621" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1321 'hadd' 'sum_622' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1322 '%p_622 = hmul i16 %a_2, i16 0.00218964'
ST_16 : Operation 1322 [2/2] (2.96ns)   --->   "%p_622 = hmul i16 %a_2, i16 0.00218964" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1322 'hmul' 'p_622' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1323 [1/2] (5.90ns)   --->   "%sum_649 = hadd i16 %sum_648, i16 %p_648" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1323 'hadd' 'sum_649' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1324 '%p_649 = hmul i16 %a_2, i16 -0.342285'
ST_16 : Operation 1324 [2/2] (2.96ns)   --->   "%p_649 = hmul i16 %a_2, i16 -0.342285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1324 'hmul' 'p_649' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1325 [1/2] (5.90ns)   --->   "%sum_676 = hadd i16 %sum_675, i16 %p_675" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1325 'hadd' 'sum_676' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1326 '%p_676 = hmul i16 %a_2, i16 0.0308228'
ST_16 : Operation 1326 [2/2] (2.96ns)   --->   "%p_676 = hmul i16 %a_2, i16 0.0308228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1326 'hmul' 'p_676' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1327 [1/2] (5.90ns)   --->   "%sum_703 = hadd i16 %sum_702, i16 %p_702" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1327 'hadd' 'sum_703' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1328 '%p_703 = hmul i16 %a_2, i16 -0.0698853'
ST_16 : Operation 1328 [2/2] (2.96ns)   --->   "%p_703 = hmul i16 %a_2, i16 -0.0698853" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1328 'hmul' 'p_703' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1329 [1/2] (5.90ns)   --->   "%sum_730 = hadd i16 %sum_729, i16 %p_729" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1329 'hadd' 'sum_730' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1330 '%p_730 = hmul i16 %a_2, i16 0.206909'
ST_16 : Operation 1330 [2/2] (2.96ns)   --->   "%p_730 = hmul i16 %a_2, i16 0.206909" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1330 'hmul' 'p_730' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1331 [1/2] (5.90ns)   --->   "%sum_757 = hadd i16 %sum_756, i16 %p_756" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1331 'hadd' 'sum_757' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1332 '%p_757 = hmul i16 %a_2, i16 -0.187012'
ST_16 : Operation 1332 [2/2] (2.96ns)   --->   "%p_757 = hmul i16 %a_2, i16 -0.187012" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1332 'hmul' 'p_757' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1333 [1/2] (5.90ns)   --->   "%sum_784 = hadd i16 %sum_783, i16 %p_783" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1333 'hadd' 'sum_784' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1334 '%p_784 = hmul i16 %a_2, i16 0.0543213'
ST_16 : Operation 1334 [2/2] (2.96ns)   --->   "%p_784 = hmul i16 %a_2, i16 0.0543213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1334 'hmul' 'p_784' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1335 [1/2] (5.90ns)   --->   "%sum_811 = hadd i16 %sum_810, i16 %p_810" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1335 'hadd' 'sum_811' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1336 '%p_811 = hmul i16 %a_2, i16 0.605957'
ST_16 : Operation 1336 [2/2] (2.96ns)   --->   "%p_811 = hmul i16 %a_2, i16 0.605957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1336 'hmul' 'p_811' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1337 [1/2] (5.90ns)   --->   "%sum_838 = hadd i16 %sum_837, i16 %p_837" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1337 'hadd' 'sum_838' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 1338 '%p_838 = hmul i16 %a_2, i16 -0.0355835'
ST_16 : Operation 1338 [2/2] (2.96ns)   --->   "%p_838 = hmul i16 %a_2, i16 -0.0355835" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1338 'hmul' 'p_838' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.6>
ST_17 : Operation 1339 [1/2] (4.72ns)   --->   "%p_2 = hmul i16 %a_2, i16 -0.0160065" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1339 'hmul' 'p_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1340 '%sum_2 = hadd i16 %sum_1, i16 %p_2'
ST_17 : Operation 1340 [2/2] (4.14ns)   --->   "%sum_2 = hadd i16 %sum_1, i16 %p_2" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1340 'hadd' 'sum_2' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1341 [1/2] (4.72ns)   --->   "%p_28 = hmul i16 %a_2, i16 -0.016922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1341 'hmul' 'p_28' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1342 '%sum_29 = hadd i16 %sum_28, i16 %p_28'
ST_17 : Operation 1342 [2/2] (4.14ns)   --->   "%sum_29 = hadd i16 %sum_28, i16 %p_28" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1342 'hadd' 'sum_29' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1343 [1/2] (4.72ns)   --->   "%p_55 = hmul i16 %a_2, i16 -0.0228119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1343 'hmul' 'p_55' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1344 '%sum_56 = hadd i16 %sum_55, i16 %p_55'
ST_17 : Operation 1344 [2/2] (4.14ns)   --->   "%sum_56 = hadd i16 %sum_55, i16 %p_55" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1344 'hadd' 'sum_56' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1345 [1/2] (4.72ns)   --->   "%p_82 = hmul i16 %a_2, i16 -0.0479431" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1345 'hmul' 'p_82' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1346 '%sum_83 = hadd i16 %sum_82, i16 %p_82'
ST_17 : Operation 1346 [2/2] (4.14ns)   --->   "%sum_83 = hadd i16 %sum_82, i16 %p_82" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1346 'hadd' 'sum_83' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1347 [1/2] (4.72ns)   --->   "%p_109 = hmul i16 %a_2, i16 0.000730515" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1347 'hmul' 'p_109' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1348 '%sum_110 = hadd i16 %sum_109, i16 %p_109'
ST_17 : Operation 1348 [2/2] (4.14ns)   --->   "%sum_110 = hadd i16 %sum_109, i16 %p_109" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1348 'hadd' 'sum_110' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1349 [1/2] (4.72ns)   --->   "%p_136 = hmul i16 %a_2, i16 -0.146973" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1349 'hmul' 'p_136' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1350 '%sum_137 = hadd i16 %sum_136, i16 %p_136'
ST_17 : Operation 1350 [2/2] (4.14ns)   --->   "%sum_137 = hadd i16 %sum_136, i16 %p_136" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1350 'hadd' 'sum_137' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1351 [1/2] (4.72ns)   --->   "%p_163 = hmul i16 %a_2, i16 0.00739288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1351 'hmul' 'p_163' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1352 '%sum_164 = hadd i16 %sum_163, i16 %p_163'
ST_17 : Operation 1352 [2/2] (4.14ns)   --->   "%sum_164 = hadd i16 %sum_163, i16 %p_163" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1352 'hadd' 'sum_164' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1353 [1/2] (4.72ns)   --->   "%p_190 = hmul i16 %a_2, i16 -0.00852203" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1353 'hmul' 'p_190' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1354 '%sum_191 = hadd i16 %sum_190, i16 %p_190'
ST_17 : Operation 1354 [2/2] (4.14ns)   --->   "%sum_191 = hadd i16 %sum_190, i16 %p_190" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1354 'hadd' 'sum_191' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1355 [1/2] (4.72ns)   --->   "%p_217 = hmul i16 %a_2, i16 0.0224915" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1355 'hmul' 'p_217' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1356 '%sum_218 = hadd i16 %sum_217, i16 %p_217'
ST_17 : Operation 1356 [2/2] (4.14ns)   --->   "%sum_218 = hadd i16 %sum_217, i16 %p_217" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1356 'hadd' 'sum_218' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1357 [1/2] (4.72ns)   --->   "%p_244 = hmul i16 %a_2, i16 0.00539017" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1357 'hmul' 'p_244' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1358 '%sum_245 = hadd i16 %sum_244, i16 %p_244'
ST_17 : Operation 1358 [2/2] (4.14ns)   --->   "%sum_245 = hadd i16 %sum_244, i16 %p_244" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1358 'hadd' 'sum_245' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1359 [1/2] (4.72ns)   --->   "%p_271 = hmul i16 %a_2, i16 0.182861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1359 'hmul' 'p_271' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1360 '%sum_272 = hadd i16 %sum_271, i16 %p_271'
ST_17 : Operation 1360 [2/2] (4.14ns)   --->   "%sum_272 = hadd i16 %sum_271, i16 %p_271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1360 'hadd' 'sum_272' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1361 [1/2] (4.72ns)   --->   "%p_298 = hmul i16 %a_2, i16 -0.00759888" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1361 'hmul' 'p_298' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1362 '%sum_299 = hadd i16 %sum_298, i16 %p_298'
ST_17 : Operation 1362 [2/2] (4.14ns)   --->   "%sum_299 = hadd i16 %sum_298, i16 %p_298" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1362 'hadd' 'sum_299' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1363 [1/2] (4.72ns)   --->   "%p_325 = hmul i16 %a_2, i16 -0.0889282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1363 'hmul' 'p_325' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1364 '%sum_326 = hadd i16 %sum_325, i16 %p_325'
ST_17 : Operation 1364 [2/2] (4.14ns)   --->   "%sum_326 = hadd i16 %sum_325, i16 %p_325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1364 'hadd' 'sum_326' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1365 [1/2] (4.72ns)   --->   "%p_352 = hmul i16 %a_2, i16 0.459473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1365 'hmul' 'p_352' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1366 '%sum_353 = hadd i16 %sum_352, i16 %p_352'
ST_17 : Operation 1366 [2/2] (4.14ns)   --->   "%sum_353 = hadd i16 %sum_352, i16 %p_352" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1366 'hadd' 'sum_353' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1367 [1/2] (4.72ns)   --->   "%p_379 = hmul i16 %a_2, i16 0.00279808" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1367 'hmul' 'p_379' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1368 '%sum_380 = hadd i16 %sum_379, i16 %p_379'
ST_17 : Operation 1368 [2/2] (4.14ns)   --->   "%sum_380 = hadd i16 %sum_379, i16 %p_379" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1368 'hadd' 'sum_380' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1369 [1/2] (4.72ns)   --->   "%p_406 = hmul i16 %a_2, i16 0.00155067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1369 'hmul' 'p_406' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1370 '%sum_407 = hadd i16 %sum_406, i16 %p_406'
ST_17 : Operation 1370 [2/2] (4.14ns)   --->   "%sum_407 = hadd i16 %sum_406, i16 %p_406" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1370 'hadd' 'sum_407' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1371 [1/2] (4.72ns)   --->   "%p_433 = hmul i16 %a_2, i16 0.000997543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1371 'hmul' 'p_433' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1372 '%sum_434 = hadd i16 %sum_433, i16 %p_433'
ST_17 : Operation 1372 [2/2] (4.14ns)   --->   "%sum_434 = hadd i16 %sum_433, i16 %p_433" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1372 'hadd' 'sum_434' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1373 [1/2] (4.72ns)   --->   "%p_460 = hmul i16 %a_2, i16 0.00105476" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1373 'hmul' 'p_460' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1374 '%sum_461 = hadd i16 %sum_460, i16 %p_460'
ST_17 : Operation 1374 [2/2] (4.14ns)   --->   "%sum_461 = hadd i16 %sum_460, i16 %p_460" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1374 'hadd' 'sum_461' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1375 [1/2] (4.72ns)   --->   "%p_487 = hmul i16 %a_2, i16 -0.000169039" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1375 'hmul' 'p_487' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1376 '%sum_488 = hadd i16 %sum_487, i16 %p_487'
ST_17 : Operation 1376 [2/2] (4.14ns)   --->   "%sum_488 = hadd i16 %sum_487, i16 %p_487" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1376 'hadd' 'sum_488' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1377 [1/2] (4.72ns)   --->   "%p_514 = hmul i16 %a_2, i16 -0.215698" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1377 'hmul' 'p_514' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1378 '%sum_515 = hadd i16 %sum_514, i16 %p_514'
ST_17 : Operation 1378 [2/2] (4.14ns)   --->   "%sum_515 = hadd i16 %sum_514, i16 %p_514" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1378 'hadd' 'sum_515' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1379 [1/2] (4.72ns)   --->   "%p_541 = hmul i16 %a_2, i16 0.343994" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1379 'hmul' 'p_541' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1380 '%sum_542 = hadd i16 %sum_541, i16 %p_541'
ST_17 : Operation 1380 [2/2] (4.14ns)   --->   "%sum_542 = hadd i16 %sum_541, i16 %p_541" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1380 'hadd' 'sum_542' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1381 [1/2] (4.72ns)   --->   "%p_568 = hmul i16 %a_2, i16 -0.0948486" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1381 'hmul' 'p_568' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1382 '%sum_569 = hadd i16 %sum_568, i16 %p_568'
ST_17 : Operation 1382 [2/2] (4.14ns)   --->   "%sum_569 = hadd i16 %sum_568, i16 %p_568" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1382 'hadd' 'sum_569' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1383 [1/2] (4.72ns)   --->   "%p_595 = hmul i16 %a_2, i16 -0.378418" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1383 'hmul' 'p_595' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1384 '%sum_596 = hadd i16 %sum_595, i16 %p_595'
ST_17 : Operation 1384 [2/2] (4.14ns)   --->   "%sum_596 = hadd i16 %sum_595, i16 %p_595" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1384 'hadd' 'sum_596' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1385 [1/2] (4.72ns)   --->   "%p_622 = hmul i16 %a_2, i16 0.00218964" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1385 'hmul' 'p_622' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1386 '%sum_623 = hadd i16 %sum_622, i16 %p_622'
ST_17 : Operation 1386 [2/2] (4.14ns)   --->   "%sum_623 = hadd i16 %sum_622, i16 %p_622" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1386 'hadd' 'sum_623' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1387 [1/2] (4.72ns)   --->   "%p_649 = hmul i16 %a_2, i16 -0.342285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1387 'hmul' 'p_649' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1388 '%sum_650 = hadd i16 %sum_649, i16 %p_649'
ST_17 : Operation 1388 [2/2] (4.14ns)   --->   "%sum_650 = hadd i16 %sum_649, i16 %p_649" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1388 'hadd' 'sum_650' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1389 [1/2] (4.72ns)   --->   "%p_676 = hmul i16 %a_2, i16 0.0308228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1389 'hmul' 'p_676' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1390 '%sum_677 = hadd i16 %sum_676, i16 %p_676'
ST_17 : Operation 1390 [2/2] (4.14ns)   --->   "%sum_677 = hadd i16 %sum_676, i16 %p_676" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1390 'hadd' 'sum_677' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1391 [1/2] (4.72ns)   --->   "%p_703 = hmul i16 %a_2, i16 -0.0698853" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1391 'hmul' 'p_703' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1392 '%sum_704 = hadd i16 %sum_703, i16 %p_703'
ST_17 : Operation 1392 [2/2] (4.14ns)   --->   "%sum_704 = hadd i16 %sum_703, i16 %p_703" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1392 'hadd' 'sum_704' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1393 [1/2] (4.72ns)   --->   "%p_730 = hmul i16 %a_2, i16 0.206909" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1393 'hmul' 'p_730' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1394 '%sum_731 = hadd i16 %sum_730, i16 %p_730'
ST_17 : Operation 1394 [2/2] (4.14ns)   --->   "%sum_731 = hadd i16 %sum_730, i16 %p_730" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1394 'hadd' 'sum_731' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1395 [1/2] (4.72ns)   --->   "%p_757 = hmul i16 %a_2, i16 -0.187012" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1395 'hmul' 'p_757' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1396 '%sum_758 = hadd i16 %sum_757, i16 %p_757'
ST_17 : Operation 1396 [2/2] (4.14ns)   --->   "%sum_758 = hadd i16 %sum_757, i16 %p_757" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1396 'hadd' 'sum_758' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1397 [1/2] (4.72ns)   --->   "%p_784 = hmul i16 %a_2, i16 0.0543213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1397 'hmul' 'p_784' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1398 '%sum_785 = hadd i16 %sum_784, i16 %p_784'
ST_17 : Operation 1398 [2/2] (4.14ns)   --->   "%sum_785 = hadd i16 %sum_784, i16 %p_784" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1398 'hadd' 'sum_785' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1399 [1/2] (4.72ns)   --->   "%p_811 = hmul i16 %a_2, i16 0.605957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1399 'hmul' 'p_811' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1400 '%sum_812 = hadd i16 %sum_811, i16 %p_811'
ST_17 : Operation 1400 [2/2] (4.14ns)   --->   "%sum_812 = hadd i16 %sum_811, i16 %p_811" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1400 'hadd' 'sum_812' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1401 [1/2] (4.72ns)   --->   "%p_838 = hmul i16 %a_2, i16 -0.0355835" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1401 'hmul' 'p_838' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 1402 '%sum_839 = hadd i16 %sum_838, i16 %p_838'
ST_17 : Operation 1402 [2/2] (4.14ns)   --->   "%sum_839 = hadd i16 %sum_838, i16 %p_838" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1402 'hadd' 'sum_839' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.90>
ST_18 : Operation 1403 [1/2] (5.90ns)   --->   "%sum_2 = hadd i16 %sum_1, i16 %p_2" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1403 'hadd' 'sum_2' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1404 '%p_3 = hmul i16 %a_3, i16 -0.00336647'
ST_18 : Operation 1404 [2/2] (2.96ns)   --->   "%p_3 = hmul i16 %a_3, i16 -0.00336647" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1404 'hmul' 'p_3' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1405 [1/2] (5.90ns)   --->   "%sum_29 = hadd i16 %sum_28, i16 %p_28" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1405 'hadd' 'sum_29' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1406 '%p_29 = hmul i16 %a_3, i16 -0.0222321'
ST_18 : Operation 1406 [2/2] (2.96ns)   --->   "%p_29 = hmul i16 %a_3, i16 -0.0222321" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1406 'hmul' 'p_29' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1407 [1/2] (5.90ns)   --->   "%sum_56 = hadd i16 %sum_55, i16 %p_55" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1407 'hadd' 'sum_56' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1408 '%p_56 = hmul i16 %a_3, i16 0.0827637'
ST_18 : Operation 1408 [2/2] (2.96ns)   --->   "%p_56 = hmul i16 %a_3, i16 0.0827637" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1408 'hmul' 'p_56' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1409 [1/2] (5.90ns)   --->   "%sum_83 = hadd i16 %sum_82, i16 %p_82" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1409 'hadd' 'sum_83' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1410 '%p_83 = hmul i16 %a_3, i16 -0.108276'
ST_18 : Operation 1410 [2/2] (2.96ns)   --->   "%p_83 = hmul i16 %a_3, i16 -0.108276" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1410 'hmul' 'p_83' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1411 [1/2] (5.90ns)   --->   "%sum_110 = hadd i16 %sum_109, i16 %p_109" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1411 'hadd' 'sum_110' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1412 '%p_110 = hmul i16 %a_3, i16 0.000771523'
ST_18 : Operation 1412 [2/2] (2.96ns)   --->   "%p_110 = hmul i16 %a_3, i16 0.000771523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1412 'hmul' 'p_110' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1413 [1/2] (5.90ns)   --->   "%sum_137 = hadd i16 %sum_136, i16 %p_136" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1413 'hadd' 'sum_137' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1414 '%p_137 = hmul i16 %a_3, i16 0.176025'
ST_18 : Operation 1414 [2/2] (2.96ns)   --->   "%p_137 = hmul i16 %a_3, i16 0.176025" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1414 'hmul' 'p_137' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1415 [1/2] (5.90ns)   --->   "%sum_164 = hadd i16 %sum_163, i16 %p_163" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1415 'hadd' 'sum_164' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1416 '%p_164 = hmul i16 %a_3, i16 -0.0228271'
ST_18 : Operation 1416 [2/2] (2.96ns)   --->   "%p_164 = hmul i16 %a_3, i16 -0.0228271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1416 'hmul' 'p_164' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1417 [1/2] (5.90ns)   --->   "%sum_191 = hadd i16 %sum_190, i16 %p_190" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1417 'hadd' 'sum_191' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1418 '%p_191 = hmul i16 %a_3, i16 -0.00310135'
ST_18 : Operation 1418 [2/2] (2.96ns)   --->   "%p_191 = hmul i16 %a_3, i16 -0.00310135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1418 'hmul' 'p_191' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1419 [1/2] (5.90ns)   --->   "%sum_218 = hadd i16 %sum_217, i16 %p_217" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1419 'hadd' 'sum_218' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1420 '%p_218 = hmul i16 %a_3, i16 0.0222015'
ST_18 : Operation 1420 [2/2] (2.96ns)   --->   "%p_218 = hmul i16 %a_3, i16 0.0222015" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1420 'hmul' 'p_218' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1421 [1/2] (5.90ns)   --->   "%sum_245 = hadd i16 %sum_244, i16 %p_244" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1421 'hadd' 'sum_245' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1422 '%p_245 = hmul i16 %a_3, i16 0.00279045'
ST_18 : Operation 1422 [2/2] (2.96ns)   --->   "%p_245 = hmul i16 %a_3, i16 0.00279045" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1422 'hmul' 'p_245' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1423 [1/2] (5.90ns)   --->   "%sum_272 = hadd i16 %sum_271, i16 %p_271" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1423 'hadd' 'sum_272' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1424 '%p_272 = hmul i16 %a_3, i16 -0.819336'
ST_18 : Operation 1424 [2/2] (2.96ns)   --->   "%p_272 = hmul i16 %a_3, i16 -0.819336" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1424 'hmul' 'p_272' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1425 [1/2] (5.90ns)   --->   "%sum_299 = hadd i16 %sum_298, i16 %p_298" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1425 'hadd' 'sum_299' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1426 '%p_299 = hmul i16 %a_3, i16 0.00738907'
ST_18 : Operation 1426 [2/2] (2.96ns)   --->   "%p_299 = hmul i16 %a_3, i16 0.00738907" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1426 'hmul' 'p_299' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1427 [1/2] (5.90ns)   --->   "%sum_326 = hadd i16 %sum_325, i16 %p_325" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1427 'hadd' 'sum_326' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1428 '%p_326 = hmul i16 %a_3, i16 -0.461914'
ST_18 : Operation 1428 [2/2] (2.96ns)   --->   "%p_326 = hmul i16 %a_3, i16 -0.461914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1428 'hmul' 'p_326' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1429 [1/2] (5.90ns)   --->   "%sum_353 = hadd i16 %sum_352, i16 %p_352" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1429 'hadd' 'sum_353' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1430 '%p_353 = hmul i16 %a_3, i16 0.0371094'
ST_18 : Operation 1430 [2/2] (2.96ns)   --->   "%p_353 = hmul i16 %a_3, i16 0.0371094" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1430 'hmul' 'p_353' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1431 [1/2] (5.90ns)   --->   "%sum_380 = hadd i16 %sum_379, i16 %p_379" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1431 'hadd' 'sum_380' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1432 '%p_380 = hmul i16 %a_3, i16 0.00183105'
ST_18 : Operation 1432 [2/2] (2.96ns)   --->   "%p_380 = hmul i16 %a_3, i16 0.00183105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1432 'hmul' 'p_380' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1433 [1/2] (5.90ns)   --->   "%sum_407 = hadd i16 %sum_406, i16 %p_406" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1433 'hadd' 'sum_407' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1434 '%p_407 = hmul i16 %a_3, i16 0.00622559'
ST_18 : Operation 1434 [2/2] (2.96ns)   --->   "%p_407 = hmul i16 %a_3, i16 0.00622559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1434 'hmul' 'p_407' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1435 [1/2] (5.90ns)   --->   "%sum_434 = hadd i16 %sum_433, i16 %p_433" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1435 'hadd' 'sum_434' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1436 '%p_434 = hmul i16 %a_3, i16 0.0035038'
ST_18 : Operation 1436 [2/2] (2.96ns)   --->   "%p_434 = hmul i16 %a_3, i16 0.0035038" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1436 'hmul' 'p_434' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1437 [1/2] (5.90ns)   --->   "%sum_461 = hadd i16 %sum_460, i16 %p_460" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1437 'hadd' 'sum_461' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1438 '%p_461 = hmul i16 %a_3, i16 0.000840664'
ST_18 : Operation 1438 [2/2] (2.96ns)   --->   "%p_461 = hmul i16 %a_3, i16 0.000840664" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1438 'hmul' 'p_461' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1439 [1/2] (5.90ns)   --->   "%sum_488 = hadd i16 %sum_487, i16 %p_487" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1439 'hadd' 'sum_488' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1440 '%p_488 = hmul i16 %a_3, i16 -0.0050087'
ST_18 : Operation 1440 [2/2] (2.96ns)   --->   "%p_488 = hmul i16 %a_3, i16 -0.0050087" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1440 'hmul' 'p_488' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1441 [1/2] (5.90ns)   --->   "%sum_515 = hadd i16 %sum_514, i16 %p_514" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1441 'hadd' 'sum_515' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1442 '%p_515 = hmul i16 %a_3, i16 -0.35791'
ST_18 : Operation 1442 [2/2] (2.96ns)   --->   "%p_515 = hmul i16 %a_3, i16 -0.35791" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1442 'hmul' 'p_515' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1443 [1/2] (5.90ns)   --->   "%sum_542 = hadd i16 %sum_541, i16 %p_541" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1443 'hadd' 'sum_542' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1444 '%p_542 = hmul i16 %a_3, i16 -0.587891'
ST_18 : Operation 1444 [2/2] (2.96ns)   --->   "%p_542 = hmul i16 %a_3, i16 -0.587891" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1444 'hmul' 'p_542' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1445 [1/2] (5.90ns)   --->   "%sum_569 = hadd i16 %sum_568, i16 %p_568" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1445 'hadd' 'sum_569' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1446 '%p_569 = hmul i16 %a_3, i16 -0.0668335'
ST_18 : Operation 1446 [2/2] (2.96ns)   --->   "%p_569 = hmul i16 %a_3, i16 -0.0668335" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1446 'hmul' 'p_569' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1447 [1/2] (5.90ns)   --->   "%sum_596 = hadd i16 %sum_595, i16 %p_595" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1447 'hadd' 'sum_596' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1448 '%p_596 = hmul i16 %a_3, i16 0.711914'
ST_18 : Operation 1448 [2/2] (2.96ns)   --->   "%p_596 = hmul i16 %a_3, i16 0.711914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1448 'hmul' 'p_596' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1449 [1/2] (5.90ns)   --->   "%sum_623 = hadd i16 %sum_622, i16 %p_622" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1449 'hadd' 'sum_623' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1450 '%p_623 = hmul i16 %a_3, i16 0.000422239'
ST_18 : Operation 1450 [2/2] (2.96ns)   --->   "%p_623 = hmul i16 %a_3, i16 0.000422239" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1450 'hmul' 'p_623' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1451 [1/2] (5.90ns)   --->   "%sum_650 = hadd i16 %sum_649, i16 %p_649" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1451 'hadd' 'sum_650' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1452 '%p_650 = hmul i16 %a_3, i16 0.187744'
ST_18 : Operation 1452 [2/2] (2.96ns)   --->   "%p_650 = hmul i16 %a_3, i16 0.187744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1452 'hmul' 'p_650' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1453 [1/2] (5.90ns)   --->   "%sum_677 = hadd i16 %sum_676, i16 %p_676" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1453 'hadd' 'sum_677' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1454 '%p_677 = hmul i16 %a_3, i16 0.0424805'
ST_18 : Operation 1454 [2/2] (2.96ns)   --->   "%p_677 = hmul i16 %a_3, i16 0.0424805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1454 'hmul' 'p_677' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1455 [1/2] (5.90ns)   --->   "%sum_704 = hadd i16 %sum_703, i16 %p_703" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1455 'hadd' 'sum_704' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1456 '%p_704 = hmul i16 %a_3, i16 0.0689087'
ST_18 : Operation 1456 [2/2] (2.96ns)   --->   "%p_704 = hmul i16 %a_3, i16 0.0689087" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1456 'hmul' 'p_704' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1457 [1/2] (5.90ns)   --->   "%sum_731 = hadd i16 %sum_730, i16 %p_730" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1457 'hadd' 'sum_731' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1458 '%p_731 = hmul i16 %a_3, i16 0.117371'
ST_18 : Operation 1458 [2/2] (2.96ns)   --->   "%p_731 = hmul i16 %a_3, i16 0.117371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1458 'hmul' 'p_731' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1459 [1/2] (5.90ns)   --->   "%sum_758 = hadd i16 %sum_757, i16 %p_757" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1459 'hadd' 'sum_758' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1460 '%p_758 = hmul i16 %a_3, i16 0.10376'
ST_18 : Operation 1460 [2/2] (2.96ns)   --->   "%p_758 = hmul i16 %a_3, i16 0.10376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1460 'hmul' 'p_758' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1461 [1/2] (5.90ns)   --->   "%sum_785 = hadd i16 %sum_784, i16 %p_784" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1461 'hadd' 'sum_785' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1462 '%p_785 = hmul i16 %a_3, i16 -0.0467529'
ST_18 : Operation 1462 [2/2] (2.96ns)   --->   "%p_785 = hmul i16 %a_3, i16 -0.0467529" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1462 'hmul' 'p_785' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1463 [1/2] (5.90ns)   --->   "%sum_812 = hadd i16 %sum_811, i16 %p_811" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1463 'hadd' 'sum_812' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1464 '%p_812 = hmul i16 %a_3, i16 0.0866089'
ST_18 : Operation 1464 [2/2] (2.96ns)   --->   "%p_812 = hmul i16 %a_3, i16 0.0866089" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1464 'hmul' 'p_812' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1465 [1/2] (5.90ns)   --->   "%sum_839 = hadd i16 %sum_838, i16 %p_838" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1465 'hadd' 'sum_839' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 1466 '%p_839 = hmul i16 %a_3, i16 -0.00574875'
ST_18 : Operation 1466 [2/2] (2.96ns)   --->   "%p_839 = hmul i16 %a_3, i16 -0.00574875" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1466 'hmul' 'p_839' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.6>
ST_19 : Operation 1467 [1/2] (4.72ns)   --->   "%p_3 = hmul i16 %a_3, i16 -0.00336647" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1467 'hmul' 'p_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1468 '%sum_3 = hadd i16 %sum_2, i16 %p_3'
ST_19 : Operation 1468 [2/2] (4.14ns)   --->   "%sum_3 = hadd i16 %sum_2, i16 %p_3" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1468 'hadd' 'sum_3' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1469 [1/2] (4.72ns)   --->   "%p_29 = hmul i16 %a_3, i16 -0.0222321" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1469 'hmul' 'p_29' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1470 '%sum_30 = hadd i16 %sum_29, i16 %p_29'
ST_19 : Operation 1470 [2/2] (4.14ns)   --->   "%sum_30 = hadd i16 %sum_29, i16 %p_29" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1470 'hadd' 'sum_30' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1471 [1/2] (4.72ns)   --->   "%p_56 = hmul i16 %a_3, i16 0.0827637" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1471 'hmul' 'p_56' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1472 '%sum_57 = hadd i16 %sum_56, i16 %p_56'
ST_19 : Operation 1472 [2/2] (4.14ns)   --->   "%sum_57 = hadd i16 %sum_56, i16 %p_56" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1472 'hadd' 'sum_57' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1473 [1/2] (4.72ns)   --->   "%p_83 = hmul i16 %a_3, i16 -0.108276" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1473 'hmul' 'p_83' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1474 '%sum_84 = hadd i16 %sum_83, i16 %p_83'
ST_19 : Operation 1474 [2/2] (4.14ns)   --->   "%sum_84 = hadd i16 %sum_83, i16 %p_83" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1474 'hadd' 'sum_84' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1475 [1/2] (4.72ns)   --->   "%p_110 = hmul i16 %a_3, i16 0.000771523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1475 'hmul' 'p_110' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1476 '%sum_111 = hadd i16 %sum_110, i16 %p_110'
ST_19 : Operation 1476 [2/2] (4.14ns)   --->   "%sum_111 = hadd i16 %sum_110, i16 %p_110" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1476 'hadd' 'sum_111' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1477 [1/2] (4.72ns)   --->   "%p_137 = hmul i16 %a_3, i16 0.176025" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1477 'hmul' 'p_137' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1478 '%sum_138 = hadd i16 %sum_137, i16 %p_137'
ST_19 : Operation 1478 [2/2] (4.14ns)   --->   "%sum_138 = hadd i16 %sum_137, i16 %p_137" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1478 'hadd' 'sum_138' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1479 [1/2] (4.72ns)   --->   "%p_164 = hmul i16 %a_3, i16 -0.0228271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1479 'hmul' 'p_164' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1480 '%sum_165 = hadd i16 %sum_164, i16 %p_164'
ST_19 : Operation 1480 [2/2] (4.14ns)   --->   "%sum_165 = hadd i16 %sum_164, i16 %p_164" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1480 'hadd' 'sum_165' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1481 [1/2] (4.72ns)   --->   "%p_191 = hmul i16 %a_3, i16 -0.00310135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1481 'hmul' 'p_191' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1482 '%sum_192 = hadd i16 %sum_191, i16 %p_191'
ST_19 : Operation 1482 [2/2] (4.14ns)   --->   "%sum_192 = hadd i16 %sum_191, i16 %p_191" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1482 'hadd' 'sum_192' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1483 [1/2] (4.72ns)   --->   "%p_218 = hmul i16 %a_3, i16 0.0222015" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1483 'hmul' 'p_218' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1484 '%sum_219 = hadd i16 %sum_218, i16 %p_218'
ST_19 : Operation 1484 [2/2] (4.14ns)   --->   "%sum_219 = hadd i16 %sum_218, i16 %p_218" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1484 'hadd' 'sum_219' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1485 [1/2] (4.72ns)   --->   "%p_245 = hmul i16 %a_3, i16 0.00279045" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1485 'hmul' 'p_245' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1486 '%sum_246 = hadd i16 %sum_245, i16 %p_245'
ST_19 : Operation 1486 [2/2] (4.14ns)   --->   "%sum_246 = hadd i16 %sum_245, i16 %p_245" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1486 'hadd' 'sum_246' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1487 [1/2] (4.72ns)   --->   "%p_272 = hmul i16 %a_3, i16 -0.819336" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1487 'hmul' 'p_272' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1488 '%sum_273 = hadd i16 %sum_272, i16 %p_272'
ST_19 : Operation 1488 [2/2] (4.14ns)   --->   "%sum_273 = hadd i16 %sum_272, i16 %p_272" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1488 'hadd' 'sum_273' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1489 [1/2] (4.72ns)   --->   "%p_299 = hmul i16 %a_3, i16 0.00738907" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1489 'hmul' 'p_299' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1490 '%sum_300 = hadd i16 %sum_299, i16 %p_299'
ST_19 : Operation 1490 [2/2] (4.14ns)   --->   "%sum_300 = hadd i16 %sum_299, i16 %p_299" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1490 'hadd' 'sum_300' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1491 [1/2] (4.72ns)   --->   "%p_326 = hmul i16 %a_3, i16 -0.461914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1491 'hmul' 'p_326' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1492 '%sum_327 = hadd i16 %sum_326, i16 %p_326'
ST_19 : Operation 1492 [2/2] (4.14ns)   --->   "%sum_327 = hadd i16 %sum_326, i16 %p_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1492 'hadd' 'sum_327' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1493 [1/2] (4.72ns)   --->   "%p_353 = hmul i16 %a_3, i16 0.0371094" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1493 'hmul' 'p_353' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1494 '%sum_354 = hadd i16 %sum_353, i16 %p_353'
ST_19 : Operation 1494 [2/2] (4.14ns)   --->   "%sum_354 = hadd i16 %sum_353, i16 %p_353" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1494 'hadd' 'sum_354' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1495 [1/2] (4.72ns)   --->   "%p_380 = hmul i16 %a_3, i16 0.00183105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1495 'hmul' 'p_380' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1496 '%sum_381 = hadd i16 %sum_380, i16 %p_380'
ST_19 : Operation 1496 [2/2] (4.14ns)   --->   "%sum_381 = hadd i16 %sum_380, i16 %p_380" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1496 'hadd' 'sum_381' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1497 [1/2] (4.72ns)   --->   "%p_407 = hmul i16 %a_3, i16 0.00622559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1497 'hmul' 'p_407' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1498 '%sum_408 = hadd i16 %sum_407, i16 %p_407'
ST_19 : Operation 1498 [2/2] (4.14ns)   --->   "%sum_408 = hadd i16 %sum_407, i16 %p_407" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1498 'hadd' 'sum_408' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1499 [1/2] (4.72ns)   --->   "%p_434 = hmul i16 %a_3, i16 0.0035038" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1499 'hmul' 'p_434' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1500 '%sum_435 = hadd i16 %sum_434, i16 %p_434'
ST_19 : Operation 1500 [2/2] (4.14ns)   --->   "%sum_435 = hadd i16 %sum_434, i16 %p_434" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1500 'hadd' 'sum_435' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1501 [1/2] (4.72ns)   --->   "%p_461 = hmul i16 %a_3, i16 0.000840664" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1501 'hmul' 'p_461' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1502 '%sum_462 = hadd i16 %sum_461, i16 %p_461'
ST_19 : Operation 1502 [2/2] (4.14ns)   --->   "%sum_462 = hadd i16 %sum_461, i16 %p_461" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1502 'hadd' 'sum_462' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1503 [1/2] (4.72ns)   --->   "%p_488 = hmul i16 %a_3, i16 -0.0050087" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1503 'hmul' 'p_488' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1504 '%sum_489 = hadd i16 %sum_488, i16 %p_488'
ST_19 : Operation 1504 [2/2] (4.14ns)   --->   "%sum_489 = hadd i16 %sum_488, i16 %p_488" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1504 'hadd' 'sum_489' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1505 [1/2] (4.72ns)   --->   "%p_515 = hmul i16 %a_3, i16 -0.35791" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1505 'hmul' 'p_515' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1506 '%sum_516 = hadd i16 %sum_515, i16 %p_515'
ST_19 : Operation 1506 [2/2] (4.14ns)   --->   "%sum_516 = hadd i16 %sum_515, i16 %p_515" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1506 'hadd' 'sum_516' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1507 [1/2] (4.72ns)   --->   "%p_542 = hmul i16 %a_3, i16 -0.587891" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1507 'hmul' 'p_542' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1508 '%sum_543 = hadd i16 %sum_542, i16 %p_542'
ST_19 : Operation 1508 [2/2] (4.14ns)   --->   "%sum_543 = hadd i16 %sum_542, i16 %p_542" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1508 'hadd' 'sum_543' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1509 [1/2] (4.72ns)   --->   "%p_569 = hmul i16 %a_3, i16 -0.0668335" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1509 'hmul' 'p_569' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1510 '%sum_570 = hadd i16 %sum_569, i16 %p_569'
ST_19 : Operation 1510 [2/2] (4.14ns)   --->   "%sum_570 = hadd i16 %sum_569, i16 %p_569" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1510 'hadd' 'sum_570' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1511 [1/2] (4.72ns)   --->   "%p_596 = hmul i16 %a_3, i16 0.711914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1511 'hmul' 'p_596' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1512 '%sum_597 = hadd i16 %sum_596, i16 %p_596'
ST_19 : Operation 1512 [2/2] (4.14ns)   --->   "%sum_597 = hadd i16 %sum_596, i16 %p_596" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1512 'hadd' 'sum_597' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1513 [1/2] (4.72ns)   --->   "%p_623 = hmul i16 %a_3, i16 0.000422239" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1513 'hmul' 'p_623' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1514 '%sum_624 = hadd i16 %sum_623, i16 %p_623'
ST_19 : Operation 1514 [2/2] (4.14ns)   --->   "%sum_624 = hadd i16 %sum_623, i16 %p_623" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1514 'hadd' 'sum_624' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1515 [1/2] (4.72ns)   --->   "%p_650 = hmul i16 %a_3, i16 0.187744" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1515 'hmul' 'p_650' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1516 '%sum_651 = hadd i16 %sum_650, i16 %p_650'
ST_19 : Operation 1516 [2/2] (4.14ns)   --->   "%sum_651 = hadd i16 %sum_650, i16 %p_650" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1516 'hadd' 'sum_651' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1517 [1/2] (4.72ns)   --->   "%p_677 = hmul i16 %a_3, i16 0.0424805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1517 'hmul' 'p_677' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1518 '%sum_678 = hadd i16 %sum_677, i16 %p_677'
ST_19 : Operation 1518 [2/2] (4.14ns)   --->   "%sum_678 = hadd i16 %sum_677, i16 %p_677" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1518 'hadd' 'sum_678' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1519 [1/2] (4.72ns)   --->   "%p_704 = hmul i16 %a_3, i16 0.0689087" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1519 'hmul' 'p_704' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1520 '%sum_705 = hadd i16 %sum_704, i16 %p_704'
ST_19 : Operation 1520 [2/2] (4.14ns)   --->   "%sum_705 = hadd i16 %sum_704, i16 %p_704" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1520 'hadd' 'sum_705' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1521 [1/2] (4.72ns)   --->   "%p_731 = hmul i16 %a_3, i16 0.117371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1521 'hmul' 'p_731' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1522 '%sum_732 = hadd i16 %sum_731, i16 %p_731'
ST_19 : Operation 1522 [2/2] (4.14ns)   --->   "%sum_732 = hadd i16 %sum_731, i16 %p_731" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1522 'hadd' 'sum_732' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1523 [1/2] (4.72ns)   --->   "%p_758 = hmul i16 %a_3, i16 0.10376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1523 'hmul' 'p_758' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1524 '%sum_759 = hadd i16 %sum_758, i16 %p_758'
ST_19 : Operation 1524 [2/2] (4.14ns)   --->   "%sum_759 = hadd i16 %sum_758, i16 %p_758" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1524 'hadd' 'sum_759' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1525 [1/2] (4.72ns)   --->   "%p_785 = hmul i16 %a_3, i16 -0.0467529" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1525 'hmul' 'p_785' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1526 '%sum_786 = hadd i16 %sum_785, i16 %p_785'
ST_19 : Operation 1526 [2/2] (4.14ns)   --->   "%sum_786 = hadd i16 %sum_785, i16 %p_785" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1526 'hadd' 'sum_786' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1527 [1/2] (4.72ns)   --->   "%p_812 = hmul i16 %a_3, i16 0.0866089" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1527 'hmul' 'p_812' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1528 '%sum_813 = hadd i16 %sum_812, i16 %p_812'
ST_19 : Operation 1528 [2/2] (4.14ns)   --->   "%sum_813 = hadd i16 %sum_812, i16 %p_812" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1528 'hadd' 'sum_813' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1529 [1/2] (4.72ns)   --->   "%p_839 = hmul i16 %a_3, i16 -0.00574875" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1529 'hmul' 'p_839' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 1530 '%sum_840 = hadd i16 %sum_839, i16 %p_839'
ST_19 : Operation 1530 [2/2] (4.14ns)   --->   "%sum_840 = hadd i16 %sum_839, i16 %p_839" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1530 'hadd' 'sum_840' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.90>
ST_20 : Operation 1531 [1/2] (5.90ns)   --->   "%sum_3 = hadd i16 %sum_2, i16 %p_3" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1531 'hadd' 'sum_3' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1532 '%p_4 = hmul i16 %a_4, i16 -0.00428772'
ST_20 : Operation 1532 [2/2] (2.96ns)   --->   "%p_4 = hmul i16 %a_4, i16 -0.00428772" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1532 'hmul' 'p_4' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1533 [1/2] (5.90ns)   --->   "%sum_30 = hadd i16 %sum_29, i16 %p_29" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1533 'hadd' 'sum_30' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1534 '%p_30 = hmul i16 %a_4, i16 0.113586'
ST_20 : Operation 1534 [2/2] (2.96ns)   --->   "%p_30 = hmul i16 %a_4, i16 0.113586" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1534 'hmul' 'p_30' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1535 [1/2] (5.90ns)   --->   "%sum_57 = hadd i16 %sum_56, i16 %p_56" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1535 'hadd' 'sum_57' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1536 '%p_57 = hmul i16 %a_4, i16 0.163818'
ST_20 : Operation 1536 [2/2] (2.96ns)   --->   "%p_57 = hmul i16 %a_4, i16 0.163818" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1536 'hmul' 'p_57' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1537 [1/2] (5.90ns)   --->   "%sum_84 = hadd i16 %sum_83, i16 %p_83" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1537 'hadd' 'sum_84' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1538 '%p_84 = hmul i16 %a_4, i16 -0.16394'
ST_20 : Operation 1538 [2/2] (2.96ns)   --->   "%p_84 = hmul i16 %a_4, i16 -0.16394" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1538 'hmul' 'p_84' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1539 [1/2] (5.90ns)   --->   "%sum_111 = hadd i16 %sum_110, i16 %p_110" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1539 'hadd' 'sum_111' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1540 '%p_111 = hmul i16 %a_4, i16 0.00910187'
ST_20 : Operation 1540 [2/2] (2.96ns)   --->   "%p_111 = hmul i16 %a_4, i16 0.00910187" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1540 'hmul' 'p_111' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1541 [1/2] (5.90ns)   --->   "%sum_138 = hadd i16 %sum_137, i16 %p_137" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1541 'hadd' 'sum_138' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1542 '%p_138 = hmul i16 %a_4, i16 -0.164062'
ST_20 : Operation 1542 [2/2] (2.96ns)   --->   "%p_138 = hmul i16 %a_4, i16 -0.164062" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1542 'hmul' 'p_138' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1543 [1/2] (5.90ns)   --->   "%sum_165 = hadd i16 %sum_164, i16 %p_164" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1543 'hadd' 'sum_165' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1544 '%p_165 = hmul i16 %a_4, i16 -0.015976'
ST_20 : Operation 1544 [2/2] (2.96ns)   --->   "%p_165 = hmul i16 %a_4, i16 -0.015976" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1544 'hmul' 'p_165' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1545 [1/2] (5.90ns)   --->   "%sum_192 = hadd i16 %sum_191, i16 %p_191" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1545 'hadd' 'sum_192' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1546 '%p_192 = hmul i16 %a_4, i16 -0.0520325'
ST_20 : Operation 1546 [2/2] (2.96ns)   --->   "%p_192 = hmul i16 %a_4, i16 -0.0520325" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1546 'hmul' 'p_192' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1547 [1/2] (5.90ns)   --->   "%sum_219 = hadd i16 %sum_218, i16 %p_218" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1547 'hadd' 'sum_219' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1548 '%p_219 = hmul i16 %a_4, i16 0.0783691'
ST_20 : Operation 1548 [2/2] (2.96ns)   --->   "%p_219 = hmul i16 %a_4, i16 0.0783691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1548 'hmul' 'p_219' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1549 [1/2] (5.90ns)   --->   "%sum_246 = hadd i16 %sum_245, i16 %p_245" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1549 'hadd' 'sum_246' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1550 '%p_246 = hmul i16 %a_4, i16 0.00208092'
ST_20 : Operation 1550 [2/2] (2.96ns)   --->   "%p_246 = hmul i16 %a_4, i16 0.00208092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1550 'hmul' 'p_246' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1551 [1/2] (5.90ns)   --->   "%sum_273 = hadd i16 %sum_272, i16 %p_272" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1551 'hadd' 'sum_273' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1552 '%p_273 = hmul i16 %a_4, i16 1.36426'
ST_20 : Operation 1552 [2/2] (2.96ns)   --->   "%p_273 = hmul i16 %a_4, i16 1.36426" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1552 'hmul' 'p_273' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1553 [1/2] (5.90ns)   --->   "%sum_300 = hadd i16 %sum_299, i16 %p_299" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1553 'hadd' 'sum_300' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1554 '%p_300 = hmul i16 %a_4, i16 0.0183411'
ST_20 : Operation 1554 [2/2] (2.96ns)   --->   "%p_300 = hmul i16 %a_4, i16 0.0183411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1554 'hmul' 'p_300' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1555 [1/2] (5.90ns)   --->   "%sum_327 = hadd i16 %sum_326, i16 %p_326" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1555 'hadd' 'sum_327' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1556 '%p_327 = hmul i16 %a_4, i16 -0.96875'
ST_20 : Operation 1556 [2/2] (2.96ns)   --->   "%p_327 = hmul i16 %a_4, i16 -0.96875" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1556 'hmul' 'p_327' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1557 [1/2] (5.90ns)   --->   "%sum_354 = hadd i16 %sum_353, i16 %p_353" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1557 'hadd' 'sum_354' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1558 '%p_354 = hmul i16 %a_4, i16 0.144165'
ST_20 : Operation 1558 [2/2] (2.96ns)   --->   "%p_354 = hmul i16 %a_4, i16 0.144165" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1558 'hmul' 'p_354' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1559 [1/2] (5.90ns)   --->   "%sum_381 = hadd i16 %sum_380, i16 %p_380" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1559 'hadd' 'sum_381' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1560 '%p_381 = hmul i16 %a_4, i16 0.00223732'
ST_20 : Operation 1560 [2/2] (2.96ns)   --->   "%p_381 = hmul i16 %a_4, i16 0.00223732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1560 'hmul' 'p_381' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1561 [1/2] (5.90ns)   --->   "%sum_408 = hadd i16 %sum_407, i16 %p_407" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1561 'hadd' 'sum_408' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1562 '%p_408 = hmul i16 %a_4, i16 -0.00187588'
ST_20 : Operation 1562 [2/2] (2.96ns)   --->   "%p_408 = hmul i16 %a_4, i16 -0.00187588" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1562 'hmul' 'p_408' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1563 [1/2] (5.90ns)   --->   "%sum_435 = hadd i16 %sum_434, i16 %p_434" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1563 'hadd' 'sum_435' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1564 '%p_435 = hmul i16 %a_4, i16 0.000533581'
ST_20 : Operation 1564 [2/2] (2.96ns)   --->   "%p_435 = hmul i16 %a_4, i16 0.000533581" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1564 'hmul' 'p_435' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1565 [1/2] (5.90ns)   --->   "%sum_462 = hadd i16 %sum_461, i16 %p_461" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1565 'hadd' 'sum_462' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1566 '%p_462 = hmul i16 %a_4, i16 -0.000976086'
ST_20 : Operation 1566 [2/2] (2.96ns)   --->   "%p_462 = hmul i16 %a_4, i16 -0.000976086" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1566 'hmul' 'p_462' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1567 [1/2] (5.90ns)   --->   "%sum_489 = hadd i16 %sum_488, i16 %p_488" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1567 'hadd' 'sum_489' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1568 '%p_489 = hmul i16 %a_4, i16 -0.016449'
ST_20 : Operation 1568 [2/2] (2.96ns)   --->   "%p_489 = hmul i16 %a_4, i16 -0.016449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1568 'hmul' 'p_489' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1569 [1/2] (5.90ns)   --->   "%sum_516 = hadd i16 %sum_515, i16 %p_515" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1569 'hadd' 'sum_516' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1570 '%p_516 = hmul i16 %a_4, i16 0.214355'
ST_20 : Operation 1570 [2/2] (2.96ns)   --->   "%p_516 = hmul i16 %a_4, i16 0.214355" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1570 'hmul' 'p_516' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1571 [1/2] (5.90ns)   --->   "%sum_543 = hadd i16 %sum_542, i16 %p_542" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1571 'hadd' 'sum_543' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1572 '%p_543 = hmul i16 %a_4, i16 -0.54541'
ST_20 : Operation 1572 [2/2] (2.96ns)   --->   "%p_543 = hmul i16 %a_4, i16 -0.54541" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1572 'hmul' 'p_543' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1573 [1/2] (5.90ns)   --->   "%sum_570 = hadd i16 %sum_569, i16 %p_569" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1573 'hadd' 'sum_570' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1574 '%p_570 = hmul i16 %a_4, i16 -0.15686'
ST_20 : Operation 1574 [2/2] (2.96ns)   --->   "%p_570 = hmul i16 %a_4, i16 -0.15686" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1574 'hmul' 'p_570' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1575 [1/2] (5.90ns)   --->   "%sum_597 = hadd i16 %sum_596, i16 %p_596" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1575 'hadd' 'sum_597' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1576 '%p_597 = hmul i16 %a_4, i16 -1.64746'
ST_20 : Operation 1576 [2/2] (2.96ns)   --->   "%p_597 = hmul i16 %a_4, i16 -1.64746" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1576 'hmul' 'p_597' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1577 [1/2] (5.90ns)   --->   "%sum_624 = hadd i16 %sum_623, i16 %p_623" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1577 'hadd' 'sum_624' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1578 '%p_624 = hmul i16 %a_4, i16 0.00123596'
ST_20 : Operation 1578 [2/2] (2.96ns)   --->   "%p_624 = hmul i16 %a_4, i16 0.00123596" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1578 'hmul' 'p_624' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1579 [1/2] (5.90ns)   --->   "%sum_651 = hadd i16 %sum_650, i16 %p_650" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1579 'hadd' 'sum_651' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1580 '%p_651 = hmul i16 %a_4, i16 0.0506897'
ST_20 : Operation 1580 [2/2] (2.96ns)   --->   "%p_651 = hmul i16 %a_4, i16 0.0506897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1580 'hmul' 'p_651' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1581 [1/2] (5.90ns)   --->   "%sum_678 = hadd i16 %sum_677, i16 %p_677" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1581 'hadd' 'sum_678' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1582 '%p_678 = hmul i16 %a_4, i16 0.0648193'
ST_20 : Operation 1582 [2/2] (2.96ns)   --->   "%p_678 = hmul i16 %a_4, i16 0.0648193" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1582 'hmul' 'p_678' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1583 [1/2] (5.90ns)   --->   "%sum_705 = hadd i16 %sum_704, i16 %p_704" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1583 'hadd' 'sum_705' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1584 '%p_705 = hmul i16 %a_4, i16 0.0336914'
ST_20 : Operation 1584 [2/2] (2.96ns)   --->   "%p_705 = hmul i16 %a_4, i16 0.0336914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1584 'hmul' 'p_705' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1585 [1/2] (5.90ns)   --->   "%sum_732 = hadd i16 %sum_731, i16 %p_731" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1585 'hadd' 'sum_732' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1586 '%p_732 = hmul i16 %a_4, i16 -0.319824'
ST_20 : Operation 1586 [2/2] (2.96ns)   --->   "%p_732 = hmul i16 %a_4, i16 -0.319824" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1586 'hmul' 'p_732' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1587 [1/2] (5.90ns)   --->   "%sum_759 = hadd i16 %sum_758, i16 %p_758" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1587 'hadd' 'sum_759' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1588 '%p_759 = hmul i16 %a_4, i16 -0.106812'
ST_20 : Operation 1588 [2/2] (2.96ns)   --->   "%p_759 = hmul i16 %a_4, i16 -0.106812" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1588 'hmul' 'p_759' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1589 [1/2] (5.90ns)   --->   "%sum_786 = hadd i16 %sum_785, i16 %p_785" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1589 'hadd' 'sum_786' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1590 '%p_786 = hmul i16 %a_4, i16 0.0696411'
ST_20 : Operation 1590 [2/2] (2.96ns)   --->   "%p_786 = hmul i16 %a_4, i16 0.0696411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1590 'hmul' 'p_786' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1591 [1/2] (5.90ns)   --->   "%sum_813 = hadd i16 %sum_812, i16 %p_812" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1591 'hadd' 'sum_813' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1592 '%p_813 = hmul i16 %a_4, i16 -0.356689'
ST_20 : Operation 1592 [2/2] (2.96ns)   --->   "%p_813 = hmul i16 %a_4, i16 -0.356689" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1592 'hmul' 'p_813' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1593 [1/2] (5.90ns)   --->   "%sum_840 = hadd i16 %sum_839, i16 %p_839" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1593 'hadd' 'sum_840' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 1594 '%p_840 = hmul i16 %a_4, i16 -0.00809479'
ST_20 : Operation 1594 [2/2] (2.96ns)   --->   "%p_840 = hmul i16 %a_4, i16 -0.00809479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1594 'hmul' 'p_840' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.6>
ST_21 : Operation 1595 [1/2] (4.72ns)   --->   "%p_4 = hmul i16 %a_4, i16 -0.00428772" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1595 'hmul' 'p_4' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1596 '%sum_4 = hadd i16 %sum_3, i16 %p_4'
ST_21 : Operation 1596 [2/2] (4.14ns)   --->   "%sum_4 = hadd i16 %sum_3, i16 %p_4" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1596 'hadd' 'sum_4' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1597 [1/2] (4.72ns)   --->   "%p_30 = hmul i16 %a_4, i16 0.113586" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1597 'hmul' 'p_30' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1598 '%sum_31 = hadd i16 %sum_30, i16 %p_30'
ST_21 : Operation 1598 [2/2] (4.14ns)   --->   "%sum_31 = hadd i16 %sum_30, i16 %p_30" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1598 'hadd' 'sum_31' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1599 [1/2] (4.72ns)   --->   "%p_57 = hmul i16 %a_4, i16 0.163818" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1599 'hmul' 'p_57' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1600 '%sum_58 = hadd i16 %sum_57, i16 %p_57'
ST_21 : Operation 1600 [2/2] (4.14ns)   --->   "%sum_58 = hadd i16 %sum_57, i16 %p_57" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1600 'hadd' 'sum_58' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1601 [1/2] (4.72ns)   --->   "%p_84 = hmul i16 %a_4, i16 -0.16394" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1601 'hmul' 'p_84' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1602 '%sum_85 = hadd i16 %sum_84, i16 %p_84'
ST_21 : Operation 1602 [2/2] (4.14ns)   --->   "%sum_85 = hadd i16 %sum_84, i16 %p_84" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1602 'hadd' 'sum_85' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1603 [1/2] (4.72ns)   --->   "%p_111 = hmul i16 %a_4, i16 0.00910187" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1603 'hmul' 'p_111' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1604 '%sum_112 = hadd i16 %sum_111, i16 %p_111'
ST_21 : Operation 1604 [2/2] (4.14ns)   --->   "%sum_112 = hadd i16 %sum_111, i16 %p_111" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1604 'hadd' 'sum_112' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1605 [1/2] (4.72ns)   --->   "%p_138 = hmul i16 %a_4, i16 -0.164062" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1605 'hmul' 'p_138' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1606 '%sum_139 = hadd i16 %sum_138, i16 %p_138'
ST_21 : Operation 1606 [2/2] (4.14ns)   --->   "%sum_139 = hadd i16 %sum_138, i16 %p_138" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1606 'hadd' 'sum_139' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1607 [1/2] (4.72ns)   --->   "%p_165 = hmul i16 %a_4, i16 -0.015976" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1607 'hmul' 'p_165' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1608 '%sum_166 = hadd i16 %sum_165, i16 %p_165'
ST_21 : Operation 1608 [2/2] (4.14ns)   --->   "%sum_166 = hadd i16 %sum_165, i16 %p_165" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1608 'hadd' 'sum_166' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1609 [1/2] (4.72ns)   --->   "%p_192 = hmul i16 %a_4, i16 -0.0520325" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1609 'hmul' 'p_192' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1610 '%sum_193 = hadd i16 %sum_192, i16 %p_192'
ST_21 : Operation 1610 [2/2] (4.14ns)   --->   "%sum_193 = hadd i16 %sum_192, i16 %p_192" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1610 'hadd' 'sum_193' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1611 [1/2] (4.72ns)   --->   "%p_219 = hmul i16 %a_4, i16 0.0783691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1611 'hmul' 'p_219' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1612 '%sum_220 = hadd i16 %sum_219, i16 %p_219'
ST_21 : Operation 1612 [2/2] (4.14ns)   --->   "%sum_220 = hadd i16 %sum_219, i16 %p_219" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1612 'hadd' 'sum_220' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1613 [1/2] (4.72ns)   --->   "%p_246 = hmul i16 %a_4, i16 0.00208092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1613 'hmul' 'p_246' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1614 '%sum_247 = hadd i16 %sum_246, i16 %p_246'
ST_21 : Operation 1614 [2/2] (4.14ns)   --->   "%sum_247 = hadd i16 %sum_246, i16 %p_246" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1614 'hadd' 'sum_247' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1615 [1/2] (4.72ns)   --->   "%p_273 = hmul i16 %a_4, i16 1.36426" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1615 'hmul' 'p_273' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1616 '%sum_274 = hadd i16 %sum_273, i16 %p_273'
ST_21 : Operation 1616 [2/2] (4.14ns)   --->   "%sum_274 = hadd i16 %sum_273, i16 %p_273" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1616 'hadd' 'sum_274' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1617 [1/2] (4.72ns)   --->   "%p_300 = hmul i16 %a_4, i16 0.0183411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1617 'hmul' 'p_300' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1618 '%sum_301 = hadd i16 %sum_300, i16 %p_300'
ST_21 : Operation 1618 [2/2] (4.14ns)   --->   "%sum_301 = hadd i16 %sum_300, i16 %p_300" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1618 'hadd' 'sum_301' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1619 [1/2] (4.72ns)   --->   "%p_327 = hmul i16 %a_4, i16 -0.96875" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1619 'hmul' 'p_327' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1620 '%sum_328 = hadd i16 %sum_327, i16 %p_327'
ST_21 : Operation 1620 [2/2] (4.14ns)   --->   "%sum_328 = hadd i16 %sum_327, i16 %p_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1620 'hadd' 'sum_328' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1621 [1/2] (4.72ns)   --->   "%p_354 = hmul i16 %a_4, i16 0.144165" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1621 'hmul' 'p_354' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1622 '%sum_355 = hadd i16 %sum_354, i16 %p_354'
ST_21 : Operation 1622 [2/2] (4.14ns)   --->   "%sum_355 = hadd i16 %sum_354, i16 %p_354" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1622 'hadd' 'sum_355' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1623 [1/2] (4.72ns)   --->   "%p_381 = hmul i16 %a_4, i16 0.00223732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1623 'hmul' 'p_381' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1624 '%sum_382 = hadd i16 %sum_381, i16 %p_381'
ST_21 : Operation 1624 [2/2] (4.14ns)   --->   "%sum_382 = hadd i16 %sum_381, i16 %p_381" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1624 'hadd' 'sum_382' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1625 [1/2] (4.72ns)   --->   "%p_408 = hmul i16 %a_4, i16 -0.00187588" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1625 'hmul' 'p_408' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1626 '%sum_409 = hadd i16 %sum_408, i16 %p_408'
ST_21 : Operation 1626 [2/2] (4.14ns)   --->   "%sum_409 = hadd i16 %sum_408, i16 %p_408" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1626 'hadd' 'sum_409' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1627 [1/2] (4.72ns)   --->   "%p_435 = hmul i16 %a_4, i16 0.000533581" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1627 'hmul' 'p_435' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1628 '%sum_436 = hadd i16 %sum_435, i16 %p_435'
ST_21 : Operation 1628 [2/2] (4.14ns)   --->   "%sum_436 = hadd i16 %sum_435, i16 %p_435" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1628 'hadd' 'sum_436' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1629 [1/2] (4.72ns)   --->   "%p_462 = hmul i16 %a_4, i16 -0.000976086" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1629 'hmul' 'p_462' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1630 '%sum_463 = hadd i16 %sum_462, i16 %p_462'
ST_21 : Operation 1630 [2/2] (4.14ns)   --->   "%sum_463 = hadd i16 %sum_462, i16 %p_462" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1630 'hadd' 'sum_463' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1631 [1/2] (4.72ns)   --->   "%p_489 = hmul i16 %a_4, i16 -0.016449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1631 'hmul' 'p_489' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1632 '%sum_490 = hadd i16 %sum_489, i16 %p_489'
ST_21 : Operation 1632 [2/2] (4.14ns)   --->   "%sum_490 = hadd i16 %sum_489, i16 %p_489" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1632 'hadd' 'sum_490' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1633 [1/2] (4.72ns)   --->   "%p_516 = hmul i16 %a_4, i16 0.214355" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1633 'hmul' 'p_516' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1634 '%sum_517 = hadd i16 %sum_516, i16 %p_516'
ST_21 : Operation 1634 [2/2] (4.14ns)   --->   "%sum_517 = hadd i16 %sum_516, i16 %p_516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1634 'hadd' 'sum_517' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1635 [1/2] (4.72ns)   --->   "%p_543 = hmul i16 %a_4, i16 -0.54541" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1635 'hmul' 'p_543' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1636 '%sum_544 = hadd i16 %sum_543, i16 %p_543'
ST_21 : Operation 1636 [2/2] (4.14ns)   --->   "%sum_544 = hadd i16 %sum_543, i16 %p_543" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1636 'hadd' 'sum_544' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1637 [1/2] (4.72ns)   --->   "%p_570 = hmul i16 %a_4, i16 -0.15686" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1637 'hmul' 'p_570' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1638 '%sum_571 = hadd i16 %sum_570, i16 %p_570'
ST_21 : Operation 1638 [2/2] (4.14ns)   --->   "%sum_571 = hadd i16 %sum_570, i16 %p_570" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1638 'hadd' 'sum_571' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1639 [1/2] (4.72ns)   --->   "%p_597 = hmul i16 %a_4, i16 -1.64746" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1639 'hmul' 'p_597' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1640 '%sum_598 = hadd i16 %sum_597, i16 %p_597'
ST_21 : Operation 1640 [2/2] (4.14ns)   --->   "%sum_598 = hadd i16 %sum_597, i16 %p_597" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1640 'hadd' 'sum_598' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1641 [1/2] (4.72ns)   --->   "%p_624 = hmul i16 %a_4, i16 0.00123596" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1641 'hmul' 'p_624' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1642 '%sum_625 = hadd i16 %sum_624, i16 %p_624'
ST_21 : Operation 1642 [2/2] (4.14ns)   --->   "%sum_625 = hadd i16 %sum_624, i16 %p_624" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1642 'hadd' 'sum_625' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1643 [1/2] (4.72ns)   --->   "%p_651 = hmul i16 %a_4, i16 0.0506897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1643 'hmul' 'p_651' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1644 '%sum_652 = hadd i16 %sum_651, i16 %p_651'
ST_21 : Operation 1644 [2/2] (4.14ns)   --->   "%sum_652 = hadd i16 %sum_651, i16 %p_651" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1644 'hadd' 'sum_652' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1645 [1/2] (4.72ns)   --->   "%p_678 = hmul i16 %a_4, i16 0.0648193" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1645 'hmul' 'p_678' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1646 '%sum_679 = hadd i16 %sum_678, i16 %p_678'
ST_21 : Operation 1646 [2/2] (4.14ns)   --->   "%sum_679 = hadd i16 %sum_678, i16 %p_678" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1646 'hadd' 'sum_679' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1647 [1/2] (4.72ns)   --->   "%p_705 = hmul i16 %a_4, i16 0.0336914" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1647 'hmul' 'p_705' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1648 '%sum_706 = hadd i16 %sum_705, i16 %p_705'
ST_21 : Operation 1648 [2/2] (4.14ns)   --->   "%sum_706 = hadd i16 %sum_705, i16 %p_705" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1648 'hadd' 'sum_706' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1649 [1/2] (4.72ns)   --->   "%p_732 = hmul i16 %a_4, i16 -0.319824" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1649 'hmul' 'p_732' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1650 '%sum_733 = hadd i16 %sum_732, i16 %p_732'
ST_21 : Operation 1650 [2/2] (4.14ns)   --->   "%sum_733 = hadd i16 %sum_732, i16 %p_732" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1650 'hadd' 'sum_733' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1651 [1/2] (4.72ns)   --->   "%p_759 = hmul i16 %a_4, i16 -0.106812" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1651 'hmul' 'p_759' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1652 '%sum_760 = hadd i16 %sum_759, i16 %p_759'
ST_21 : Operation 1652 [2/2] (4.14ns)   --->   "%sum_760 = hadd i16 %sum_759, i16 %p_759" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1652 'hadd' 'sum_760' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1653 [1/2] (4.72ns)   --->   "%p_786 = hmul i16 %a_4, i16 0.0696411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1653 'hmul' 'p_786' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1654 '%sum_787 = hadd i16 %sum_786, i16 %p_786'
ST_21 : Operation 1654 [2/2] (4.14ns)   --->   "%sum_787 = hadd i16 %sum_786, i16 %p_786" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1654 'hadd' 'sum_787' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1655 [1/2] (4.72ns)   --->   "%p_813 = hmul i16 %a_4, i16 -0.356689" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1655 'hmul' 'p_813' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1656 '%sum_814 = hadd i16 %sum_813, i16 %p_813'
ST_21 : Operation 1656 [2/2] (4.14ns)   --->   "%sum_814 = hadd i16 %sum_813, i16 %p_813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1656 'hadd' 'sum_814' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1657 [1/2] (4.72ns)   --->   "%p_840 = hmul i16 %a_4, i16 -0.00809479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1657 'hmul' 'p_840' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 1658 '%sum_841 = hadd i16 %sum_840, i16 %p_840'
ST_21 : Operation 1658 [2/2] (4.14ns)   --->   "%sum_841 = hadd i16 %sum_840, i16 %p_840" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1658 'hadd' 'sum_841' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.90>
ST_22 : Operation 1659 [1/2] (5.90ns)   --->   "%sum_4 = hadd i16 %sum_3, i16 %p_4" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1659 'hadd' 'sum_4' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1660 '%p_5 = hmul i16 %a_5, i16 -0.012825'
ST_22 : Operation 1660 [2/2] (2.96ns)   --->   "%p_5 = hmul i16 %a_5, i16 -0.012825" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1660 'hmul' 'p_5' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1661 [1/2] (5.90ns)   --->   "%sum_31 = hadd i16 %sum_30, i16 %p_30" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1661 'hadd' 'sum_31' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1662 '%p_31 = hmul i16 %a_5, i16 -0.00660706'
ST_22 : Operation 1662 [2/2] (2.96ns)   --->   "%p_31 = hmul i16 %a_5, i16 -0.00660706" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1662 'hmul' 'p_31' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1663 [1/2] (5.90ns)   --->   "%sum_58 = hadd i16 %sum_57, i16 %p_57" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1663 'hadd' 'sum_58' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1664 '%p_58 = hmul i16 %a_5, i16 -0.0223694'
ST_22 : Operation 1664 [2/2] (2.96ns)   --->   "%p_58 = hmul i16 %a_5, i16 -0.0223694" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1664 'hmul' 'p_58' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1665 [1/2] (5.90ns)   --->   "%sum_85 = hadd i16 %sum_84, i16 %p_84" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1665 'hadd' 'sum_85' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1666 '%p_85 = hmul i16 %a_5, i16 -0.0670776'
ST_22 : Operation 1666 [2/2] (2.96ns)   --->   "%p_85 = hmul i16 %a_5, i16 -0.0670776" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1666 'hmul' 'p_85' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1667 [1/2] (5.90ns)   --->   "%sum_112 = hadd i16 %sum_111, i16 %p_111" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1667 'hadd' 'sum_112' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1668 '%p_112 = hmul i16 %a_5, i16 0.00704575'
ST_22 : Operation 1668 [2/2] (2.96ns)   --->   "%p_112 = hmul i16 %a_5, i16 0.00704575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1668 'hmul' 'p_112' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1669 [1/2] (5.90ns)   --->   "%sum_139 = hadd i16 %sum_138, i16 %p_138" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1669 'hadd' 'sum_139' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1670 '%p_139 = hmul i16 %a_5, i16 -0.0667114'
ST_22 : Operation 1670 [2/2] (2.96ns)   --->   "%p_139 = hmul i16 %a_5, i16 -0.0667114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1670 'hmul' 'p_139' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1671 [1/2] (5.90ns)   --->   "%sum_166 = hadd i16 %sum_165, i16 %p_165" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1671 'hadd' 'sum_166' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1672 '%p_166 = hmul i16 %a_5, i16 -0.00092411'
ST_22 : Operation 1672 [2/2] (2.96ns)   --->   "%p_166 = hmul i16 %a_5, i16 -0.00092411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1672 'hmul' 'p_166' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1673 [1/2] (5.90ns)   --->   "%sum_193 = hadd i16 %sum_192, i16 %p_192" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1673 'hadd' 'sum_193' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1674 '%p_193 = hmul i16 %a_5, i16 -0.00733948'
ST_22 : Operation 1674 [2/2] (2.96ns)   --->   "%p_193 = hmul i16 %a_5, i16 -0.00733948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1674 'hmul' 'p_193' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1675 [1/2] (5.90ns)   --->   "%sum_220 = hadd i16 %sum_219, i16 %p_219" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1675 'hadd' 'sum_220' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1676 '%p_220 = hmul i16 %a_5, i16 -0.00712204'
ST_22 : Operation 1676 [2/2] (2.96ns)   --->   "%p_220 = hmul i16 %a_5, i16 -0.00712204" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1676 'hmul' 'p_220' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1677 [1/2] (5.90ns)   --->   "%sum_247 = hadd i16 %sum_246, i16 %p_246" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1677 'hadd' 'sum_247' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1678 '%p_247 = hmul i16 %a_5, i16 0.00421143'
ST_22 : Operation 1678 [2/2] (2.96ns)   --->   "%p_247 = hmul i16 %a_5, i16 0.00421143" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1678 'hmul' 'p_247' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1679 [1/2] (5.90ns)   --->   "%sum_274 = hadd i16 %sum_273, i16 %p_273" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1679 'hadd' 'sum_274' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1680 '%p_274 = hmul i16 %a_5, i16 -0.694336'
ST_22 : Operation 1680 [2/2] (2.96ns)   --->   "%p_274 = hmul i16 %a_5, i16 -0.694336" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1680 'hmul' 'p_274' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1681 [1/2] (5.90ns)   --->   "%sum_301 = hadd i16 %sum_300, i16 %p_300" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1681 'hadd' 'sum_301' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1682 '%p_301 = hmul i16 %a_5, i16 -0.00450897'
ST_22 : Operation 1682 [2/2] (2.96ns)   --->   "%p_301 = hmul i16 %a_5, i16 -0.00450897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1682 'hmul' 'p_301' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1683 [1/2] (5.90ns)   --->   "%sum_328 = hadd i16 %sum_327, i16 %p_327" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1683 'hadd' 'sum_328' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1684 '%p_328 = hmul i16 %a_5, i16 -0.192383'
ST_22 : Operation 1684 [2/2] (2.96ns)   --->   "%p_328 = hmul i16 %a_5, i16 -0.192383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1684 'hmul' 'p_328' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1685 [1/2] (5.90ns)   --->   "%sum_355 = hadd i16 %sum_354, i16 %p_354" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1685 'hadd' 'sum_355' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1686 '%p_355 = hmul i16 %a_5, i16 -0.0629883'
ST_22 : Operation 1686 [2/2] (2.96ns)   --->   "%p_355 = hmul i16 %a_5, i16 -0.0629883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1686 'hmul' 'p_355' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1687 [1/2] (5.90ns)   --->   "%sum_382 = hadd i16 %sum_381, i16 %p_381" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1687 'hadd' 'sum_382' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1688 '%p_382 = hmul i16 %a_5, i16 -0.000769615'
ST_22 : Operation 1688 [2/2] (2.96ns)   --->   "%p_382 = hmul i16 %a_5, i16 -0.000769615" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1688 'hmul' 'p_382' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1689 [1/2] (5.90ns)   --->   "%sum_409 = hadd i16 %sum_408, i16 %p_408" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1689 'hadd' 'sum_409' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1690 '%p_409 = hmul i16 %a_5, i16 -0.00179768'
ST_22 : Operation 1690 [2/2] (2.96ns)   --->   "%p_409 = hmul i16 %a_5, i16 -0.00179768" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1690 'hmul' 'p_409' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1691 [1/2] (5.90ns)   --->   "%sum_436 = hadd i16 %sum_435, i16 %p_435" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1691 'hadd' 'sum_436' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1692 '%p_436 = hmul i16 %a_5, i16 -0.00161552'
ST_22 : Operation 1692 [2/2] (2.96ns)   --->   "%p_436 = hmul i16 %a_5, i16 -0.00161552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1692 'hmul' 'p_436' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1693 [1/2] (5.90ns)   --->   "%sum_463 = hadd i16 %sum_462, i16 %p_462" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1693 'hadd' 'sum_463' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1694 '%p_463 = hmul i16 %a_5, i16 0.000291109'
ST_22 : Operation 1694 [2/2] (2.96ns)   --->   "%p_463 = hmul i16 %a_5, i16 0.000291109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1694 'hmul' 'p_463' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1695 [1/2] (5.90ns)   --->   "%sum_490 = hadd i16 %sum_489, i16 %p_489" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1695 'hadd' 'sum_490' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1696 '%p_490 = hmul i16 %a_5, i16 -0.00113869'
ST_22 : Operation 1696 [2/2] (2.96ns)   --->   "%p_490 = hmul i16 %a_5, i16 -0.00113869" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1696 'hmul' 'p_490' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1697 [1/2] (5.90ns)   --->   "%sum_517 = hadd i16 %sum_516, i16 %p_516" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1697 'hadd' 'sum_517' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1698 '%p_517 = hmul i16 %a_5, i16 0.169067'
ST_22 : Operation 1698 [2/2] (2.96ns)   --->   "%p_517 = hmul i16 %a_5, i16 0.169067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1698 'hmul' 'p_517' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1699 [1/2] (5.90ns)   --->   "%sum_544 = hadd i16 %sum_543, i16 %p_543" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1699 'hadd' 'sum_544' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1700 '%p_544 = hmul i16 %a_5, i16 -0.212769'
ST_22 : Operation 1700 [2/2] (2.96ns)   --->   "%p_544 = hmul i16 %a_5, i16 -0.212769" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1700 'hmul' 'p_544' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1701 [1/2] (5.90ns)   --->   "%sum_571 = hadd i16 %sum_570, i16 %p_570" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1701 'hadd' 'sum_571' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1702 '%p_571 = hmul i16 %a_5, i16 0.00187016'
ST_22 : Operation 1702 [2/2] (2.96ns)   --->   "%p_571 = hmul i16 %a_5, i16 0.00187016" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1702 'hmul' 'p_571' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1703 [1/2] (5.90ns)   --->   "%sum_598 = hadd i16 %sum_597, i16 %p_597" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1703 'hadd' 'sum_598' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1704 '%p_598 = hmul i16 %a_5, i16 0.960938'
ST_22 : Operation 1704 [2/2] (2.96ns)   --->   "%p_598 = hmul i16 %a_5, i16 0.960938" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1704 'hmul' 'p_598' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1705 [1/2] (5.90ns)   --->   "%sum_625 = hadd i16 %sum_624, i16 %p_624" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1705 'hadd' 'sum_625' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1706 '%p_625 = hmul i16 %a_5, i16 0.00242424'
ST_22 : Operation 1706 [2/2] (2.96ns)   --->   "%p_625 = hmul i16 %a_5, i16 0.00242424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1706 'hmul' 'p_625' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1707 [1/2] (5.90ns)   --->   "%sum_652 = hadd i16 %sum_651, i16 %p_651" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1707 'hadd' 'sum_652' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1708 '%p_652 = hmul i16 %a_5, i16 -0.296143'
ST_22 : Operation 1708 [2/2] (2.96ns)   --->   "%p_652 = hmul i16 %a_5, i16 -0.296143" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1708 'hmul' 'p_652' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1709 [1/2] (5.90ns)   --->   "%sum_679 = hadd i16 %sum_678, i16 %p_678" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1709 'hadd' 'sum_679' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1710 '%p_679 = hmul i16 %a_5, i16 -0.0187988'
ST_22 : Operation 1710 [2/2] (2.96ns)   --->   "%p_679 = hmul i16 %a_5, i16 -0.0187988" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1710 'hmul' 'p_679' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1711 [1/2] (5.90ns)   --->   "%sum_706 = hadd i16 %sum_705, i16 %p_705" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1711 'hadd' 'sum_706' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1712 '%p_706 = hmul i16 %a_5, i16 0.0917969'
ST_22 : Operation 1712 [2/2] (2.96ns)   --->   "%p_706 = hmul i16 %a_5, i16 0.0917969" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1712 'hmul' 'p_706' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1713 [1/2] (5.90ns)   --->   "%sum_733 = hadd i16 %sum_732, i16 %p_732" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1713 'hadd' 'sum_733' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1714 '%p_733 = hmul i16 %a_5, i16 0.134766'
ST_22 : Operation 1714 [2/2] (2.96ns)   --->   "%p_733 = hmul i16 %a_5, i16 0.134766" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1714 'hmul' 'p_733' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1715 [1/2] (5.90ns)   --->   "%sum_760 = hadd i16 %sum_759, i16 %p_759" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1715 'hadd' 'sum_760' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1716 '%p_760 = hmul i16 %a_5, i16 -0.172852'
ST_22 : Operation 1716 [2/2] (2.96ns)   --->   "%p_760 = hmul i16 %a_5, i16 -0.172852" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1716 'hmul' 'p_760' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1717 [1/2] (5.90ns)   --->   "%sum_787 = hadd i16 %sum_786, i16 %p_786" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1717 'hadd' 'sum_787' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1718 '%p_787 = hmul i16 %a_5, i16 0.0718994'
ST_22 : Operation 1718 [2/2] (2.96ns)   --->   "%p_787 = hmul i16 %a_5, i16 0.0718994" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1718 'hmul' 'p_787' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1719 [1/2] (5.90ns)   --->   "%sum_814 = hadd i16 %sum_813, i16 %p_813" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1719 'hadd' 'sum_814' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1720 '%p_814 = hmul i16 %a_5, i16 0.20459'
ST_22 : Operation 1720 [2/2] (2.96ns)   --->   "%p_814 = hmul i16 %a_5, i16 0.20459" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1720 'hmul' 'p_814' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1721 [1/2] (5.90ns)   --->   "%sum_841 = hadd i16 %sum_840, i16 %p_840" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1721 'hadd' 'sum_841' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 1722 '%p_841 = hmul i16 %a_5, i16 -0.0605469'
ST_22 : Operation 1722 [2/2] (2.96ns)   --->   "%p_841 = hmul i16 %a_5, i16 -0.0605469" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1722 'hmul' 'p_841' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.6>
ST_23 : Operation 1723 [1/2] (4.72ns)   --->   "%p_5 = hmul i16 %a_5, i16 -0.012825" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1723 'hmul' 'p_5' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1724 '%sum_5 = hadd i16 %sum_4, i16 %p_5'
ST_23 : Operation 1724 [2/2] (4.14ns)   --->   "%sum_5 = hadd i16 %sum_4, i16 %p_5" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1724 'hadd' 'sum_5' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1725 [1/2] (4.72ns)   --->   "%p_31 = hmul i16 %a_5, i16 -0.00660706" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1725 'hmul' 'p_31' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1726 '%sum_32 = hadd i16 %sum_31, i16 %p_31'
ST_23 : Operation 1726 [2/2] (4.14ns)   --->   "%sum_32 = hadd i16 %sum_31, i16 %p_31" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1726 'hadd' 'sum_32' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1727 [1/2] (4.72ns)   --->   "%p_58 = hmul i16 %a_5, i16 -0.0223694" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1727 'hmul' 'p_58' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1728 '%sum_59 = hadd i16 %sum_58, i16 %p_58'
ST_23 : Operation 1728 [2/2] (4.14ns)   --->   "%sum_59 = hadd i16 %sum_58, i16 %p_58" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1728 'hadd' 'sum_59' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1729 [1/2] (4.72ns)   --->   "%p_85 = hmul i16 %a_5, i16 -0.0670776" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1729 'hmul' 'p_85' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1730 '%sum_86 = hadd i16 %sum_85, i16 %p_85'
ST_23 : Operation 1730 [2/2] (4.14ns)   --->   "%sum_86 = hadd i16 %sum_85, i16 %p_85" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1730 'hadd' 'sum_86' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1731 [1/2] (4.72ns)   --->   "%p_112 = hmul i16 %a_5, i16 0.00704575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1731 'hmul' 'p_112' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1732 '%sum_113 = hadd i16 %sum_112, i16 %p_112'
ST_23 : Operation 1732 [2/2] (4.14ns)   --->   "%sum_113 = hadd i16 %sum_112, i16 %p_112" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1732 'hadd' 'sum_113' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1733 [1/2] (4.72ns)   --->   "%p_139 = hmul i16 %a_5, i16 -0.0667114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1733 'hmul' 'p_139' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1734 '%sum_140 = hadd i16 %sum_139, i16 %p_139'
ST_23 : Operation 1734 [2/2] (4.14ns)   --->   "%sum_140 = hadd i16 %sum_139, i16 %p_139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1734 'hadd' 'sum_140' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1735 [1/2] (4.72ns)   --->   "%p_166 = hmul i16 %a_5, i16 -0.00092411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1735 'hmul' 'p_166' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1736 '%sum_167 = hadd i16 %sum_166, i16 %p_166'
ST_23 : Operation 1736 [2/2] (4.14ns)   --->   "%sum_167 = hadd i16 %sum_166, i16 %p_166" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1736 'hadd' 'sum_167' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1737 [1/2] (4.72ns)   --->   "%p_193 = hmul i16 %a_5, i16 -0.00733948" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1737 'hmul' 'p_193' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1738 '%sum_194 = hadd i16 %sum_193, i16 %p_193'
ST_23 : Operation 1738 [2/2] (4.14ns)   --->   "%sum_194 = hadd i16 %sum_193, i16 %p_193" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1738 'hadd' 'sum_194' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1739 [1/2] (4.72ns)   --->   "%p_220 = hmul i16 %a_5, i16 -0.00712204" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1739 'hmul' 'p_220' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1740 '%sum_221 = hadd i16 %sum_220, i16 %p_220'
ST_23 : Operation 1740 [2/2] (4.14ns)   --->   "%sum_221 = hadd i16 %sum_220, i16 %p_220" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1740 'hadd' 'sum_221' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1741 [1/2] (4.72ns)   --->   "%p_247 = hmul i16 %a_5, i16 0.00421143" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1741 'hmul' 'p_247' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1742 '%sum_248 = hadd i16 %sum_247, i16 %p_247'
ST_23 : Operation 1742 [2/2] (4.14ns)   --->   "%sum_248 = hadd i16 %sum_247, i16 %p_247" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1742 'hadd' 'sum_248' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1743 [1/2] (4.72ns)   --->   "%p_274 = hmul i16 %a_5, i16 -0.694336" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1743 'hmul' 'p_274' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1744 '%sum_275 = hadd i16 %sum_274, i16 %p_274'
ST_23 : Operation 1744 [2/2] (4.14ns)   --->   "%sum_275 = hadd i16 %sum_274, i16 %p_274" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1744 'hadd' 'sum_275' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1745 [1/2] (4.72ns)   --->   "%p_301 = hmul i16 %a_5, i16 -0.00450897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1745 'hmul' 'p_301' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1746 '%sum_302 = hadd i16 %sum_301, i16 %p_301'
ST_23 : Operation 1746 [2/2] (4.14ns)   --->   "%sum_302 = hadd i16 %sum_301, i16 %p_301" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1746 'hadd' 'sum_302' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1747 [1/2] (4.72ns)   --->   "%p_328 = hmul i16 %a_5, i16 -0.192383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1747 'hmul' 'p_328' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1748 '%sum_329 = hadd i16 %sum_328, i16 %p_328'
ST_23 : Operation 1748 [2/2] (4.14ns)   --->   "%sum_329 = hadd i16 %sum_328, i16 %p_328" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1748 'hadd' 'sum_329' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1749 [1/2] (4.72ns)   --->   "%p_355 = hmul i16 %a_5, i16 -0.0629883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1749 'hmul' 'p_355' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1750 '%sum_356 = hadd i16 %sum_355, i16 %p_355'
ST_23 : Operation 1750 [2/2] (4.14ns)   --->   "%sum_356 = hadd i16 %sum_355, i16 %p_355" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1750 'hadd' 'sum_356' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1751 [1/2] (4.72ns)   --->   "%p_382 = hmul i16 %a_5, i16 -0.000769615" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1751 'hmul' 'p_382' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1752 '%sum_383 = hadd i16 %sum_382, i16 %p_382'
ST_23 : Operation 1752 [2/2] (4.14ns)   --->   "%sum_383 = hadd i16 %sum_382, i16 %p_382" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1752 'hadd' 'sum_383' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1753 [1/2] (4.72ns)   --->   "%p_409 = hmul i16 %a_5, i16 -0.00179768" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1753 'hmul' 'p_409' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1754 '%sum_410 = hadd i16 %sum_409, i16 %p_409'
ST_23 : Operation 1754 [2/2] (4.14ns)   --->   "%sum_410 = hadd i16 %sum_409, i16 %p_409" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1754 'hadd' 'sum_410' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1755 [1/2] (4.72ns)   --->   "%p_436 = hmul i16 %a_5, i16 -0.00161552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1755 'hmul' 'p_436' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1756 '%sum_437 = hadd i16 %sum_436, i16 %p_436'
ST_23 : Operation 1756 [2/2] (4.14ns)   --->   "%sum_437 = hadd i16 %sum_436, i16 %p_436" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1756 'hadd' 'sum_437' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1757 [1/2] (4.72ns)   --->   "%p_463 = hmul i16 %a_5, i16 0.000291109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1757 'hmul' 'p_463' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1758 '%sum_464 = hadd i16 %sum_463, i16 %p_463'
ST_23 : Operation 1758 [2/2] (4.14ns)   --->   "%sum_464 = hadd i16 %sum_463, i16 %p_463" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1758 'hadd' 'sum_464' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1759 [1/2] (4.72ns)   --->   "%p_490 = hmul i16 %a_5, i16 -0.00113869" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1759 'hmul' 'p_490' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1760 '%sum_491 = hadd i16 %sum_490, i16 %p_490'
ST_23 : Operation 1760 [2/2] (4.14ns)   --->   "%sum_491 = hadd i16 %sum_490, i16 %p_490" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1760 'hadd' 'sum_491' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1761 [1/2] (4.72ns)   --->   "%p_517 = hmul i16 %a_5, i16 0.169067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1761 'hmul' 'p_517' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1762 '%sum_518 = hadd i16 %sum_517, i16 %p_517'
ST_23 : Operation 1762 [2/2] (4.14ns)   --->   "%sum_518 = hadd i16 %sum_517, i16 %p_517" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1762 'hadd' 'sum_518' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1763 [1/2] (4.72ns)   --->   "%p_544 = hmul i16 %a_5, i16 -0.212769" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1763 'hmul' 'p_544' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1764 '%sum_545 = hadd i16 %sum_544, i16 %p_544'
ST_23 : Operation 1764 [2/2] (4.14ns)   --->   "%sum_545 = hadd i16 %sum_544, i16 %p_544" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1764 'hadd' 'sum_545' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1765 [1/2] (4.72ns)   --->   "%p_571 = hmul i16 %a_5, i16 0.00187016" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1765 'hmul' 'p_571' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1766 '%sum_572 = hadd i16 %sum_571, i16 %p_571'
ST_23 : Operation 1766 [2/2] (4.14ns)   --->   "%sum_572 = hadd i16 %sum_571, i16 %p_571" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1766 'hadd' 'sum_572' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1767 [1/2] (4.72ns)   --->   "%p_598 = hmul i16 %a_5, i16 0.960938" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1767 'hmul' 'p_598' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1768 '%sum_599 = hadd i16 %sum_598, i16 %p_598'
ST_23 : Operation 1768 [2/2] (4.14ns)   --->   "%sum_599 = hadd i16 %sum_598, i16 %p_598" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1768 'hadd' 'sum_599' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1769 [1/2] (4.72ns)   --->   "%p_625 = hmul i16 %a_5, i16 0.00242424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1769 'hmul' 'p_625' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1770 '%sum_626 = hadd i16 %sum_625, i16 %p_625'
ST_23 : Operation 1770 [2/2] (4.14ns)   --->   "%sum_626 = hadd i16 %sum_625, i16 %p_625" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1770 'hadd' 'sum_626' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1771 [1/2] (4.72ns)   --->   "%p_652 = hmul i16 %a_5, i16 -0.296143" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1771 'hmul' 'p_652' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1772 '%sum_653 = hadd i16 %sum_652, i16 %p_652'
ST_23 : Operation 1772 [2/2] (4.14ns)   --->   "%sum_653 = hadd i16 %sum_652, i16 %p_652" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1772 'hadd' 'sum_653' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1773 [1/2] (4.72ns)   --->   "%p_679 = hmul i16 %a_5, i16 -0.0187988" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1773 'hmul' 'p_679' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1774 '%sum_680 = hadd i16 %sum_679, i16 %p_679'
ST_23 : Operation 1774 [2/2] (4.14ns)   --->   "%sum_680 = hadd i16 %sum_679, i16 %p_679" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1774 'hadd' 'sum_680' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1775 [1/2] (4.72ns)   --->   "%p_706 = hmul i16 %a_5, i16 0.0917969" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1775 'hmul' 'p_706' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1776 '%sum_707 = hadd i16 %sum_706, i16 %p_706'
ST_23 : Operation 1776 [2/2] (4.14ns)   --->   "%sum_707 = hadd i16 %sum_706, i16 %p_706" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1776 'hadd' 'sum_707' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1777 [1/2] (4.72ns)   --->   "%p_733 = hmul i16 %a_5, i16 0.134766" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1777 'hmul' 'p_733' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1778 '%sum_734 = hadd i16 %sum_733, i16 %p_733'
ST_23 : Operation 1778 [2/2] (4.14ns)   --->   "%sum_734 = hadd i16 %sum_733, i16 %p_733" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1778 'hadd' 'sum_734' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1779 [1/2] (4.72ns)   --->   "%p_760 = hmul i16 %a_5, i16 -0.172852" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1779 'hmul' 'p_760' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1780 '%sum_761 = hadd i16 %sum_760, i16 %p_760'
ST_23 : Operation 1780 [2/2] (4.14ns)   --->   "%sum_761 = hadd i16 %sum_760, i16 %p_760" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1780 'hadd' 'sum_761' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1781 [1/2] (4.72ns)   --->   "%p_787 = hmul i16 %a_5, i16 0.0718994" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1781 'hmul' 'p_787' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1782 '%sum_788 = hadd i16 %sum_787, i16 %p_787'
ST_23 : Operation 1782 [2/2] (4.14ns)   --->   "%sum_788 = hadd i16 %sum_787, i16 %p_787" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1782 'hadd' 'sum_788' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1783 [1/2] (4.72ns)   --->   "%p_814 = hmul i16 %a_5, i16 0.20459" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1783 'hmul' 'p_814' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1784 '%sum_815 = hadd i16 %sum_814, i16 %p_814'
ST_23 : Operation 1784 [2/2] (4.14ns)   --->   "%sum_815 = hadd i16 %sum_814, i16 %p_814" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1784 'hadd' 'sum_815' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1785 [1/2] (4.72ns)   --->   "%p_841 = hmul i16 %a_5, i16 -0.0605469" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1785 'hmul' 'p_841' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 1786 '%sum_842 = hadd i16 %sum_841, i16 %p_841'
ST_23 : Operation 1786 [2/2] (4.14ns)   --->   "%sum_842 = hadd i16 %sum_841, i16 %p_841" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1786 'hadd' 'sum_842' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.90>
ST_24 : Operation 1787 [1/2] (5.90ns)   --->   "%sum_5 = hadd i16 %sum_4, i16 %p_5" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1787 'hadd' 'sum_5' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1788 '%p_6 = hmul i16 %a_6, i16 0.00757599'
ST_24 : Operation 1788 [2/2] (2.96ns)   --->   "%p_6 = hmul i16 %a_6, i16 0.00757599" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1788 'hmul' 'p_6' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1789 [1/2] (5.90ns)   --->   "%sum_32 = hadd i16 %sum_31, i16 %p_31" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1789 'hadd' 'sum_32' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1790 '%p_32 = hmul i16 %a_6, i16 0.0643311'
ST_24 : Operation 1790 [2/2] (2.96ns)   --->   "%p_32 = hmul i16 %a_6, i16 0.0643311" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1790 'hmul' 'p_32' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1791 [1/2] (5.90ns)   --->   "%sum_59 = hadd i16 %sum_58, i16 %p_58" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1791 'hadd' 'sum_59' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1792 '%p_59 = hmul i16 %a_6, i16 -0.00462341'
ST_24 : Operation 1792 [2/2] (2.96ns)   --->   "%p_59 = hmul i16 %a_6, i16 -0.00462341" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1792 'hmul' 'p_59' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1793 [1/2] (5.90ns)   --->   "%sum_86 = hadd i16 %sum_85, i16 %p_85" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1793 'hadd' 'sum_86' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1794 '%p_86 = hmul i16 %a_6, i16 0.175903'
ST_24 : Operation 1794 [2/2] (2.96ns)   --->   "%p_86 = hmul i16 %a_6, i16 0.175903" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1794 'hmul' 'p_86' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1795 [1/2] (5.90ns)   --->   "%sum_113 = hadd i16 %sum_112, i16 %p_112" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1795 'hadd' 'sum_113' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1796 '%p_113 = hmul i16 %a_6, i16 0.00944519'
ST_24 : Operation 1796 [2/2] (2.96ns)   --->   "%p_113 = hmul i16 %a_6, i16 0.00944519" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1796 'hmul' 'p_113' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1797 [1/2] (5.90ns)   --->   "%sum_140 = hadd i16 %sum_139, i16 %p_139" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1797 'hadd' 'sum_140' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1798 '%p_140 = hmul i16 %a_6, i16 -0.261475'
ST_24 : Operation 1798 [2/2] (2.96ns)   --->   "%p_140 = hmul i16 %a_6, i16 -0.261475" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1798 'hmul' 'p_140' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1799 [1/2] (5.90ns)   --->   "%sum_167 = hadd i16 %sum_166, i16 %p_166" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1799 'hadd' 'sum_167' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1800 '%p_167 = hmul i16 %a_6, i16 -0.0123749'
ST_24 : Operation 1800 [2/2] (2.96ns)   --->   "%p_167 = hmul i16 %a_6, i16 -0.0123749" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1800 'hmul' 'p_167' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1801 [1/2] (5.90ns)   --->   "%sum_194 = hadd i16 %sum_193, i16 %p_193" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1801 'hadd' 'sum_194' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1802 '%p_194 = hmul i16 %a_6, i16 -0.0608521'
ST_24 : Operation 1802 [2/2] (2.96ns)   --->   "%p_194 = hmul i16 %a_6, i16 -0.0608521" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1802 'hmul' 'p_194' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1803 [1/2] (5.90ns)   --->   "%sum_221 = hadd i16 %sum_220, i16 %p_220" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1803 'hadd' 'sum_221' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1804 '%p_221 = hmul i16 %a_6, i16 -0.0584717'
ST_24 : Operation 1804 [2/2] (2.96ns)   --->   "%p_221 = hmul i16 %a_6, i16 -0.0584717" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1804 'hmul' 'p_221' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1805 [1/2] (5.90ns)   --->   "%sum_248 = hadd i16 %sum_247, i16 %p_247" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1805 'hadd' 'sum_248' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1806 '%p_248 = hmul i16 %a_6, i16 0.00315475'
ST_24 : Operation 1806 [2/2] (2.96ns)   --->   "%p_248 = hmul i16 %a_6, i16 0.00315475" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1806 'hmul' 'p_248' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1807 [1/2] (5.90ns)   --->   "%sum_275 = hadd i16 %sum_274, i16 %p_274" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1807 'hadd' 'sum_275' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1808 '%p_275 = hmul i16 %a_6, i16 -0.462891'
ST_24 : Operation 1808 [2/2] (2.96ns)   --->   "%p_275 = hmul i16 %a_6, i16 -0.462891" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1808 'hmul' 'p_275' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1809 [1/2] (5.90ns)   --->   "%sum_302 = hadd i16 %sum_301, i16 %p_301" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1809 'hadd' 'sum_302' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1810 '%p_302 = hmul i16 %a_6, i16 0.0144806'
ST_24 : Operation 1810 [2/2] (2.96ns)   --->   "%p_302 = hmul i16 %a_6, i16 0.0144806" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1810 'hmul' 'p_302' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1811 [1/2] (5.90ns)   --->   "%sum_329 = hadd i16 %sum_328, i16 %p_328" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1811 'hadd' 'sum_329' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1812 '%p_329 = hmul i16 %a_6, i16 -0.120667'
ST_24 : Operation 1812 [2/2] (2.96ns)   --->   "%p_329 = hmul i16 %a_6, i16 -0.120667" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1812 'hmul' 'p_329' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1813 [1/2] (5.90ns)   --->   "%sum_356 = hadd i16 %sum_355, i16 %p_355" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1813 'hadd' 'sum_356' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1814 '%p_356 = hmul i16 %a_6, i16 0.00555038'
ST_24 : Operation 1814 [2/2] (2.96ns)   --->   "%p_356 = hmul i16 %a_6, i16 0.00555038" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1814 'hmul' 'p_356' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1815 [1/2] (5.90ns)   --->   "%sum_383 = hadd i16 %sum_382, i16 %p_382" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1815 'hadd' 'sum_383' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1816 '%p_383 = hmul i16 %a_6, i16 0.00410461'
ST_24 : Operation 1816 [2/2] (2.96ns)   --->   "%p_383 = hmul i16 %a_6, i16 0.00410461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1816 'hmul' 'p_383' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1817 [1/2] (5.90ns)   --->   "%sum_410 = hadd i16 %sum_409, i16 %p_409" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1817 'hadd' 'sum_410' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1818 '%p_410 = hmul i16 %a_6, i16 0.00694656'
ST_24 : Operation 1818 [2/2] (2.96ns)   --->   "%p_410 = hmul i16 %a_6, i16 0.00694656" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1818 'hmul' 'p_410' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1819 [1/2] (5.90ns)   --->   "%sum_437 = hadd i16 %sum_436, i16 %p_436" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1819 'hadd' 'sum_437' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1820 '%p_437 = hmul i16 %a_6, i16 0.00432968'
ST_24 : Operation 1820 [2/2] (2.96ns)   --->   "%p_437 = hmul i16 %a_6, i16 0.00432968" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1820 'hmul' 'p_437' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1821 [1/2] (5.90ns)   --->   "%sum_464 = hadd i16 %sum_463, i16 %p_463" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1821 'hadd' 'sum_464' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1822 '%p_464 = hmul i16 %a_6, i16 0.000771046'
ST_24 : Operation 1822 [2/2] (2.96ns)   --->   "%p_464 = hmul i16 %a_6, i16 0.000771046" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1822 'hmul' 'p_464' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1823 [1/2] (5.90ns)   --->   "%sum_491 = hadd i16 %sum_490, i16 %p_490" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1823 'hadd' 'sum_491' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1824 '%p_491 = hmul i16 %a_6, i16 -0.0265656'
ST_24 : Operation 1824 [2/2] (2.96ns)   --->   "%p_491 = hmul i16 %a_6, i16 -0.0265656" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1824 'hmul' 'p_491' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1825 [1/2] (5.90ns)   --->   "%sum_518 = hadd i16 %sum_517, i16 %p_517" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1825 'hadd' 'sum_518' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1826 '%p_518 = hmul i16 %a_6, i16 -0.455811'
ST_24 : Operation 1826 [2/2] (2.96ns)   --->   "%p_518 = hmul i16 %a_6, i16 -0.455811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1826 'hmul' 'p_518' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1827 [1/2] (5.90ns)   --->   "%sum_545 = hadd i16 %sum_544, i16 %p_544" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1827 'hadd' 'sum_545' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1828 '%p_545 = hmul i16 %a_6, i16 -0.0236816'
ST_24 : Operation 1828 [2/2] (2.96ns)   --->   "%p_545 = hmul i16 %a_6, i16 -0.0236816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1828 'hmul' 'p_545' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1829 [1/2] (5.90ns)   --->   "%sum_572 = hadd i16 %sum_571, i16 %p_571" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1829 'hadd' 'sum_572' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1830 '%p_572 = hmul i16 %a_6, i16 0.291504'
ST_24 : Operation 1830 [2/2] (2.96ns)   --->   "%p_572 = hmul i16 %a_6, i16 0.291504" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1830 'hmul' 'p_572' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1831 [1/2] (5.90ns)   --->   "%sum_599 = hadd i16 %sum_598, i16 %p_598" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1831 'hadd' 'sum_599' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1832 '%p_599 = hmul i16 %a_6, i16 0.556641'
ST_24 : Operation 1832 [2/2] (2.96ns)   --->   "%p_599 = hmul i16 %a_6, i16 0.556641" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1832 'hmul' 'p_599' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1833 [1/2] (5.90ns)   --->   "%sum_626 = hadd i16 %sum_625, i16 %p_625" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1833 'hadd' 'sum_626' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1834 '%p_626 = hmul i16 %a_6, i16 7.48038e-05'
ST_24 : Operation 1834 [2/2] (2.96ns)   --->   "%p_626 = hmul i16 %a_6, i16 7.48038e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1834 'hmul' 'p_626' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1835 [1/2] (5.90ns)   --->   "%sum_653 = hadd i16 %sum_652, i16 %p_652" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1835 'hadd' 'sum_653' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1836 '%p_653 = hmul i16 %a_6, i16 0.0933228'
ST_24 : Operation 1836 [2/2] (2.96ns)   --->   "%p_653 = hmul i16 %a_6, i16 0.0933228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1836 'hmul' 'p_653' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1837 [1/2] (5.90ns)   --->   "%sum_680 = hadd i16 %sum_679, i16 %p_679" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1837 'hadd' 'sum_680' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1838 '%p_680 = hmul i16 %a_6, i16 -0.00815582'
ST_24 : Operation 1838 [2/2] (2.96ns)   --->   "%p_680 = hmul i16 %a_6, i16 -0.00815582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1838 'hmul' 'p_680' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1839 [1/2] (5.90ns)   --->   "%sum_707 = hadd i16 %sum_706, i16 %p_706" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1839 'hadd' 'sum_707' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1840 '%p_707 = hmul i16 %a_6, i16 -0.0941772'
ST_24 : Operation 1840 [2/2] (2.96ns)   --->   "%p_707 = hmul i16 %a_6, i16 -0.0941772" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1840 'hmul' 'p_707' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1841 [1/2] (5.90ns)   --->   "%sum_734 = hadd i16 %sum_733, i16 %p_733" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1841 'hadd' 'sum_734' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1842 '%p_734 = hmul i16 %a_6, i16 -0.0514526'
ST_24 : Operation 1842 [2/2] (2.96ns)   --->   "%p_734 = hmul i16 %a_6, i16 -0.0514526" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1842 'hmul' 'p_734' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1843 [1/2] (5.90ns)   --->   "%sum_761 = hadd i16 %sum_760, i16 %p_760" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1843 'hadd' 'sum_761' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1844 '%p_761 = hmul i16 %a_6, i16 0.300781'
ST_24 : Operation 1844 [2/2] (2.96ns)   --->   "%p_761 = hmul i16 %a_6, i16 0.300781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1844 'hmul' 'p_761' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1845 [1/2] (5.90ns)   --->   "%sum_788 = hadd i16 %sum_787, i16 %p_787" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1845 'hadd' 'sum_788' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1846 '%p_788 = hmul i16 %a_6, i16 0.0855103'
ST_24 : Operation 1846 [2/2] (2.96ns)   --->   "%p_788 = hmul i16 %a_6, i16 0.0855103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1846 'hmul' 'p_788' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1847 [1/2] (5.90ns)   --->   "%sum_815 = hadd i16 %sum_814, i16 %p_814" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1847 'hadd' 'sum_815' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1848 '%p_815 = hmul i16 %a_6, i16 0.724609'
ST_24 : Operation 1848 [2/2] (2.96ns)   --->   "%p_815 = hmul i16 %a_6, i16 0.724609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1848 'hmul' 'p_815' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1849 [1/2] (5.90ns)   --->   "%sum_842 = hadd i16 %sum_841, i16 %p_841" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1849 'hadd' 'sum_842' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 1850 '%p_842 = hmul i16 %a_6, i16 -0.0245667'
ST_24 : Operation 1850 [2/2] (2.96ns)   --->   "%p_842 = hmul i16 %a_6, i16 -0.0245667" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1850 'hmul' 'p_842' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.6>
ST_25 : Operation 1851 [1/2] (4.72ns)   --->   "%p_6 = hmul i16 %a_6, i16 0.00757599" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1851 'hmul' 'p_6' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1852 '%sum_6 = hadd i16 %sum_5, i16 %p_6'
ST_25 : Operation 1852 [2/2] (4.14ns)   --->   "%sum_6 = hadd i16 %sum_5, i16 %p_6" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1852 'hadd' 'sum_6' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1853 [1/2] (4.72ns)   --->   "%p_32 = hmul i16 %a_6, i16 0.0643311" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1853 'hmul' 'p_32' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1854 '%sum_33 = hadd i16 %sum_32, i16 %p_32'
ST_25 : Operation 1854 [2/2] (4.14ns)   --->   "%sum_33 = hadd i16 %sum_32, i16 %p_32" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1854 'hadd' 'sum_33' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1855 [1/2] (4.72ns)   --->   "%p_59 = hmul i16 %a_6, i16 -0.00462341" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1855 'hmul' 'p_59' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1856 '%sum_60 = hadd i16 %sum_59, i16 %p_59'
ST_25 : Operation 1856 [2/2] (4.14ns)   --->   "%sum_60 = hadd i16 %sum_59, i16 %p_59" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1856 'hadd' 'sum_60' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1857 [1/2] (4.72ns)   --->   "%p_86 = hmul i16 %a_6, i16 0.175903" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1857 'hmul' 'p_86' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1858 '%sum_87 = hadd i16 %sum_86, i16 %p_86'
ST_25 : Operation 1858 [2/2] (4.14ns)   --->   "%sum_87 = hadd i16 %sum_86, i16 %p_86" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1858 'hadd' 'sum_87' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1859 [1/2] (4.72ns)   --->   "%p_113 = hmul i16 %a_6, i16 0.00944519" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1859 'hmul' 'p_113' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1860 '%sum_114 = hadd i16 %sum_113, i16 %p_113'
ST_25 : Operation 1860 [2/2] (4.14ns)   --->   "%sum_114 = hadd i16 %sum_113, i16 %p_113" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1860 'hadd' 'sum_114' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1861 [1/2] (4.72ns)   --->   "%p_140 = hmul i16 %a_6, i16 -0.261475" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1861 'hmul' 'p_140' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1862 '%sum_141 = hadd i16 %sum_140, i16 %p_140'
ST_25 : Operation 1862 [2/2] (4.14ns)   --->   "%sum_141 = hadd i16 %sum_140, i16 %p_140" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1862 'hadd' 'sum_141' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1863 [1/2] (4.72ns)   --->   "%p_167 = hmul i16 %a_6, i16 -0.0123749" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1863 'hmul' 'p_167' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1864 '%sum_168 = hadd i16 %sum_167, i16 %p_167'
ST_25 : Operation 1864 [2/2] (4.14ns)   --->   "%sum_168 = hadd i16 %sum_167, i16 %p_167" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1864 'hadd' 'sum_168' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1865 [1/2] (4.72ns)   --->   "%p_194 = hmul i16 %a_6, i16 -0.0608521" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1865 'hmul' 'p_194' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1866 '%sum_195 = hadd i16 %sum_194, i16 %p_194'
ST_25 : Operation 1866 [2/2] (4.14ns)   --->   "%sum_195 = hadd i16 %sum_194, i16 %p_194" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1866 'hadd' 'sum_195' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1867 [1/2] (4.72ns)   --->   "%p_221 = hmul i16 %a_6, i16 -0.0584717" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1867 'hmul' 'p_221' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1868 '%sum_222 = hadd i16 %sum_221, i16 %p_221'
ST_25 : Operation 1868 [2/2] (4.14ns)   --->   "%sum_222 = hadd i16 %sum_221, i16 %p_221" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1868 'hadd' 'sum_222' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1869 [1/2] (4.72ns)   --->   "%p_248 = hmul i16 %a_6, i16 0.00315475" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1869 'hmul' 'p_248' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1870 '%sum_249 = hadd i16 %sum_248, i16 %p_248'
ST_25 : Operation 1870 [2/2] (4.14ns)   --->   "%sum_249 = hadd i16 %sum_248, i16 %p_248" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1870 'hadd' 'sum_249' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1871 [1/2] (4.72ns)   --->   "%p_275 = hmul i16 %a_6, i16 -0.462891" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1871 'hmul' 'p_275' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1872 '%sum_276 = hadd i16 %sum_275, i16 %p_275'
ST_25 : Operation 1872 [2/2] (4.14ns)   --->   "%sum_276 = hadd i16 %sum_275, i16 %p_275" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1872 'hadd' 'sum_276' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1873 [1/2] (4.72ns)   --->   "%p_302 = hmul i16 %a_6, i16 0.0144806" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1873 'hmul' 'p_302' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1874 '%sum_303 = hadd i16 %sum_302, i16 %p_302'
ST_25 : Operation 1874 [2/2] (4.14ns)   --->   "%sum_303 = hadd i16 %sum_302, i16 %p_302" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1874 'hadd' 'sum_303' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1875 [1/2] (4.72ns)   --->   "%p_329 = hmul i16 %a_6, i16 -0.120667" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1875 'hmul' 'p_329' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1876 '%sum_330 = hadd i16 %sum_329, i16 %p_329'
ST_25 : Operation 1876 [2/2] (4.14ns)   --->   "%sum_330 = hadd i16 %sum_329, i16 %p_329" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1876 'hadd' 'sum_330' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1877 [1/2] (4.72ns)   --->   "%p_356 = hmul i16 %a_6, i16 0.00555038" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1877 'hmul' 'p_356' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1878 '%sum_357 = hadd i16 %sum_356, i16 %p_356'
ST_25 : Operation 1878 [2/2] (4.14ns)   --->   "%sum_357 = hadd i16 %sum_356, i16 %p_356" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1878 'hadd' 'sum_357' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1879 [1/2] (4.72ns)   --->   "%p_383 = hmul i16 %a_6, i16 0.00410461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1879 'hmul' 'p_383' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1880 '%sum_384 = hadd i16 %sum_383, i16 %p_383'
ST_25 : Operation 1880 [2/2] (4.14ns)   --->   "%sum_384 = hadd i16 %sum_383, i16 %p_383" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1880 'hadd' 'sum_384' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1881 [1/2] (4.72ns)   --->   "%p_410 = hmul i16 %a_6, i16 0.00694656" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1881 'hmul' 'p_410' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1882 '%sum_411 = hadd i16 %sum_410, i16 %p_410'
ST_25 : Operation 1882 [2/2] (4.14ns)   --->   "%sum_411 = hadd i16 %sum_410, i16 %p_410" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1882 'hadd' 'sum_411' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1883 [1/2] (4.72ns)   --->   "%p_437 = hmul i16 %a_6, i16 0.00432968" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1883 'hmul' 'p_437' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1884 '%sum_438 = hadd i16 %sum_437, i16 %p_437'
ST_25 : Operation 1884 [2/2] (4.14ns)   --->   "%sum_438 = hadd i16 %sum_437, i16 %p_437" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1884 'hadd' 'sum_438' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1885 [1/2] (4.72ns)   --->   "%p_464 = hmul i16 %a_6, i16 0.000771046" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1885 'hmul' 'p_464' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1886 '%sum_465 = hadd i16 %sum_464, i16 %p_464'
ST_25 : Operation 1886 [2/2] (4.14ns)   --->   "%sum_465 = hadd i16 %sum_464, i16 %p_464" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1886 'hadd' 'sum_465' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1887 [1/2] (4.72ns)   --->   "%p_491 = hmul i16 %a_6, i16 -0.0265656" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1887 'hmul' 'p_491' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1888 '%sum_492 = hadd i16 %sum_491, i16 %p_491'
ST_25 : Operation 1888 [2/2] (4.14ns)   --->   "%sum_492 = hadd i16 %sum_491, i16 %p_491" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1888 'hadd' 'sum_492' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1889 [1/2] (4.72ns)   --->   "%p_518 = hmul i16 %a_6, i16 -0.455811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1889 'hmul' 'p_518' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1890 '%sum_519 = hadd i16 %sum_518, i16 %p_518'
ST_25 : Operation 1890 [2/2] (4.14ns)   --->   "%sum_519 = hadd i16 %sum_518, i16 %p_518" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1890 'hadd' 'sum_519' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1891 [1/2] (4.72ns)   --->   "%p_545 = hmul i16 %a_6, i16 -0.0236816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1891 'hmul' 'p_545' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1892 '%sum_546 = hadd i16 %sum_545, i16 %p_545'
ST_25 : Operation 1892 [2/2] (4.14ns)   --->   "%sum_546 = hadd i16 %sum_545, i16 %p_545" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1892 'hadd' 'sum_546' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1893 [1/2] (4.72ns)   --->   "%p_572 = hmul i16 %a_6, i16 0.291504" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1893 'hmul' 'p_572' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1894 '%sum_573 = hadd i16 %sum_572, i16 %p_572'
ST_25 : Operation 1894 [2/2] (4.14ns)   --->   "%sum_573 = hadd i16 %sum_572, i16 %p_572" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1894 'hadd' 'sum_573' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1895 [1/2] (4.72ns)   --->   "%p_599 = hmul i16 %a_6, i16 0.556641" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1895 'hmul' 'p_599' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1896 '%sum_600 = hadd i16 %sum_599, i16 %p_599'
ST_25 : Operation 1896 [2/2] (4.14ns)   --->   "%sum_600 = hadd i16 %sum_599, i16 %p_599" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1896 'hadd' 'sum_600' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1897 [1/2] (4.72ns)   --->   "%p_626 = hmul i16 %a_6, i16 7.48038e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1897 'hmul' 'p_626' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1898 '%sum_627 = hadd i16 %sum_626, i16 %p_626'
ST_25 : Operation 1898 [2/2] (4.14ns)   --->   "%sum_627 = hadd i16 %sum_626, i16 %p_626" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1898 'hadd' 'sum_627' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1899 [1/2] (4.72ns)   --->   "%p_653 = hmul i16 %a_6, i16 0.0933228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1899 'hmul' 'p_653' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1900 '%sum_654 = hadd i16 %sum_653, i16 %p_653'
ST_25 : Operation 1900 [2/2] (4.14ns)   --->   "%sum_654 = hadd i16 %sum_653, i16 %p_653" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1900 'hadd' 'sum_654' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1901 [1/2] (4.72ns)   --->   "%p_680 = hmul i16 %a_6, i16 -0.00815582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1901 'hmul' 'p_680' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1902 '%sum_681 = hadd i16 %sum_680, i16 %p_680'
ST_25 : Operation 1902 [2/2] (4.14ns)   --->   "%sum_681 = hadd i16 %sum_680, i16 %p_680" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1902 'hadd' 'sum_681' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1903 [1/2] (4.72ns)   --->   "%p_707 = hmul i16 %a_6, i16 -0.0941772" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1903 'hmul' 'p_707' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1904 '%sum_708 = hadd i16 %sum_707, i16 %p_707'
ST_25 : Operation 1904 [2/2] (4.14ns)   --->   "%sum_708 = hadd i16 %sum_707, i16 %p_707" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1904 'hadd' 'sum_708' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1905 [1/2] (4.72ns)   --->   "%p_734 = hmul i16 %a_6, i16 -0.0514526" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1905 'hmul' 'p_734' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1906 '%sum_735 = hadd i16 %sum_734, i16 %p_734'
ST_25 : Operation 1906 [2/2] (4.14ns)   --->   "%sum_735 = hadd i16 %sum_734, i16 %p_734" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1906 'hadd' 'sum_735' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1907 [1/2] (4.72ns)   --->   "%p_761 = hmul i16 %a_6, i16 0.300781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1907 'hmul' 'p_761' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1908 '%sum_762 = hadd i16 %sum_761, i16 %p_761'
ST_25 : Operation 1908 [2/2] (4.14ns)   --->   "%sum_762 = hadd i16 %sum_761, i16 %p_761" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1908 'hadd' 'sum_762' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1909 [1/2] (4.72ns)   --->   "%p_788 = hmul i16 %a_6, i16 0.0855103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1909 'hmul' 'p_788' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1910 '%sum_789 = hadd i16 %sum_788, i16 %p_788'
ST_25 : Operation 1910 [2/2] (4.14ns)   --->   "%sum_789 = hadd i16 %sum_788, i16 %p_788" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1910 'hadd' 'sum_789' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1911 [1/2] (4.72ns)   --->   "%p_815 = hmul i16 %a_6, i16 0.724609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1911 'hmul' 'p_815' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1912 '%sum_816 = hadd i16 %sum_815, i16 %p_815'
ST_25 : Operation 1912 [2/2] (4.14ns)   --->   "%sum_816 = hadd i16 %sum_815, i16 %p_815" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1912 'hadd' 'sum_816' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1913 [1/2] (4.72ns)   --->   "%p_842 = hmul i16 %a_6, i16 -0.0245667" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1913 'hmul' 'p_842' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 1914 '%sum_843 = hadd i16 %sum_842, i16 %p_842'
ST_25 : Operation 1914 [2/2] (4.14ns)   --->   "%sum_843 = hadd i16 %sum_842, i16 %p_842" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1914 'hadd' 'sum_843' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.90>
ST_26 : Operation 1915 [1/2] (5.90ns)   --->   "%sum_6 = hadd i16 %sum_5, i16 %p_6" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1915 'hadd' 'sum_6' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1916 '%p_7 = hmul i16 %a_7, i16 0.0077858'
ST_26 : Operation 1916 [2/2] (2.96ns)   --->   "%p_7 = hmul i16 %a_7, i16 0.0077858" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1916 'hmul' 'p_7' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1917 [1/2] (5.90ns)   --->   "%sum_33 = hadd i16 %sum_32, i16 %p_32" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1917 'hadd' 'sum_33' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1918 '%p_33 = hmul i16 %a_7, i16 0.0203552'
ST_26 : Operation 1918 [2/2] (2.96ns)   --->   "%p_33 = hmul i16 %a_7, i16 0.0203552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1918 'hmul' 'p_33' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1919 [1/2] (5.90ns)   --->   "%sum_60 = hadd i16 %sum_59, i16 %p_59" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1919 'hadd' 'sum_60' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1920 '%p_60 = hmul i16 %a_7, i16 -0.035553'
ST_26 : Operation 1920 [2/2] (2.96ns)   --->   "%p_60 = hmul i16 %a_7, i16 -0.035553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1920 'hmul' 'p_60' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1921 [1/2] (5.90ns)   --->   "%sum_87 = hadd i16 %sum_86, i16 %p_86" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1921 'hadd' 'sum_87' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1922 '%p_87 = hmul i16 %a_7, i16 0.196899'
ST_26 : Operation 1922 [2/2] (2.96ns)   --->   "%p_87 = hmul i16 %a_7, i16 0.196899" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1922 'hmul' 'p_87' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1923 [1/2] (5.90ns)   --->   "%sum_114 = hadd i16 %sum_113, i16 %p_113" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1923 'hadd' 'sum_114' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1924 '%p_114 = hmul i16 %a_7, i16 -0.00543976'
ST_26 : Operation 1924 [2/2] (2.96ns)   --->   "%p_114 = hmul i16 %a_7, i16 -0.00543976" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1924 'hmul' 'p_114' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1925 [1/2] (5.90ns)   --->   "%sum_141 = hadd i16 %sum_140, i16 %p_140" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1925 'hadd' 'sum_141' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1926 '%p_141 = hmul i16 %a_7, i16 0.00311089'
ST_26 : Operation 1926 [2/2] (2.96ns)   --->   "%p_141 = hmul i16 %a_7, i16 0.00311089" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1926 'hmul' 'p_141' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1927 [1/2] (5.90ns)   --->   "%sum_168 = hadd i16 %sum_167, i16 %p_167" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1927 'hadd' 'sum_168' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1928 '%p_168 = hmul i16 %a_7, i16 0.00603104'
ST_26 : Operation 1928 [2/2] (2.96ns)   --->   "%p_168 = hmul i16 %a_7, i16 0.00603104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1928 'hmul' 'p_168' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1929 [1/2] (5.90ns)   --->   "%sum_195 = hadd i16 %sum_194, i16 %p_194" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1929 'hadd' 'sum_195' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1930 '%p_195 = hmul i16 %a_7, i16 -0.0979004'
ST_26 : Operation 1930 [2/2] (2.96ns)   --->   "%p_195 = hmul i16 %a_7, i16 -0.0979004" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1930 'hmul' 'p_195' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1931 [1/2] (5.90ns)   --->   "%sum_222 = hadd i16 %sum_221, i16 %p_221" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1931 'hadd' 'sum_222' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1932 '%p_222 = hmul i16 %a_7, i16 -0.0963135'
ST_26 : Operation 1932 [2/2] (2.96ns)   --->   "%p_222 = hmul i16 %a_7, i16 -0.0963135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1932 'hmul' 'p_222' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1933 [1/2] (5.90ns)   --->   "%sum_249 = hadd i16 %sum_248, i16 %p_248" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1933 'hadd' 'sum_249' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1934 '%p_249 = hmul i16 %a_7, i16 0.00118351'
ST_26 : Operation 1934 [2/2] (2.96ns)   --->   "%p_249 = hmul i16 %a_7, i16 0.00118351" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1934 'hmul' 'p_249' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1935 [1/2] (5.90ns)   --->   "%sum_276 = hadd i16 %sum_275, i16 %p_275" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1935 'hadd' 'sum_276' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1936 '%p_276 = hmul i16 %a_7, i16 1.39551'
ST_26 : Operation 1936 [2/2] (2.96ns)   --->   "%p_276 = hmul i16 %a_7, i16 1.39551" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1936 'hmul' 'p_276' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1937 [1/2] (5.90ns)   --->   "%sum_303 = hadd i16 %sum_302, i16 %p_302" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1937 'hadd' 'sum_303' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1938 '%p_303 = hmul i16 %a_7, i16 -0.0110703'
ST_26 : Operation 1938 [2/2] (2.96ns)   --->   "%p_303 = hmul i16 %a_7, i16 -0.0110703" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1938 'hmul' 'p_303' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1939 [1/2] (5.90ns)   --->   "%sum_330 = hadd i16 %sum_329, i16 %p_329" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1939 'hadd' 'sum_330' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1940 '%p_330 = hmul i16 %a_7, i16 -0.322266'
ST_26 : Operation 1940 [2/2] (2.96ns)   --->   "%p_330 = hmul i16 %a_7, i16 -0.322266" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1940 'hmul' 'p_330' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1941 [1/2] (5.90ns)   --->   "%sum_357 = hadd i16 %sum_356, i16 %p_356" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1941 'hadd' 'sum_357' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1942 '%p_357 = hmul i16 %a_7, i16 0.0596619'
ST_26 : Operation 1942 [2/2] (2.96ns)   --->   "%p_357 = hmul i16 %a_7, i16 0.0596619" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1942 'hmul' 'p_357' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1943 [1/2] (5.90ns)   --->   "%sum_384 = hadd i16 %sum_383, i16 %p_383" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1943 'hadd' 'sum_384' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1944 '%p_384 = hmul i16 %a_7, i16 -0.000847816'
ST_26 : Operation 1944 [2/2] (2.96ns)   --->   "%p_384 = hmul i16 %a_7, i16 -0.000847816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1944 'hmul' 'p_384' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1945 [1/2] (5.90ns)   --->   "%sum_411 = hadd i16 %sum_410, i16 %p_410" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1945 'hadd' 'sum_411' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1946 '%p_411 = hmul i16 %a_7, i16 -0.00298119'
ST_26 : Operation 1946 [2/2] (2.96ns)   --->   "%p_411 = hmul i16 %a_7, i16 -0.00298119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1946 'hmul' 'p_411' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1947 [1/2] (5.90ns)   --->   "%sum_438 = hadd i16 %sum_437, i16 %p_437" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1947 'hadd' 'sum_438' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1948 '%p_438 = hmul i16 %a_7, i16 0.0034523'
ST_26 : Operation 1948 [2/2] (2.96ns)   --->   "%p_438 = hmul i16 %a_7, i16 0.0034523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1948 'hmul' 'p_438' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1949 [1/2] (5.90ns)   --->   "%sum_465 = hadd i16 %sum_464, i16 %p_464" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1949 'hadd' 'sum_465' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1950 '%p_465 = hmul i16 %a_7, i16 -0.000644684'
ST_26 : Operation 1950 [2/2] (2.96ns)   --->   "%p_465 = hmul i16 %a_7, i16 -0.000644684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1950 'hmul' 'p_465' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1951 [1/2] (5.90ns)   --->   "%sum_492 = hadd i16 %sum_491, i16 %p_491" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1951 'hadd' 'sum_492' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1952 '%p_492 = hmul i16 %a_7, i16 -0.0739136'
ST_26 : Operation 1952 [2/2] (2.96ns)   --->   "%p_492 = hmul i16 %a_7, i16 -0.0739136" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1952 'hmul' 'p_492' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1953 [1/2] (5.90ns)   --->   "%sum_519 = hadd i16 %sum_518, i16 %p_518" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1953 'hadd' 'sum_519' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1954 '%p_519 = hmul i16 %a_7, i16 0.166992'
ST_26 : Operation 1954 [2/2] (2.96ns)   --->   "%p_519 = hmul i16 %a_7, i16 0.166992" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1954 'hmul' 'p_519' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1955 [1/2] (5.90ns)   --->   "%sum_546 = hadd i16 %sum_545, i16 %p_545" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1955 'hadd' 'sum_546' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1956 '%p_546 = hmul i16 %a_7, i16 -0.198364'
ST_26 : Operation 1956 [2/2] (2.96ns)   --->   "%p_546 = hmul i16 %a_7, i16 -0.198364" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1956 'hmul' 'p_546' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1957 [1/2] (5.90ns)   --->   "%sum_573 = hadd i16 %sum_572, i16 %p_572" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1957 'hadd' 'sum_573' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1958 '%p_573 = hmul i16 %a_7, i16 0.494141'
ST_26 : Operation 1958 [2/2] (2.96ns)   --->   "%p_573 = hmul i16 %a_7, i16 0.494141" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1958 'hmul' 'p_573' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1959 [1/2] (5.90ns)   --->   "%sum_600 = hadd i16 %sum_599, i16 %p_599" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1959 'hadd' 'sum_600' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1960 '%p_600 = hmul i16 %a_7, i16 -1.29102'
ST_26 : Operation 1960 [2/2] (2.96ns)   --->   "%p_600 = hmul i16 %a_7, i16 -1.29102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1960 'hmul' 'p_600' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1961 [1/2] (5.90ns)   --->   "%sum_627 = hadd i16 %sum_626, i16 %p_626" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1961 'hadd' 'sum_627' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1962 '%p_627 = hmul i16 %a_7, i16 0.000267267'
ST_26 : Operation 1962 [2/2] (2.96ns)   --->   "%p_627 = hmul i16 %a_7, i16 0.000267267" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1962 'hmul' 'p_627' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1963 [1/2] (5.90ns)   --->   "%sum_654 = hadd i16 %sum_653, i16 %p_653" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1963 'hadd' 'sum_654' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1964 '%p_654 = hmul i16 %a_7, i16 -0.366211'
ST_26 : Operation 1964 [2/2] (2.96ns)   --->   "%p_654 = hmul i16 %a_7, i16 -0.366211" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1964 'hmul' 'p_654' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1965 [1/2] (5.90ns)   --->   "%sum_681 = hadd i16 %sum_680, i16 %p_680" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1965 'hadd' 'sum_681' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1966 '%p_681 = hmul i16 %a_7, i16 0.0250549'
ST_26 : Operation 1966 [2/2] (2.96ns)   --->   "%p_681 = hmul i16 %a_7, i16 0.0250549" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1966 'hmul' 'p_681' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1967 [1/2] (5.90ns)   --->   "%sum_708 = hadd i16 %sum_707, i16 %p_707" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1967 'hadd' 'sum_708' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1968 '%p_708 = hmul i16 %a_7, i16 -0.045105'
ST_26 : Operation 1968 [2/2] (2.96ns)   --->   "%p_708 = hmul i16 %a_7, i16 -0.045105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1968 'hmul' 'p_708' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1969 [1/2] (5.90ns)   --->   "%sum_735 = hadd i16 %sum_734, i16 %p_734" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1969 'hadd' 'sum_735' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1970 '%p_735 = hmul i16 %a_7, i16 -0.314697'
ST_26 : Operation 1970 [2/2] (2.96ns)   --->   "%p_735 = hmul i16 %a_7, i16 -0.314697" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1970 'hmul' 'p_735' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1971 [1/2] (5.90ns)   --->   "%sum_762 = hadd i16 %sum_761, i16 %p_761" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1971 'hadd' 'sum_762' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1972 '%p_762 = hmul i16 %a_7, i16 -0.0380554'
ST_26 : Operation 1972 [2/2] (2.96ns)   --->   "%p_762 = hmul i16 %a_7, i16 -0.0380554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1972 'hmul' 'p_762' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1973 [1/2] (5.90ns)   --->   "%sum_789 = hadd i16 %sum_788, i16 %p_788" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1973 'hadd' 'sum_789' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1974 '%p_789 = hmul i16 %a_7, i16 0.258789'
ST_26 : Operation 1974 [2/2] (2.96ns)   --->   "%p_789 = hmul i16 %a_7, i16 0.258789" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1974 'hmul' 'p_789' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1975 [1/2] (5.90ns)   --->   "%sum_816 = hadd i16 %sum_815, i16 %p_815" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1975 'hadd' 'sum_816' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1976 '%p_816 = hmul i16 %a_7, i16 -0.395752'
ST_26 : Operation 1976 [2/2] (2.96ns)   --->   "%p_816 = hmul i16 %a_7, i16 -0.395752" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1976 'hmul' 'p_816' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1977 [1/2] (5.90ns)   --->   "%sum_843 = hadd i16 %sum_842, i16 %p_842" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1977 'hadd' 'sum_843' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 1978 '%p_843 = hmul i16 %a_7, i16 -0.0196381'
ST_26 : Operation 1978 [2/2] (2.96ns)   --->   "%p_843 = hmul i16 %a_7, i16 -0.0196381" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1978 'hmul' 'p_843' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.6>
ST_27 : Operation 1979 [1/2] (4.72ns)   --->   "%p_7 = hmul i16 %a_7, i16 0.0077858" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1979 'hmul' 'p_7' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1980 '%sum_7 = hadd i16 %sum_6, i16 %p_7'
ST_27 : Operation 1980 [2/2] (4.14ns)   --->   "%sum_7 = hadd i16 %sum_6, i16 %p_7" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1980 'hadd' 'sum_7' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1981 [1/2] (4.72ns)   --->   "%p_33 = hmul i16 %a_7, i16 0.0203552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1981 'hmul' 'p_33' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1982 '%sum_34 = hadd i16 %sum_33, i16 %p_33'
ST_27 : Operation 1982 [2/2] (4.14ns)   --->   "%sum_34 = hadd i16 %sum_33, i16 %p_33" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1982 'hadd' 'sum_34' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1983 [1/2] (4.72ns)   --->   "%p_60 = hmul i16 %a_7, i16 -0.035553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1983 'hmul' 'p_60' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1984 '%sum_61 = hadd i16 %sum_60, i16 %p_60'
ST_27 : Operation 1984 [2/2] (4.14ns)   --->   "%sum_61 = hadd i16 %sum_60, i16 %p_60" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1984 'hadd' 'sum_61' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1985 [1/2] (4.72ns)   --->   "%p_87 = hmul i16 %a_7, i16 0.196899" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1985 'hmul' 'p_87' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1986 '%sum_88 = hadd i16 %sum_87, i16 %p_87'
ST_27 : Operation 1986 [2/2] (4.14ns)   --->   "%sum_88 = hadd i16 %sum_87, i16 %p_87" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1986 'hadd' 'sum_88' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1987 [1/2] (4.72ns)   --->   "%p_114 = hmul i16 %a_7, i16 -0.00543976" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1987 'hmul' 'p_114' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1988 '%sum_115 = hadd i16 %sum_114, i16 %p_114'
ST_27 : Operation 1988 [2/2] (4.14ns)   --->   "%sum_115 = hadd i16 %sum_114, i16 %p_114" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1988 'hadd' 'sum_115' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1989 [1/2] (4.72ns)   --->   "%p_141 = hmul i16 %a_7, i16 0.00311089" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1989 'hmul' 'p_141' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1990 '%sum_142 = hadd i16 %sum_141, i16 %p_141'
ST_27 : Operation 1990 [2/2] (4.14ns)   --->   "%sum_142 = hadd i16 %sum_141, i16 %p_141" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1990 'hadd' 'sum_142' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1991 [1/2] (4.72ns)   --->   "%p_168 = hmul i16 %a_7, i16 0.00603104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1991 'hmul' 'p_168' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1992 '%sum_169 = hadd i16 %sum_168, i16 %p_168'
ST_27 : Operation 1992 [2/2] (4.14ns)   --->   "%sum_169 = hadd i16 %sum_168, i16 %p_168" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1992 'hadd' 'sum_169' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1993 [1/2] (4.72ns)   --->   "%p_195 = hmul i16 %a_7, i16 -0.0979004" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1993 'hmul' 'p_195' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1994 '%sum_196 = hadd i16 %sum_195, i16 %p_195'
ST_27 : Operation 1994 [2/2] (4.14ns)   --->   "%sum_196 = hadd i16 %sum_195, i16 %p_195" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1994 'hadd' 'sum_196' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1995 [1/2] (4.72ns)   --->   "%p_222 = hmul i16 %a_7, i16 -0.0963135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1995 'hmul' 'p_222' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1996 '%sum_223 = hadd i16 %sum_222, i16 %p_222'
ST_27 : Operation 1996 [2/2] (4.14ns)   --->   "%sum_223 = hadd i16 %sum_222, i16 %p_222" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1996 'hadd' 'sum_223' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1997 [1/2] (4.72ns)   --->   "%p_249 = hmul i16 %a_7, i16 0.00118351" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1997 'hmul' 'p_249' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 1998 '%sum_250 = hadd i16 %sum_249, i16 %p_249'
ST_27 : Operation 1998 [2/2] (4.14ns)   --->   "%sum_250 = hadd i16 %sum_249, i16 %p_249" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 1998 'hadd' 'sum_250' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1999 [1/2] (4.72ns)   --->   "%p_276 = hmul i16 %a_7, i16 1.39551" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 1999 'hmul' 'p_276' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2000 '%sum_277 = hadd i16 %sum_276, i16 %p_276'
ST_27 : Operation 2000 [2/2] (4.14ns)   --->   "%sum_277 = hadd i16 %sum_276, i16 %p_276" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2000 'hadd' 'sum_277' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2001 [1/2] (4.72ns)   --->   "%p_303 = hmul i16 %a_7, i16 -0.0110703" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2001 'hmul' 'p_303' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2002 '%sum_304 = hadd i16 %sum_303, i16 %p_303'
ST_27 : Operation 2002 [2/2] (4.14ns)   --->   "%sum_304 = hadd i16 %sum_303, i16 %p_303" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2002 'hadd' 'sum_304' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2003 [1/2] (4.72ns)   --->   "%p_330 = hmul i16 %a_7, i16 -0.322266" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2003 'hmul' 'p_330' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2004 '%sum_331 = hadd i16 %sum_330, i16 %p_330'
ST_27 : Operation 2004 [2/2] (4.14ns)   --->   "%sum_331 = hadd i16 %sum_330, i16 %p_330" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2004 'hadd' 'sum_331' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2005 [1/2] (4.72ns)   --->   "%p_357 = hmul i16 %a_7, i16 0.0596619" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2005 'hmul' 'p_357' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2006 '%sum_358 = hadd i16 %sum_357, i16 %p_357'
ST_27 : Operation 2006 [2/2] (4.14ns)   --->   "%sum_358 = hadd i16 %sum_357, i16 %p_357" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2006 'hadd' 'sum_358' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2007 [1/2] (4.72ns)   --->   "%p_384 = hmul i16 %a_7, i16 -0.000847816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2007 'hmul' 'p_384' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2008 '%sum_385 = hadd i16 %sum_384, i16 %p_384'
ST_27 : Operation 2008 [2/2] (4.14ns)   --->   "%sum_385 = hadd i16 %sum_384, i16 %p_384" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2008 'hadd' 'sum_385' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2009 [1/2] (4.72ns)   --->   "%p_411 = hmul i16 %a_7, i16 -0.00298119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2009 'hmul' 'p_411' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2010 '%sum_412 = hadd i16 %sum_411, i16 %p_411'
ST_27 : Operation 2010 [2/2] (4.14ns)   --->   "%sum_412 = hadd i16 %sum_411, i16 %p_411" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2010 'hadd' 'sum_412' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2011 [1/2] (4.72ns)   --->   "%p_438 = hmul i16 %a_7, i16 0.0034523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2011 'hmul' 'p_438' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2012 '%sum_439 = hadd i16 %sum_438, i16 %p_438'
ST_27 : Operation 2012 [2/2] (4.14ns)   --->   "%sum_439 = hadd i16 %sum_438, i16 %p_438" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2012 'hadd' 'sum_439' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2013 [1/2] (4.72ns)   --->   "%p_465 = hmul i16 %a_7, i16 -0.000644684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2013 'hmul' 'p_465' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2014 '%sum_466 = hadd i16 %sum_465, i16 %p_465'
ST_27 : Operation 2014 [2/2] (4.14ns)   --->   "%sum_466 = hadd i16 %sum_465, i16 %p_465" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2014 'hadd' 'sum_466' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2015 [1/2] (4.72ns)   --->   "%p_492 = hmul i16 %a_7, i16 -0.0739136" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2015 'hmul' 'p_492' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2016 '%sum_493 = hadd i16 %sum_492, i16 %p_492'
ST_27 : Operation 2016 [2/2] (4.14ns)   --->   "%sum_493 = hadd i16 %sum_492, i16 %p_492" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2016 'hadd' 'sum_493' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2017 [1/2] (4.72ns)   --->   "%p_519 = hmul i16 %a_7, i16 0.166992" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2017 'hmul' 'p_519' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2018 '%sum_520 = hadd i16 %sum_519, i16 %p_519'
ST_27 : Operation 2018 [2/2] (4.14ns)   --->   "%sum_520 = hadd i16 %sum_519, i16 %p_519" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2018 'hadd' 'sum_520' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2019 [1/2] (4.72ns)   --->   "%p_546 = hmul i16 %a_7, i16 -0.198364" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2019 'hmul' 'p_546' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2020 '%sum_547 = hadd i16 %sum_546, i16 %p_546'
ST_27 : Operation 2020 [2/2] (4.14ns)   --->   "%sum_547 = hadd i16 %sum_546, i16 %p_546" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2020 'hadd' 'sum_547' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2021 [1/2] (4.72ns)   --->   "%p_573 = hmul i16 %a_7, i16 0.494141" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2021 'hmul' 'p_573' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2022 '%sum_574 = hadd i16 %sum_573, i16 %p_573'
ST_27 : Operation 2022 [2/2] (4.14ns)   --->   "%sum_574 = hadd i16 %sum_573, i16 %p_573" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2022 'hadd' 'sum_574' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2023 [1/2] (4.72ns)   --->   "%p_600 = hmul i16 %a_7, i16 -1.29102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2023 'hmul' 'p_600' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2024 '%sum_601 = hadd i16 %sum_600, i16 %p_600'
ST_27 : Operation 2024 [2/2] (4.14ns)   --->   "%sum_601 = hadd i16 %sum_600, i16 %p_600" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2024 'hadd' 'sum_601' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2025 [1/2] (4.72ns)   --->   "%p_627 = hmul i16 %a_7, i16 0.000267267" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2025 'hmul' 'p_627' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2026 '%sum_628 = hadd i16 %sum_627, i16 %p_627'
ST_27 : Operation 2026 [2/2] (4.14ns)   --->   "%sum_628 = hadd i16 %sum_627, i16 %p_627" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2026 'hadd' 'sum_628' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2027 [1/2] (4.72ns)   --->   "%p_654 = hmul i16 %a_7, i16 -0.366211" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2027 'hmul' 'p_654' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2028 '%sum_655 = hadd i16 %sum_654, i16 %p_654'
ST_27 : Operation 2028 [2/2] (4.14ns)   --->   "%sum_655 = hadd i16 %sum_654, i16 %p_654" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2028 'hadd' 'sum_655' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2029 [1/2] (4.72ns)   --->   "%p_681 = hmul i16 %a_7, i16 0.0250549" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2029 'hmul' 'p_681' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2030 '%sum_682 = hadd i16 %sum_681, i16 %p_681'
ST_27 : Operation 2030 [2/2] (4.14ns)   --->   "%sum_682 = hadd i16 %sum_681, i16 %p_681" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2030 'hadd' 'sum_682' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2031 [1/2] (4.72ns)   --->   "%p_708 = hmul i16 %a_7, i16 -0.045105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2031 'hmul' 'p_708' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2032 '%sum_709 = hadd i16 %sum_708, i16 %p_708'
ST_27 : Operation 2032 [2/2] (4.14ns)   --->   "%sum_709 = hadd i16 %sum_708, i16 %p_708" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2032 'hadd' 'sum_709' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2033 [1/2] (4.72ns)   --->   "%p_735 = hmul i16 %a_7, i16 -0.314697" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2033 'hmul' 'p_735' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2034 '%sum_736 = hadd i16 %sum_735, i16 %p_735'
ST_27 : Operation 2034 [2/2] (4.14ns)   --->   "%sum_736 = hadd i16 %sum_735, i16 %p_735" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2034 'hadd' 'sum_736' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2035 [1/2] (4.72ns)   --->   "%p_762 = hmul i16 %a_7, i16 -0.0380554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2035 'hmul' 'p_762' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2036 '%sum_763 = hadd i16 %sum_762, i16 %p_762'
ST_27 : Operation 2036 [2/2] (4.14ns)   --->   "%sum_763 = hadd i16 %sum_762, i16 %p_762" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2036 'hadd' 'sum_763' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2037 [1/2] (4.72ns)   --->   "%p_789 = hmul i16 %a_7, i16 0.258789" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2037 'hmul' 'p_789' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2038 '%sum_790 = hadd i16 %sum_789, i16 %p_789'
ST_27 : Operation 2038 [2/2] (4.14ns)   --->   "%sum_790 = hadd i16 %sum_789, i16 %p_789" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2038 'hadd' 'sum_790' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2039 [1/2] (4.72ns)   --->   "%p_816 = hmul i16 %a_7, i16 -0.395752" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2039 'hmul' 'p_816' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2040 '%sum_817 = hadd i16 %sum_816, i16 %p_816'
ST_27 : Operation 2040 [2/2] (4.14ns)   --->   "%sum_817 = hadd i16 %sum_816, i16 %p_816" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2040 'hadd' 'sum_817' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2041 [1/2] (4.72ns)   --->   "%p_843 = hmul i16 %a_7, i16 -0.0196381" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2041 'hmul' 'p_843' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 2042 '%sum_844 = hadd i16 %sum_843, i16 %p_843'
ST_27 : Operation 2042 [2/2] (4.14ns)   --->   "%sum_844 = hadd i16 %sum_843, i16 %p_843" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2042 'hadd' 'sum_844' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.90>
ST_28 : Operation 2043 [1/2] (5.90ns)   --->   "%sum_7 = hadd i16 %sum_6, i16 %p_7" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2043 'hadd' 'sum_7' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2044 '%p_8 = hmul i16 %a_8, i16 -0.0069046'
ST_28 : Operation 2044 [2/2] (2.96ns)   --->   "%p_8 = hmul i16 %a_8, i16 -0.0069046" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2044 'hmul' 'p_8' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2045 [1/2] (5.90ns)   --->   "%sum_34 = hadd i16 %sum_33, i16 %p_33" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2045 'hadd' 'sum_34' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2046 '%p_34 = hmul i16 %a_8, i16 0.0667114'
ST_28 : Operation 2046 [2/2] (2.96ns)   --->   "%p_34 = hmul i16 %a_8, i16 0.0667114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2046 'hmul' 'p_34' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2047 [1/2] (5.90ns)   --->   "%sum_61 = hadd i16 %sum_60, i16 %p_60" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2047 'hadd' 'sum_61' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2048 '%p_61 = hmul i16 %a_8, i16 0.0262756'
ST_28 : Operation 2048 [2/2] (2.96ns)   --->   "%p_61 = hmul i16 %a_8, i16 0.0262756" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2048 'hmul' 'p_61' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2049 [1/2] (5.90ns)   --->   "%sum_88 = hadd i16 %sum_87, i16 %p_87" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2049 'hadd' 'sum_88' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2050 '%p_88 = hmul i16 %a_8, i16 0.0601196'
ST_28 : Operation 2050 [2/2] (2.96ns)   --->   "%p_88 = hmul i16 %a_8, i16 0.0601196" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2050 'hmul' 'p_88' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2051 [1/2] (5.90ns)   --->   "%sum_115 = hadd i16 %sum_114, i16 %p_114" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2051 'hadd' 'sum_115' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2052 '%p_115 = hmul i16 %a_8, i16 -0.0115738'
ST_28 : Operation 2052 [2/2] (2.96ns)   --->   "%p_115 = hmul i16 %a_8, i16 -0.0115738" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2052 'hmul' 'p_115' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2053 [1/2] (5.90ns)   --->   "%sum_142 = hadd i16 %sum_141, i16 %p_141" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2053 'hadd' 'sum_142' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2054 '%p_142 = hmul i16 %a_8, i16 0.281494'
ST_28 : Operation 2054 [2/2] (2.96ns)   --->   "%p_142 = hmul i16 %a_8, i16 0.281494" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2054 'hmul' 'p_142' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2055 [1/2] (5.90ns)   --->   "%sum_169 = hadd i16 %sum_168, i16 %p_168" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2055 'hadd' 'sum_169' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2056 '%p_169 = hmul i16 %a_8, i16 -0.0161896'
ST_28 : Operation 2056 [2/2] (2.96ns)   --->   "%p_169 = hmul i16 %a_8, i16 -0.0161896" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2056 'hmul' 'p_169' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2057 [1/2] (5.90ns)   --->   "%sum_196 = hadd i16 %sum_195, i16 %p_195" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2057 'hadd' 'sum_196' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2058 '%p_196 = hmul i16 %a_8, i16 -0.0170288'
ST_28 : Operation 2058 [2/2] (2.96ns)   --->   "%p_196 = hmul i16 %a_8, i16 -0.0170288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2058 'hmul' 'p_196' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2059 [1/2] (5.90ns)   --->   "%sum_223 = hadd i16 %sum_222, i16 %p_222" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2059 'hadd' 'sum_223' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2060 '%p_223 = hmul i16 %a_8, i16 -0.00181866'
ST_28 : Operation 2060 [2/2] (2.96ns)   --->   "%p_223 = hmul i16 %a_8, i16 -0.00181866" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2060 'hmul' 'p_223' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2061 [1/2] (5.90ns)   --->   "%sum_250 = hadd i16 %sum_249, i16 %p_249" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2061 'hadd' 'sum_250' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2062 '%p_250 = hmul i16 %a_8, i16 0.00413513'
ST_28 : Operation 2062 [2/2] (2.96ns)   --->   "%p_250 = hmul i16 %a_8, i16 0.00413513" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2062 'hmul' 'p_250' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2063 [1/2] (5.90ns)   --->   "%sum_277 = hadd i16 %sum_276, i16 %p_276" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2063 'hadd' 'sum_277' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2064 '%p_277 = hmul i16 %a_8, i16 -1.08789'
ST_28 : Operation 2064 [2/2] (2.96ns)   --->   "%p_277 = hmul i16 %a_8, i16 -1.08789" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2064 'hmul' 'p_277' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2065 [1/2] (5.90ns)   --->   "%sum_304 = hadd i16 %sum_303, i16 %p_303" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2065 'hadd' 'sum_304' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2066 '%p_304 = hmul i16 %a_8, i16 -0.00662231'
ST_28 : Operation 2066 [2/2] (2.96ns)   --->   "%p_304 = hmul i16 %a_8, i16 -0.00662231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2066 'hmul' 'p_304' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2067 [1/2] (5.90ns)   --->   "%sum_331 = hadd i16 %sum_330, i16 %p_330" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2067 'hadd' 'sum_331' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2068 '%p_331 = hmul i16 %a_8, i16 -0.0602417'
ST_28 : Operation 2068 [2/2] (2.96ns)   --->   "%p_331 = hmul i16 %a_8, i16 -0.0602417" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2068 'hmul' 'p_331' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2069 [1/2] (5.90ns)   --->   "%sum_358 = hadd i16 %sum_357, i16 %p_357" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2069 'hadd' 'sum_358' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2070 '%p_358 = hmul i16 %a_8, i16 -0.0531006'
ST_28 : Operation 2070 [2/2] (2.96ns)   --->   "%p_358 = hmul i16 %a_8, i16 -0.0531006" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2070 'hmul' 'p_358' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2071 [1/2] (5.90ns)   --->   "%sum_385 = hadd i16 %sum_384, i16 %p_384" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2071 'hadd' 'sum_385' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2072 '%p_385 = hmul i16 %a_8, i16 -0.000552654'
ST_28 : Operation 2072 [2/2] (2.96ns)   --->   "%p_385 = hmul i16 %a_8, i16 -0.000552654" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2072 'hmul' 'p_385' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2073 [1/2] (5.90ns)   --->   "%sum_412 = hadd i16 %sum_411, i16 %p_411" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2073 'hadd' 'sum_412' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2074 '%p_412 = hmul i16 %a_8, i16 -0.00110531'
ST_28 : Operation 2074 [2/2] (2.96ns)   --->   "%p_412 = hmul i16 %a_8, i16 -0.00110531" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2074 'hmul' 'p_412' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2075 [1/2] (5.90ns)   --->   "%sum_439 = hadd i16 %sum_438, i16 %p_438" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2075 'hadd' 'sum_439' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2076 '%p_439 = hmul i16 %a_8, i16 -0.000568867'
ST_28 : Operation 2076 [2/2] (2.96ns)   --->   "%p_439 = hmul i16 %a_8, i16 -0.000568867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2076 'hmul' 'p_439' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2077 [1/2] (5.90ns)   --->   "%sum_466 = hadd i16 %sum_465, i16 %p_465" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2077 'hadd' 'sum_466' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2078 '%p_466 = hmul i16 %a_8, i16 0.000254869'
ST_28 : Operation 2078 [2/2] (2.96ns)   --->   "%p_466 = hmul i16 %a_8, i16 0.000254869" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2078 'hmul' 'p_466' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2079 [1/2] (5.90ns)   --->   "%sum_493 = hadd i16 %sum_492, i16 %p_492" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2079 'hadd' 'sum_493' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2080 '%p_493 = hmul i16 %a_8, i16 -0.038208'
ST_28 : Operation 2080 [2/2] (2.96ns)   --->   "%p_493 = hmul i16 %a_8, i16 -0.038208" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2080 'hmul' 'p_493' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2081 [1/2] (5.90ns)   --->   "%sum_520 = hadd i16 %sum_519, i16 %p_519" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2081 'hadd' 'sum_520' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2082 '%p_520 = hmul i16 %a_8, i16 0.195068'
ST_28 : Operation 2082 [2/2] (2.96ns)   --->   "%p_520 = hmul i16 %a_8, i16 0.195068" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2082 'hmul' 'p_520' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2083 [1/2] (5.90ns)   --->   "%sum_547 = hadd i16 %sum_546, i16 %p_546" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2083 'hadd' 'sum_547' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2084 '%p_547 = hmul i16 %a_8, i16 0.200317'
ST_28 : Operation 2084 [2/2] (2.96ns)   --->   "%p_547 = hmul i16 %a_8, i16 0.200317" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2084 'hmul' 'p_547' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2085 [1/2] (5.90ns)   --->   "%sum_574 = hadd i16 %sum_573, i16 %p_573" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2085 'hadd' 'sum_574' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2086 '%p_574 = hmul i16 %a_8, i16 0.114868'
ST_28 : Operation 2086 [2/2] (2.96ns)   --->   "%p_574 = hmul i16 %a_8, i16 0.114868" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2086 'hmul' 'p_574' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2087 [1/2] (5.90ns)   --->   "%sum_601 = hadd i16 %sum_600, i16 %p_600" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2087 'hadd' 'sum_601' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2088 '%p_601 = hmul i16 %a_8, i16 1.14941'
ST_28 : Operation 2088 [2/2] (2.96ns)   --->   "%p_601 = hmul i16 %a_8, i16 1.14941" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2088 'hmul' 'p_601' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2089 [1/2] (5.90ns)   --->   "%sum_628 = hadd i16 %sum_627, i16 %p_627" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2089 'hadd' 'sum_628' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2090 '%p_628 = hmul i16 %a_8, i16 0.000884056'
ST_28 : Operation 2090 [2/2] (2.96ns)   --->   "%p_628 = hmul i16 %a_8, i16 0.000884056" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2090 'hmul' 'p_628' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2091 [1/2] (5.90ns)   --->   "%sum_655 = hadd i16 %sum_654, i16 %p_654" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2091 'hadd' 'sum_655' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2092 '%p_655 = hmul i16 %a_8, i16 -0.793457'
ST_28 : Operation 2092 [2/2] (2.96ns)   --->   "%p_655 = hmul i16 %a_8, i16 -0.793457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2092 'hmul' 'p_655' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2093 [1/2] (5.90ns)   --->   "%sum_682 = hadd i16 %sum_681, i16 %p_681" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2093 'hadd' 'sum_682' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2094 '%p_682 = hmul i16 %a_8, i16 -0.0062027'
ST_28 : Operation 2094 [2/2] (2.96ns)   --->   "%p_682 = hmul i16 %a_8, i16 -0.0062027" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2094 'hmul' 'p_682' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2095 [1/2] (5.90ns)   --->   "%sum_709 = hadd i16 %sum_708, i16 %p_708" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2095 'hadd' 'sum_709' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2096 '%p_709 = hmul i16 %a_8, i16 0.108521'
ST_28 : Operation 2096 [2/2] (2.96ns)   --->   "%p_709 = hmul i16 %a_8, i16 0.108521" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2096 'hmul' 'p_709' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2097 [1/2] (5.90ns)   --->   "%sum_736 = hadd i16 %sum_735, i16 %p_735" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2097 'hadd' 'sum_736' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2098 '%p_736 = hmul i16 %a_8, i16 0.0251465'
ST_28 : Operation 2098 [2/2] (2.96ns)   --->   "%p_736 = hmul i16 %a_8, i16 0.0251465" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2098 'hmul' 'p_736' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2099 [1/2] (5.90ns)   --->   "%sum_763 = hadd i16 %sum_762, i16 %p_762" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2099 'hadd' 'sum_763' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2100 '%p_763 = hmul i16 %a_8, i16 -0.203247'
ST_28 : Operation 2100 [2/2] (2.96ns)   --->   "%p_763 = hmul i16 %a_8, i16 -0.203247" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2100 'hmul' 'p_763' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2101 [1/2] (5.90ns)   --->   "%sum_790 = hadd i16 %sum_789, i16 %p_789" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2101 'hadd' 'sum_790' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2102 '%p_790 = hmul i16 %a_8, i16 0.351318'
ST_28 : Operation 2102 [2/2] (2.96ns)   --->   "%p_790 = hmul i16 %a_8, i16 0.351318" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2102 'hmul' 'p_790' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2103 [1/2] (5.90ns)   --->   "%sum_817 = hadd i16 %sum_816, i16 %p_816" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2103 'hadd' 'sum_817' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2104 '%p_817 = hmul i16 %a_8, i16 -0.372559'
ST_28 : Operation 2104 [2/2] (2.96ns)   --->   "%p_817 = hmul i16 %a_8, i16 -0.372559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2104 'hmul' 'p_817' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2105 [1/2] (5.90ns)   --->   "%sum_844 = hadd i16 %sum_843, i16 %p_843" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2105 'hadd' 'sum_844' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 2106 '%p_844 = hmul i16 %a_8, i16 -0.125732'
ST_28 : Operation 2106 [2/2] (2.96ns)   --->   "%p_844 = hmul i16 %a_8, i16 -0.125732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2106 'hmul' 'p_844' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.6>
ST_29 : Operation 2107 [1/2] (4.72ns)   --->   "%p_8 = hmul i16 %a_8, i16 -0.0069046" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2107 'hmul' 'p_8' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2108 '%sum_8 = hadd i16 %sum_7, i16 %p_8'
ST_29 : Operation 2108 [2/2] (4.14ns)   --->   "%sum_8 = hadd i16 %sum_7, i16 %p_8" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2108 'hadd' 'sum_8' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2109 [1/2] (4.72ns)   --->   "%p_34 = hmul i16 %a_8, i16 0.0667114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2109 'hmul' 'p_34' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2110 '%sum_35 = hadd i16 %sum_34, i16 %p_34'
ST_29 : Operation 2110 [2/2] (4.14ns)   --->   "%sum_35 = hadd i16 %sum_34, i16 %p_34" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2110 'hadd' 'sum_35' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2111 [1/2] (4.72ns)   --->   "%p_61 = hmul i16 %a_8, i16 0.0262756" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2111 'hmul' 'p_61' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2112 '%sum_62 = hadd i16 %sum_61, i16 %p_61'
ST_29 : Operation 2112 [2/2] (4.14ns)   --->   "%sum_62 = hadd i16 %sum_61, i16 %p_61" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2112 'hadd' 'sum_62' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2113 [1/2] (4.72ns)   --->   "%p_88 = hmul i16 %a_8, i16 0.0601196" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2113 'hmul' 'p_88' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2114 '%sum_89 = hadd i16 %sum_88, i16 %p_88'
ST_29 : Operation 2114 [2/2] (4.14ns)   --->   "%sum_89 = hadd i16 %sum_88, i16 %p_88" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2114 'hadd' 'sum_89' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2115 [1/2] (4.72ns)   --->   "%p_115 = hmul i16 %a_8, i16 -0.0115738" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2115 'hmul' 'p_115' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2116 '%sum_116 = hadd i16 %sum_115, i16 %p_115'
ST_29 : Operation 2116 [2/2] (4.14ns)   --->   "%sum_116 = hadd i16 %sum_115, i16 %p_115" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2116 'hadd' 'sum_116' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2117 [1/2] (4.72ns)   --->   "%p_142 = hmul i16 %a_8, i16 0.281494" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2117 'hmul' 'p_142' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2118 '%sum_143 = hadd i16 %sum_142, i16 %p_142'
ST_29 : Operation 2118 [2/2] (4.14ns)   --->   "%sum_143 = hadd i16 %sum_142, i16 %p_142" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2118 'hadd' 'sum_143' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2119 [1/2] (4.72ns)   --->   "%p_169 = hmul i16 %a_8, i16 -0.0161896" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2119 'hmul' 'p_169' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2120 '%sum_170 = hadd i16 %sum_169, i16 %p_169'
ST_29 : Operation 2120 [2/2] (4.14ns)   --->   "%sum_170 = hadd i16 %sum_169, i16 %p_169" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2120 'hadd' 'sum_170' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2121 [1/2] (4.72ns)   --->   "%p_196 = hmul i16 %a_8, i16 -0.0170288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2121 'hmul' 'p_196' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2122 '%sum_197 = hadd i16 %sum_196, i16 %p_196'
ST_29 : Operation 2122 [2/2] (4.14ns)   --->   "%sum_197 = hadd i16 %sum_196, i16 %p_196" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2122 'hadd' 'sum_197' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2123 [1/2] (4.72ns)   --->   "%p_223 = hmul i16 %a_8, i16 -0.00181866" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2123 'hmul' 'p_223' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2124 '%sum_224 = hadd i16 %sum_223, i16 %p_223'
ST_29 : Operation 2124 [2/2] (4.14ns)   --->   "%sum_224 = hadd i16 %sum_223, i16 %p_223" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2124 'hadd' 'sum_224' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2125 [1/2] (4.72ns)   --->   "%p_250 = hmul i16 %a_8, i16 0.00413513" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2125 'hmul' 'p_250' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2126 '%sum_251 = hadd i16 %sum_250, i16 %p_250'
ST_29 : Operation 2126 [2/2] (4.14ns)   --->   "%sum_251 = hadd i16 %sum_250, i16 %p_250" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2126 'hadd' 'sum_251' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2127 [1/2] (4.72ns)   --->   "%p_277 = hmul i16 %a_8, i16 -1.08789" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2127 'hmul' 'p_277' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2128 '%sum_278 = hadd i16 %sum_277, i16 %p_277'
ST_29 : Operation 2128 [2/2] (4.14ns)   --->   "%sum_278 = hadd i16 %sum_277, i16 %p_277" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2128 'hadd' 'sum_278' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2129 [1/2] (4.72ns)   --->   "%p_304 = hmul i16 %a_8, i16 -0.00662231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2129 'hmul' 'p_304' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2130 '%sum_305 = hadd i16 %sum_304, i16 %p_304'
ST_29 : Operation 2130 [2/2] (4.14ns)   --->   "%sum_305 = hadd i16 %sum_304, i16 %p_304" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2130 'hadd' 'sum_305' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2131 [1/2] (4.72ns)   --->   "%p_331 = hmul i16 %a_8, i16 -0.0602417" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2131 'hmul' 'p_331' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2132 '%sum_332 = hadd i16 %sum_331, i16 %p_331'
ST_29 : Operation 2132 [2/2] (4.14ns)   --->   "%sum_332 = hadd i16 %sum_331, i16 %p_331" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2132 'hadd' 'sum_332' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2133 [1/2] (4.72ns)   --->   "%p_358 = hmul i16 %a_8, i16 -0.0531006" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2133 'hmul' 'p_358' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2134 '%sum_359 = hadd i16 %sum_358, i16 %p_358'
ST_29 : Operation 2134 [2/2] (4.14ns)   --->   "%sum_359 = hadd i16 %sum_358, i16 %p_358" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2134 'hadd' 'sum_359' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2135 [1/2] (4.72ns)   --->   "%p_385 = hmul i16 %a_8, i16 -0.000552654" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2135 'hmul' 'p_385' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2136 '%sum_386 = hadd i16 %sum_385, i16 %p_385'
ST_29 : Operation 2136 [2/2] (4.14ns)   --->   "%sum_386 = hadd i16 %sum_385, i16 %p_385" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2136 'hadd' 'sum_386' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2137 [1/2] (4.72ns)   --->   "%p_412 = hmul i16 %a_8, i16 -0.00110531" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2137 'hmul' 'p_412' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2138 '%sum_413 = hadd i16 %sum_412, i16 %p_412'
ST_29 : Operation 2138 [2/2] (4.14ns)   --->   "%sum_413 = hadd i16 %sum_412, i16 %p_412" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2138 'hadd' 'sum_413' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2139 [1/2] (4.72ns)   --->   "%p_439 = hmul i16 %a_8, i16 -0.000568867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2139 'hmul' 'p_439' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2140 '%sum_440 = hadd i16 %sum_439, i16 %p_439'
ST_29 : Operation 2140 [2/2] (4.14ns)   --->   "%sum_440 = hadd i16 %sum_439, i16 %p_439" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2140 'hadd' 'sum_440' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2141 [1/2] (4.72ns)   --->   "%p_466 = hmul i16 %a_8, i16 0.000254869" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2141 'hmul' 'p_466' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2142 '%sum_467 = hadd i16 %sum_466, i16 %p_466'
ST_29 : Operation 2142 [2/2] (4.14ns)   --->   "%sum_467 = hadd i16 %sum_466, i16 %p_466" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2142 'hadd' 'sum_467' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2143 [1/2] (4.72ns)   --->   "%p_493 = hmul i16 %a_8, i16 -0.038208" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2143 'hmul' 'p_493' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2144 '%sum_494 = hadd i16 %sum_493, i16 %p_493'
ST_29 : Operation 2144 [2/2] (4.14ns)   --->   "%sum_494 = hadd i16 %sum_493, i16 %p_493" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2144 'hadd' 'sum_494' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2145 [1/2] (4.72ns)   --->   "%p_520 = hmul i16 %a_8, i16 0.195068" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2145 'hmul' 'p_520' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2146 '%sum_521 = hadd i16 %sum_520, i16 %p_520'
ST_29 : Operation 2146 [2/2] (4.14ns)   --->   "%sum_521 = hadd i16 %sum_520, i16 %p_520" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2146 'hadd' 'sum_521' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2147 [1/2] (4.72ns)   --->   "%p_547 = hmul i16 %a_8, i16 0.200317" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2147 'hmul' 'p_547' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2148 '%sum_548 = hadd i16 %sum_547, i16 %p_547'
ST_29 : Operation 2148 [2/2] (4.14ns)   --->   "%sum_548 = hadd i16 %sum_547, i16 %p_547" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2148 'hadd' 'sum_548' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2149 [1/2] (4.72ns)   --->   "%p_574 = hmul i16 %a_8, i16 0.114868" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2149 'hmul' 'p_574' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2150 '%sum_575 = hadd i16 %sum_574, i16 %p_574'
ST_29 : Operation 2150 [2/2] (4.14ns)   --->   "%sum_575 = hadd i16 %sum_574, i16 %p_574" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2150 'hadd' 'sum_575' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2151 [1/2] (4.72ns)   --->   "%p_601 = hmul i16 %a_8, i16 1.14941" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2151 'hmul' 'p_601' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2152 '%sum_602 = hadd i16 %sum_601, i16 %p_601'
ST_29 : Operation 2152 [2/2] (4.14ns)   --->   "%sum_602 = hadd i16 %sum_601, i16 %p_601" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2152 'hadd' 'sum_602' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2153 [1/2] (4.72ns)   --->   "%p_628 = hmul i16 %a_8, i16 0.000884056" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2153 'hmul' 'p_628' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2154 '%sum_629 = hadd i16 %sum_628, i16 %p_628'
ST_29 : Operation 2154 [2/2] (4.14ns)   --->   "%sum_629 = hadd i16 %sum_628, i16 %p_628" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2154 'hadd' 'sum_629' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2155 [1/2] (4.72ns)   --->   "%p_655 = hmul i16 %a_8, i16 -0.793457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2155 'hmul' 'p_655' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2156 '%sum_656 = hadd i16 %sum_655, i16 %p_655'
ST_29 : Operation 2156 [2/2] (4.14ns)   --->   "%sum_656 = hadd i16 %sum_655, i16 %p_655" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2156 'hadd' 'sum_656' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2157 [1/2] (4.72ns)   --->   "%p_682 = hmul i16 %a_8, i16 -0.0062027" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2157 'hmul' 'p_682' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2158 '%sum_683 = hadd i16 %sum_682, i16 %p_682'
ST_29 : Operation 2158 [2/2] (4.14ns)   --->   "%sum_683 = hadd i16 %sum_682, i16 %p_682" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2158 'hadd' 'sum_683' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2159 [1/2] (4.72ns)   --->   "%p_709 = hmul i16 %a_8, i16 0.108521" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2159 'hmul' 'p_709' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2160 '%sum_710 = hadd i16 %sum_709, i16 %p_709'
ST_29 : Operation 2160 [2/2] (4.14ns)   --->   "%sum_710 = hadd i16 %sum_709, i16 %p_709" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2160 'hadd' 'sum_710' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2161 [1/2] (4.72ns)   --->   "%p_736 = hmul i16 %a_8, i16 0.0251465" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2161 'hmul' 'p_736' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2162 '%sum_737 = hadd i16 %sum_736, i16 %p_736'
ST_29 : Operation 2162 [2/2] (4.14ns)   --->   "%sum_737 = hadd i16 %sum_736, i16 %p_736" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2162 'hadd' 'sum_737' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2163 [1/2] (4.72ns)   --->   "%p_763 = hmul i16 %a_8, i16 -0.203247" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2163 'hmul' 'p_763' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2164 '%sum_764 = hadd i16 %sum_763, i16 %p_763'
ST_29 : Operation 2164 [2/2] (4.14ns)   --->   "%sum_764 = hadd i16 %sum_763, i16 %p_763" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2164 'hadd' 'sum_764' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2165 [1/2] (4.72ns)   --->   "%p_790 = hmul i16 %a_8, i16 0.351318" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2165 'hmul' 'p_790' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2166 '%sum_791 = hadd i16 %sum_790, i16 %p_790'
ST_29 : Operation 2166 [2/2] (4.14ns)   --->   "%sum_791 = hadd i16 %sum_790, i16 %p_790" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2166 'hadd' 'sum_791' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2167 [1/2] (4.72ns)   --->   "%p_817 = hmul i16 %a_8, i16 -0.372559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2167 'hmul' 'p_817' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2168 '%sum_818 = hadd i16 %sum_817, i16 %p_817'
ST_29 : Operation 2168 [2/2] (4.14ns)   --->   "%sum_818 = hadd i16 %sum_817, i16 %p_817" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2168 'hadd' 'sum_818' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2169 [1/2] (4.72ns)   --->   "%p_844 = hmul i16 %a_8, i16 -0.125732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2169 'hmul' 'p_844' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.76ns)   --->   Input mux for Operation 2170 '%sum_845 = hadd i16 %sum_844, i16 %p_844'
ST_29 : Operation 2170 [2/2] (4.14ns)   --->   "%sum_845 = hadd i16 %sum_844, i16 %p_844" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2170 'hadd' 'sum_845' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.90>
ST_30 : Operation 2171 [1/2] (5.90ns)   --->   "%sum_8 = hadd i16 %sum_7, i16 %p_8" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2171 'hadd' 'sum_8' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2172 '%p_9 = hmul i16 %a_9, i16 0.0184784'
ST_30 : Operation 2172 [2/2] (2.96ns)   --->   "%p_9 = hmul i16 %a_9, i16 0.0184784" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2172 'hmul' 'p_9' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2173 [1/2] (5.90ns)   --->   "%sum_35 = hadd i16 %sum_34, i16 %p_34" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2173 'hadd' 'sum_35' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2174 '%p_35 = hmul i16 %a_9, i16 0.227661'
ST_30 : Operation 2174 [2/2] (2.96ns)   --->   "%p_35 = hmul i16 %a_9, i16 0.227661" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2174 'hmul' 'p_35' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2175 [1/2] (5.90ns)   --->   "%sum_62 = hadd i16 %sum_61, i16 %p_61" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2175 'hadd' 'sum_62' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2176 '%p_62 = hmul i16 %a_9, i16 -0.348877'
ST_30 : Operation 2176 [2/2] (2.96ns)   --->   "%p_62 = hmul i16 %a_9, i16 -0.348877" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2176 'hmul' 'p_62' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2177 [1/2] (5.90ns)   --->   "%sum_89 = hadd i16 %sum_88, i16 %p_88" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2177 'hadd' 'sum_89' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2178 '%p_89 = hmul i16 %a_9, i16 0.100159'
ST_30 : Operation 2178 [2/2] (2.96ns)   --->   "%p_89 = hmul i16 %a_9, i16 0.100159" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2178 'hmul' 'p_89' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2179 [1/2] (5.90ns)   --->   "%sum_116 = hadd i16 %sum_115, i16 %p_115" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2179 'hadd' 'sum_116' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2180 '%p_116 = hmul i16 %a_9, i16 0.00372505'
ST_30 : Operation 2180 [2/2] (2.96ns)   --->   "%p_116 = hmul i16 %a_9, i16 0.00372505" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2180 'hmul' 'p_116' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2181 [1/2] (5.90ns)   --->   "%sum_143 = hadd i16 %sum_142, i16 %p_142" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2181 'hadd' 'sum_143' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2182 '%p_143 = hmul i16 %a_9, i16 0.145508'
ST_30 : Operation 2182 [2/2] (2.96ns)   --->   "%p_143 = hmul i16 %a_9, i16 0.145508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2182 'hmul' 'p_143' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2183 [1/2] (5.90ns)   --->   "%sum_170 = hadd i16 %sum_169, i16 %p_169" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2183 'hadd' 'sum_170' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2184 '%p_170 = hmul i16 %a_9, i16 0.342285'
ST_30 : Operation 2184 [2/2] (2.96ns)   --->   "%p_170 = hmul i16 %a_9, i16 0.342285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2184 'hmul' 'p_170' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2185 [1/2] (5.90ns)   --->   "%sum_197 = hadd i16 %sum_196, i16 %p_196" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2185 'hadd' 'sum_197' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2186 '%p_197 = hmul i16 %a_9, i16 -0.00498962'
ST_30 : Operation 2186 [2/2] (2.96ns)   --->   "%p_197 = hmul i16 %a_9, i16 -0.00498962" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2186 'hmul' 'p_197' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2187 [1/2] (5.90ns)   --->   "%sum_224 = hadd i16 %sum_223, i16 %p_223" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2187 'hadd' 'sum_224' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2188 '%p_224 = hmul i16 %a_9, i16 -0.0849609'
ST_30 : Operation 2188 [2/2] (2.96ns)   --->   "%p_224 = hmul i16 %a_9, i16 -0.0849609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2188 'hmul' 'p_224' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2189 [1/2] (5.90ns)   --->   "%sum_251 = hadd i16 %sum_250, i16 %p_250" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2189 'hadd' 'sum_251' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2190 '%p_251 = hmul i16 %a_9, i16 0.00101376'
ST_30 : Operation 2190 [2/2] (2.96ns)   --->   "%p_251 = hmul i16 %a_9, i16 0.00101376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2190 'hmul' 'p_251' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2191 [1/2] (5.90ns)   --->   "%sum_278 = hadd i16 %sum_277, i16 %p_277" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2191 'hadd' 'sum_278' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2192 '%p_278 = hmul i16 %a_9, i16 -1.11523'
ST_30 : Operation 2192 [2/2] (2.96ns)   --->   "%p_278 = hmul i16 %a_9, i16 -1.11523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2192 'hmul' 'p_278' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2193 [1/2] (5.90ns)   --->   "%sum_305 = hadd i16 %sum_304, i16 %p_304" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2193 'hadd' 'sum_305' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2194 '%p_305 = hmul i16 %a_9, i16 0.00418854'
ST_30 : Operation 2194 [2/2] (2.96ns)   --->   "%p_305 = hmul i16 %a_9, i16 0.00418854" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2194 'hmul' 'p_305' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2195 [1/2] (5.90ns)   --->   "%sum_332 = hadd i16 %sum_331, i16 %p_331" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2195 'hadd' 'sum_332' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2196 '%p_332 = hmul i16 %a_9, i16 0.383301'
ST_30 : Operation 2196 [2/2] (2.96ns)   --->   "%p_332 = hmul i16 %a_9, i16 0.383301" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2196 'hmul' 'p_332' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2197 [1/2] (5.90ns)   --->   "%sum_359 = hadd i16 %sum_358, i16 %p_358" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2197 'hadd' 'sum_359' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2198 '%p_359 = hmul i16 %a_9, i16 0.083374'
ST_30 : Operation 2198 [2/2] (2.96ns)   --->   "%p_359 = hmul i16 %a_9, i16 0.083374" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2198 'hmul' 'p_359' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2199 [1/2] (5.90ns)   --->   "%sum_386 = hadd i16 %sum_385, i16 %p_385" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2199 'hadd' 'sum_386' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2200 '%p_386 = hmul i16 %a_9, i16 0.00123978'
ST_30 : Operation 2200 [2/2] (2.96ns)   --->   "%p_386 = hmul i16 %a_9, i16 0.00123978" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2200 'hmul' 'p_386' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2201 [1/2] (5.90ns)   --->   "%sum_413 = hadd i16 %sum_412, i16 %p_412" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2201 'hadd' 'sum_413' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2202 '%p_413 = hmul i16 %a_9, i16 0.00766754'
ST_30 : Operation 2202 [2/2] (2.96ns)   --->   "%p_413 = hmul i16 %a_9, i16 0.00766754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2202 'hmul' 'p_413' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2203 [1/2] (5.90ns)   --->   "%sum_440 = hadd i16 %sum_439, i16 %p_439" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2203 'hadd' 'sum_440' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2204 '%p_440 = hmul i16 %a_9, i16 0.00248146'
ST_30 : Operation 2204 [2/2] (2.96ns)   --->   "%p_440 = hmul i16 %a_9, i16 0.00248146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2204 'hmul' 'p_440' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2205 [1/2] (5.90ns)   --->   "%sum_467 = hadd i16 %sum_466, i16 %p_466" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2205 'hadd' 'sum_467' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2206 '%p_467 = hmul i16 %a_9, i16 -0.000511169'
ST_30 : Operation 2206 [2/2] (2.96ns)   --->   "%p_467 = hmul i16 %a_9, i16 -0.000511169" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2206 'hmul' 'p_467' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2207 [1/2] (5.90ns)   --->   "%sum_494 = hadd i16 %sum_493, i16 %p_493" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2207 'hadd' 'sum_494' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2208 '%p_494 = hmul i16 %a_9, i16 -0.0169525'
ST_30 : Operation 2208 [2/2] (2.96ns)   --->   "%p_494 = hmul i16 %a_9, i16 -0.0169525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2208 'hmul' 'p_494' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2209 [1/2] (5.90ns)   --->   "%sum_521 = hadd i16 %sum_520, i16 %p_520" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2209 'hadd' 'sum_521' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2210 '%p_521 = hmul i16 %a_9, i16 -0.401611'
ST_30 : Operation 2210 [2/2] (2.96ns)   --->   "%p_521 = hmul i16 %a_9, i16 -0.401611" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2210 'hmul' 'p_521' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2211 [1/2] (5.90ns)   --->   "%sum_548 = hadd i16 %sum_547, i16 %p_547" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2211 'hadd' 'sum_548' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2212 '%p_548 = hmul i16 %a_9, i16 0.00366211'
ST_30 : Operation 2212 [2/2] (2.96ns)   --->   "%p_548 = hmul i16 %a_9, i16 0.00366211" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2212 'hmul' 'p_548' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2213 [1/2] (5.90ns)   --->   "%sum_575 = hadd i16 %sum_574, i16 %p_574" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2213 'hadd' 'sum_575' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2214 '%p_575 = hmul i16 %a_9, i16 0.259277'
ST_30 : Operation 2214 [2/2] (2.96ns)   --->   "%p_575 = hmul i16 %a_9, i16 0.259277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2214 'hmul' 'p_575' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2215 [1/2] (5.90ns)   --->   "%sum_602 = hadd i16 %sum_601, i16 %p_601" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2215 'hadd' 'sum_602' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2216 '%p_602 = hmul i16 %a_9, i16 1.23633'
ST_30 : Operation 2216 [2/2] (2.96ns)   --->   "%p_602 = hmul i16 %a_9, i16 1.23633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2216 'hmul' 'p_602' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2217 [1/2] (5.90ns)   --->   "%sum_629 = hadd i16 %sum_628, i16 %p_628" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2217 'hadd' 'sum_629' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2218 '%p_629 = hmul i16 %a_9, i16 0.000669003'
ST_30 : Operation 2218 [2/2] (2.96ns)   --->   "%p_629 = hmul i16 %a_9, i16 0.000669003" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2218 'hmul' 'p_629' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2219 [1/2] (5.90ns)   --->   "%sum_656 = hadd i16 %sum_655, i16 %p_655" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2219 'hadd' 'sum_656' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2220 '%p_656 = hmul i16 %a_9, i16 -0.0532532'
ST_30 : Operation 2220 [2/2] (2.96ns)   --->   "%p_656 = hmul i16 %a_9, i16 -0.0532532" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2220 'hmul' 'p_656' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2221 [1/2] (5.90ns)   --->   "%sum_683 = hadd i16 %sum_682, i16 %p_682" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2221 'hadd' 'sum_683' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2222 '%p_683 = hmul i16 %a_9, i16 -0.110779'
ST_30 : Operation 2222 [2/2] (2.96ns)   --->   "%p_683 = hmul i16 %a_9, i16 -0.110779" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2222 'hmul' 'p_683' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2223 [1/2] (5.90ns)   --->   "%sum_710 = hadd i16 %sum_709, i16 %p_709" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2223 'hadd' 'sum_710' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2224 '%p_710 = hmul i16 %a_9, i16 0.0745239'
ST_30 : Operation 2224 [2/2] (2.96ns)   --->   "%p_710 = hmul i16 %a_9, i16 0.0745239" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2224 'hmul' 'p_710' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2225 [1/2] (5.90ns)   --->   "%sum_737 = hadd i16 %sum_736, i16 %p_736" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2225 'hadd' 'sum_737' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2226 '%p_737 = hmul i16 %a_9, i16 -0.363525'
ST_30 : Operation 2226 [2/2] (2.96ns)   --->   "%p_737 = hmul i16 %a_9, i16 -0.363525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2226 'hmul' 'p_737' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2227 [1/2] (5.90ns)   --->   "%sum_764 = hadd i16 %sum_763, i16 %p_763" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2227 'hadd' 'sum_764' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2228 '%p_764 = hmul i16 %a_9, i16 0.14624'
ST_30 : Operation 2228 [2/2] (2.96ns)   --->   "%p_764 = hmul i16 %a_9, i16 0.14624" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2228 'hmul' 'p_764' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2229 [1/2] (5.90ns)   --->   "%sum_791 = hadd i16 %sum_790, i16 %p_790" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2229 'hadd' 'sum_791' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2230 '%p_791 = hmul i16 %a_9, i16 0.140503'
ST_30 : Operation 2230 [2/2] (2.96ns)   --->   "%p_791 = hmul i16 %a_9, i16 0.140503" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2230 'hmul' 'p_791' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2231 [1/2] (5.90ns)   --->   "%sum_818 = hadd i16 %sum_817, i16 %p_817" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2231 'hadd' 'sum_818' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2232 '%p_818 = hmul i16 %a_9, i16 0.601562'
ST_30 : Operation 2232 [2/2] (2.96ns)   --->   "%p_818 = hmul i16 %a_9, i16 0.601562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2232 'hmul' 'p_818' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2233 [1/2] (5.90ns)   --->   "%sum_845 = hadd i16 %sum_844, i16 %p_844" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2233 'hadd' 'sum_845' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 2234 '%p_845 = hmul i16 %a_9, i16 -0.0848389'
ST_30 : Operation 2234 [2/2] (2.96ns)   --->   "%p_845 = hmul i16 %a_9, i16 -0.0848389" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2234 'hmul' 'p_845' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.6>
ST_31 : Operation 2235 [1/2] (4.72ns)   --->   "%p_9 = hmul i16 %a_9, i16 0.0184784" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2235 'hmul' 'p_9' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2236 '%sum_9 = hadd i16 %sum_8, i16 %p_9'
ST_31 : Operation 2236 [2/2] (4.14ns)   --->   "%sum_9 = hadd i16 %sum_8, i16 %p_9" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2236 'hadd' 'sum_9' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2237 [1/2] (4.72ns)   --->   "%p_35 = hmul i16 %a_9, i16 0.227661" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2237 'hmul' 'p_35' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2238 '%sum_36 = hadd i16 %sum_35, i16 %p_35'
ST_31 : Operation 2238 [2/2] (4.14ns)   --->   "%sum_36 = hadd i16 %sum_35, i16 %p_35" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2238 'hadd' 'sum_36' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2239 [1/2] (4.72ns)   --->   "%p_62 = hmul i16 %a_9, i16 -0.348877" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2239 'hmul' 'p_62' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2240 '%sum_63 = hadd i16 %sum_62, i16 %p_62'
ST_31 : Operation 2240 [2/2] (4.14ns)   --->   "%sum_63 = hadd i16 %sum_62, i16 %p_62" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2240 'hadd' 'sum_63' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2241 [1/2] (4.72ns)   --->   "%p_89 = hmul i16 %a_9, i16 0.100159" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2241 'hmul' 'p_89' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2242 '%sum_90 = hadd i16 %sum_89, i16 %p_89'
ST_31 : Operation 2242 [2/2] (4.14ns)   --->   "%sum_90 = hadd i16 %sum_89, i16 %p_89" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2242 'hadd' 'sum_90' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2243 [1/2] (4.72ns)   --->   "%p_116 = hmul i16 %a_9, i16 0.00372505" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2243 'hmul' 'p_116' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2244 '%sum_117 = hadd i16 %sum_116, i16 %p_116'
ST_31 : Operation 2244 [2/2] (4.14ns)   --->   "%sum_117 = hadd i16 %sum_116, i16 %p_116" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2244 'hadd' 'sum_117' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2245 [1/2] (4.72ns)   --->   "%p_143 = hmul i16 %a_9, i16 0.145508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2245 'hmul' 'p_143' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2246 '%sum_144 = hadd i16 %sum_143, i16 %p_143'
ST_31 : Operation 2246 [2/2] (4.14ns)   --->   "%sum_144 = hadd i16 %sum_143, i16 %p_143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2246 'hadd' 'sum_144' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2247 [1/2] (4.72ns)   --->   "%p_170 = hmul i16 %a_9, i16 0.342285" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2247 'hmul' 'p_170' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2248 '%sum_171 = hadd i16 %sum_170, i16 %p_170'
ST_31 : Operation 2248 [2/2] (4.14ns)   --->   "%sum_171 = hadd i16 %sum_170, i16 %p_170" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2248 'hadd' 'sum_171' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2249 [1/2] (4.72ns)   --->   "%p_197 = hmul i16 %a_9, i16 -0.00498962" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2249 'hmul' 'p_197' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2250 '%sum_198 = hadd i16 %sum_197, i16 %p_197'
ST_31 : Operation 2250 [2/2] (4.14ns)   --->   "%sum_198 = hadd i16 %sum_197, i16 %p_197" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2250 'hadd' 'sum_198' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2251 [1/2] (4.72ns)   --->   "%p_224 = hmul i16 %a_9, i16 -0.0849609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2251 'hmul' 'p_224' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2252 '%sum_225 = hadd i16 %sum_224, i16 %p_224'
ST_31 : Operation 2252 [2/2] (4.14ns)   --->   "%sum_225 = hadd i16 %sum_224, i16 %p_224" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2252 'hadd' 'sum_225' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2253 [1/2] (4.72ns)   --->   "%p_251 = hmul i16 %a_9, i16 0.00101376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2253 'hmul' 'p_251' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2254 '%sum_252 = hadd i16 %sum_251, i16 %p_251'
ST_31 : Operation 2254 [2/2] (4.14ns)   --->   "%sum_252 = hadd i16 %sum_251, i16 %p_251" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2254 'hadd' 'sum_252' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2255 [1/2] (4.72ns)   --->   "%p_278 = hmul i16 %a_9, i16 -1.11523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2255 'hmul' 'p_278' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2256 '%sum_279 = hadd i16 %sum_278, i16 %p_278'
ST_31 : Operation 2256 [2/2] (4.14ns)   --->   "%sum_279 = hadd i16 %sum_278, i16 %p_278" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2256 'hadd' 'sum_279' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2257 [1/2] (4.72ns)   --->   "%p_305 = hmul i16 %a_9, i16 0.00418854" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2257 'hmul' 'p_305' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2258 '%sum_306 = hadd i16 %sum_305, i16 %p_305'
ST_31 : Operation 2258 [2/2] (4.14ns)   --->   "%sum_306 = hadd i16 %sum_305, i16 %p_305" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2258 'hadd' 'sum_306' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2259 [1/2] (4.72ns)   --->   "%p_332 = hmul i16 %a_9, i16 0.383301" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2259 'hmul' 'p_332' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2260 '%sum_333 = hadd i16 %sum_332, i16 %p_332'
ST_31 : Operation 2260 [2/2] (4.14ns)   --->   "%sum_333 = hadd i16 %sum_332, i16 %p_332" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2260 'hadd' 'sum_333' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2261 [1/2] (4.72ns)   --->   "%p_359 = hmul i16 %a_9, i16 0.083374" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2261 'hmul' 'p_359' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2262 '%sum_360 = hadd i16 %sum_359, i16 %p_359'
ST_31 : Operation 2262 [2/2] (4.14ns)   --->   "%sum_360 = hadd i16 %sum_359, i16 %p_359" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2262 'hadd' 'sum_360' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2263 [1/2] (4.72ns)   --->   "%p_386 = hmul i16 %a_9, i16 0.00123978" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2263 'hmul' 'p_386' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2264 '%sum_387 = hadd i16 %sum_386, i16 %p_386'
ST_31 : Operation 2264 [2/2] (4.14ns)   --->   "%sum_387 = hadd i16 %sum_386, i16 %p_386" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2264 'hadd' 'sum_387' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2265 [1/2] (4.72ns)   --->   "%p_413 = hmul i16 %a_9, i16 0.00766754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2265 'hmul' 'p_413' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2266 '%sum_414 = hadd i16 %sum_413, i16 %p_413'
ST_31 : Operation 2266 [2/2] (4.14ns)   --->   "%sum_414 = hadd i16 %sum_413, i16 %p_413" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2266 'hadd' 'sum_414' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2267 [1/2] (4.72ns)   --->   "%p_440 = hmul i16 %a_9, i16 0.00248146" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2267 'hmul' 'p_440' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2268 '%sum_441 = hadd i16 %sum_440, i16 %p_440'
ST_31 : Operation 2268 [2/2] (4.14ns)   --->   "%sum_441 = hadd i16 %sum_440, i16 %p_440" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2268 'hadd' 'sum_441' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2269 [1/2] (4.72ns)   --->   "%p_467 = hmul i16 %a_9, i16 -0.000511169" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2269 'hmul' 'p_467' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2270 '%sum_468 = hadd i16 %sum_467, i16 %p_467'
ST_31 : Operation 2270 [2/2] (4.14ns)   --->   "%sum_468 = hadd i16 %sum_467, i16 %p_467" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2270 'hadd' 'sum_468' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2271 [1/2] (4.72ns)   --->   "%p_494 = hmul i16 %a_9, i16 -0.0169525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2271 'hmul' 'p_494' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2272 '%sum_495 = hadd i16 %sum_494, i16 %p_494'
ST_31 : Operation 2272 [2/2] (4.14ns)   --->   "%sum_495 = hadd i16 %sum_494, i16 %p_494" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2272 'hadd' 'sum_495' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2273 [1/2] (4.72ns)   --->   "%p_521 = hmul i16 %a_9, i16 -0.401611" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2273 'hmul' 'p_521' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2274 '%sum_522 = hadd i16 %sum_521, i16 %p_521'
ST_31 : Operation 2274 [2/2] (4.14ns)   --->   "%sum_522 = hadd i16 %sum_521, i16 %p_521" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2274 'hadd' 'sum_522' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2275 [1/2] (4.72ns)   --->   "%p_548 = hmul i16 %a_9, i16 0.00366211" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2275 'hmul' 'p_548' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2276 '%sum_549 = hadd i16 %sum_548, i16 %p_548'
ST_31 : Operation 2276 [2/2] (4.14ns)   --->   "%sum_549 = hadd i16 %sum_548, i16 %p_548" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2276 'hadd' 'sum_549' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2277 [1/2] (4.72ns)   --->   "%p_575 = hmul i16 %a_9, i16 0.259277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2277 'hmul' 'p_575' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2278 '%sum_576 = hadd i16 %sum_575, i16 %p_575'
ST_31 : Operation 2278 [2/2] (4.14ns)   --->   "%sum_576 = hadd i16 %sum_575, i16 %p_575" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2278 'hadd' 'sum_576' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2279 [1/2] (4.72ns)   --->   "%p_602 = hmul i16 %a_9, i16 1.23633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2279 'hmul' 'p_602' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2280 '%sum_603 = hadd i16 %sum_602, i16 %p_602'
ST_31 : Operation 2280 [2/2] (4.14ns)   --->   "%sum_603 = hadd i16 %sum_602, i16 %p_602" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2280 'hadd' 'sum_603' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2281 [1/2] (4.72ns)   --->   "%p_629 = hmul i16 %a_9, i16 0.000669003" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2281 'hmul' 'p_629' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2282 '%sum_630 = hadd i16 %sum_629, i16 %p_629'
ST_31 : Operation 2282 [2/2] (4.14ns)   --->   "%sum_630 = hadd i16 %sum_629, i16 %p_629" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2282 'hadd' 'sum_630' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2283 [1/2] (4.72ns)   --->   "%p_656 = hmul i16 %a_9, i16 -0.0532532" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2283 'hmul' 'p_656' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2284 '%sum_657 = hadd i16 %sum_656, i16 %p_656'
ST_31 : Operation 2284 [2/2] (4.14ns)   --->   "%sum_657 = hadd i16 %sum_656, i16 %p_656" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2284 'hadd' 'sum_657' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2285 [1/2] (4.72ns)   --->   "%p_683 = hmul i16 %a_9, i16 -0.110779" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2285 'hmul' 'p_683' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2286 '%sum_684 = hadd i16 %sum_683, i16 %p_683'
ST_31 : Operation 2286 [2/2] (4.14ns)   --->   "%sum_684 = hadd i16 %sum_683, i16 %p_683" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2286 'hadd' 'sum_684' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2287 [1/2] (4.72ns)   --->   "%p_710 = hmul i16 %a_9, i16 0.0745239" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2287 'hmul' 'p_710' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2288 '%sum_711 = hadd i16 %sum_710, i16 %p_710'
ST_31 : Operation 2288 [2/2] (4.14ns)   --->   "%sum_711 = hadd i16 %sum_710, i16 %p_710" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2288 'hadd' 'sum_711' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2289 [1/2] (4.72ns)   --->   "%p_737 = hmul i16 %a_9, i16 -0.363525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2289 'hmul' 'p_737' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2290 '%sum_738 = hadd i16 %sum_737, i16 %p_737'
ST_31 : Operation 2290 [2/2] (4.14ns)   --->   "%sum_738 = hadd i16 %sum_737, i16 %p_737" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2290 'hadd' 'sum_738' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2291 [1/2] (4.72ns)   --->   "%p_764 = hmul i16 %a_9, i16 0.14624" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2291 'hmul' 'p_764' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2292 '%sum_765 = hadd i16 %sum_764, i16 %p_764'
ST_31 : Operation 2292 [2/2] (4.14ns)   --->   "%sum_765 = hadd i16 %sum_764, i16 %p_764" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2292 'hadd' 'sum_765' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2293 [1/2] (4.72ns)   --->   "%p_791 = hmul i16 %a_9, i16 0.140503" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2293 'hmul' 'p_791' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2294 '%sum_792 = hadd i16 %sum_791, i16 %p_791'
ST_31 : Operation 2294 [2/2] (4.14ns)   --->   "%sum_792 = hadd i16 %sum_791, i16 %p_791" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2294 'hadd' 'sum_792' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2295 [1/2] (4.72ns)   --->   "%p_818 = hmul i16 %a_9, i16 0.601562" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2295 'hmul' 'p_818' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2296 '%sum_819 = hadd i16 %sum_818, i16 %p_818'
ST_31 : Operation 2296 [2/2] (4.14ns)   --->   "%sum_819 = hadd i16 %sum_818, i16 %p_818" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2296 'hadd' 'sum_819' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2297 [1/2] (4.72ns)   --->   "%p_845 = hmul i16 %a_9, i16 -0.0848389" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2297 'hmul' 'p_845' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 2298 '%sum_846 = hadd i16 %sum_845, i16 %p_845'
ST_31 : Operation 2298 [2/2] (4.14ns)   --->   "%sum_846 = hadd i16 %sum_845, i16 %p_845" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2298 'hadd' 'sum_846' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.90>
ST_32 : Operation 2299 [1/2] (5.90ns)   --->   "%sum_9 = hadd i16 %sum_8, i16 %p_9" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2299 'hadd' 'sum_9' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2300 '%p_10 = hmul i16 %a_10, i16 0.0109406'
ST_32 : Operation 2300 [2/2] (2.96ns)   --->   "%p_10 = hmul i16 %a_10, i16 0.0109406" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2300 'hmul' 'p_10' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2301 [1/2] (5.90ns)   --->   "%sum_36 = hadd i16 %sum_35, i16 %p_35" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2301 'hadd' 'sum_36' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2302 '%p_36 = hmul i16 %a_10, i16 0.496582'
ST_32 : Operation 2302 [2/2] (2.96ns)   --->   "%p_36 = hmul i16 %a_10, i16 0.496582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2302 'hmul' 'p_36' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2303 [1/2] (5.90ns)   --->   "%sum_63 = hadd i16 %sum_62, i16 %p_62" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2303 'hadd' 'sum_63' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2304 '%p_63 = hmul i16 %a_10, i16 -0.701172'
ST_32 : Operation 2304 [2/2] (2.96ns)   --->   "%p_63 = hmul i16 %a_10, i16 -0.701172" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2304 'hmul' 'p_63' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2305 [1/2] (5.90ns)   --->   "%sum_90 = hadd i16 %sum_89, i16 %p_89" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2305 'hadd' 'sum_90' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2306 '%p_90 = hmul i16 %a_10, i16 0.0647583'
ST_32 : Operation 2306 [2/2] (2.96ns)   --->   "%p_90 = hmul i16 %a_10, i16 0.0647583" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2306 'hmul' 'p_90' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2307 [1/2] (5.90ns)   --->   "%sum_117 = hadd i16 %sum_116, i16 %p_116" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2307 'hadd' 'sum_117' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2308 '%p_117 = hmul i16 %a_10, i16 0.033905'
ST_32 : Operation 2308 [2/2] (2.96ns)   --->   "%p_117 = hmul i16 %a_10, i16 0.033905" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2308 'hmul' 'p_117' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2309 [1/2] (5.90ns)   --->   "%sum_144 = hadd i16 %sum_143, i16 %p_143" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2309 'hadd' 'sum_144' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2310 '%p_144 = hmul i16 %a_10, i16 -0.039917'
ST_32 : Operation 2310 [2/2] (2.96ns)   --->   "%p_144 = hmul i16 %a_10, i16 -0.039917" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2310 'hmul' 'p_144' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2311 [1/2] (5.90ns)   --->   "%sum_171 = hadd i16 %sum_170, i16 %p_170" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2311 'hadd' 'sum_171' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2312 '%p_171 = hmul i16 %a_10, i16 0.696777'
ST_32 : Operation 2312 [2/2] (2.96ns)   --->   "%p_171 = hmul i16 %a_10, i16 0.696777" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2312 'hmul' 'p_171' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2313 [1/2] (5.90ns)   --->   "%sum_198 = hadd i16 %sum_197, i16 %p_197" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2313 'hadd' 'sum_198' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2314 '%p_198 = hmul i16 %a_10, i16 0.000957489'
ST_32 : Operation 2314 [2/2] (2.96ns)   --->   "%p_198 = hmul i16 %a_10, i16 0.000957489" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2314 'hmul' 'p_198' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2315 [1/2] (5.90ns)   --->   "%sum_225 = hadd i16 %sum_224, i16 %p_224" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2315 'hadd' 'sum_225' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2316 '%p_225 = hmul i16 %a_10, i16 -0.0621643'
ST_32 : Operation 2316 [2/2] (2.96ns)   --->   "%p_225 = hmul i16 %a_10, i16 -0.0621643" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2316 'hmul' 'p_225' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2317 [1/2] (5.90ns)   --->   "%sum_252 = hadd i16 %sum_251, i16 %p_251" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2317 'hadd' 'sum_252' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2318 '%p_252 = hmul i16 %a_10, i16 0.00152206'
ST_32 : Operation 2318 [2/2] (2.96ns)   --->   "%p_252 = hmul i16 %a_10, i16 0.00152206" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2318 'hmul' 'p_252' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2319 [1/2] (5.90ns)   --->   "%sum_279 = hadd i16 %sum_278, i16 %p_278" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2319 'hadd' 'sum_279' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2320 '%p_279 = hmul i16 %a_10, i16 0.273682'
ST_32 : Operation 2320 [2/2] (2.96ns)   --->   "%p_279 = hmul i16 %a_10, i16 0.273682" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2320 'hmul' 'p_279' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2321 [1/2] (5.90ns)   --->   "%sum_306 = hadd i16 %sum_305, i16 %p_305" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2321 'hadd' 'sum_306' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2322 '%p_306 = hmul i16 %a_10, i16 -0.00410461'
ST_32 : Operation 2322 [2/2] (2.96ns)   --->   "%p_306 = hmul i16 %a_10, i16 -0.00410461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2322 'hmul' 'p_306' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2323 [1/2] (5.90ns)   --->   "%sum_333 = hadd i16 %sum_332, i16 %p_332" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2323 'hadd' 'sum_333' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2324 '%p_333 = hmul i16 %a_10, i16 0.754883'
ST_32 : Operation 2324 [2/2] (2.96ns)   --->   "%p_333 = hmul i16 %a_10, i16 0.754883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2324 'hmul' 'p_333' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2325 [1/2] (5.90ns)   --->   "%sum_360 = hadd i16 %sum_359, i16 %p_359" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2325 'hadd' 'sum_360' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2326 '%p_360 = hmul i16 %a_10, i16 0.0224457'
ST_32 : Operation 2326 [2/2] (2.96ns)   --->   "%p_360 = hmul i16 %a_10, i16 0.0224457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2326 'hmul' 'p_360' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2327 [1/2] (5.90ns)   --->   "%sum_387 = hadd i16 %sum_386, i16 %p_386" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2327 'hadd' 'sum_387' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2328 '%p_387 = hmul i16 %a_10, i16 0.00170898'
ST_32 : Operation 2328 [2/2] (2.96ns)   --->   "%p_387 = hmul i16 %a_10, i16 0.00170898" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2328 'hmul' 'p_387' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2329 [1/2] (5.90ns)   --->   "%sum_414 = hadd i16 %sum_413, i16 %p_413" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2329 'hadd' 'sum_414' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2330 '%p_414 = hmul i16 %a_10, i16 -0.00221062'
ST_32 : Operation 2330 [2/2] (2.96ns)   --->   "%p_414 = hmul i16 %a_10, i16 -0.00221062" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2330 'hmul' 'p_414' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2331 [1/2] (5.90ns)   --->   "%sum_441 = hadd i16 %sum_440, i16 %p_440" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2331 'hadd' 'sum_441' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2332 '%p_441 = hmul i16 %a_10, i16 -0.000346899'
ST_32 : Operation 2332 [2/2] (2.96ns)   --->   "%p_441 = hmul i16 %a_10, i16 -0.000346899" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2332 'hmul' 'p_441' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2333 [1/2] (5.90ns)   --->   "%sum_468 = hadd i16 %sum_467, i16 %p_467" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2333 'hadd' 'sum_468' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2334 '%p_468 = hmul i16 %a_10, i16 -0.00180054'
ST_32 : Operation 2334 [2/2] (2.96ns)   --->   "%p_468 = hmul i16 %a_10, i16 -0.00180054" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2334 'hmul' 'p_468' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2335 [1/2] (5.90ns)   --->   "%sum_495 = hadd i16 %sum_494, i16 %p_494" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2335 'hadd' 'sum_495' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2336 '%p_495 = hmul i16 %a_10, i16 -0.0134125'
ST_32 : Operation 2336 [2/2] (2.96ns)   --->   "%p_495 = hmul i16 %a_10, i16 -0.0134125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2336 'hmul' 'p_495' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2337 [1/2] (5.90ns)   --->   "%sum_522 = hadd i16 %sum_521, i16 %p_521" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2337 'hadd' 'sum_522' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2338 '%p_522 = hmul i16 %a_10, i16 0.13208'
ST_32 : Operation 2338 [2/2] (2.96ns)   --->   "%p_522 = hmul i16 %a_10, i16 0.13208" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2338 'hmul' 'p_522' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2339 [1/2] (5.90ns)   --->   "%sum_549 = hadd i16 %sum_548, i16 %p_548" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2339 'hadd' 'sum_549' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2340 '%p_549 = hmul i16 %a_10, i16 -0.140991'
ST_32 : Operation 2340 [2/2] (2.96ns)   --->   "%p_549 = hmul i16 %a_10, i16 -0.140991" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2340 'hmul' 'p_549' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2341 [1/2] (5.90ns)   --->   "%sum_576 = hadd i16 %sum_575, i16 %p_575" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2341 'hadd' 'sum_576' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2342 '%p_576 = hmul i16 %a_10, i16 0.299805'
ST_32 : Operation 2342 [2/2] (2.96ns)   --->   "%p_576 = hmul i16 %a_10, i16 0.299805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2342 'hmul' 'p_576' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2343 [1/2] (5.90ns)   --->   "%sum_603 = hadd i16 %sum_602, i16 %p_602" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2343 'hadd' 'sum_603' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2344 '%p_603 = hmul i16 %a_10, i16 -0.504395'
ST_32 : Operation 2344 [2/2] (2.96ns)   --->   "%p_603 = hmul i16 %a_10, i16 -0.504395" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2344 'hmul' 'p_603' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2345 [1/2] (5.90ns)   --->   "%sum_630 = hadd i16 %sum_629, i16 %p_629" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2345 'hadd' 'sum_630' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2346 '%p_630 = hmul i16 %a_10, i16 0.00291252'
ST_32 : Operation 2346 [2/2] (2.96ns)   --->   "%p_630 = hmul i16 %a_10, i16 0.00291252" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2346 'hmul' 'p_630' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2347 [1/2] (5.90ns)   --->   "%sum_657 = hadd i16 %sum_656, i16 %p_656" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2347 'hadd' 'sum_657' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2348 '%p_657 = hmul i16 %a_10, i16 0.131104'
ST_32 : Operation 2348 [2/2] (2.96ns)   --->   "%p_657 = hmul i16 %a_10, i16 0.131104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2348 'hmul' 'p_657' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2349 [1/2] (5.90ns)   --->   "%sum_684 = hadd i16 %sum_683, i16 %p_683" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2349 'hadd' 'sum_684' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2350 '%p_684 = hmul i16 %a_10, i16 -0.17981'
ST_32 : Operation 2350 [2/2] (2.96ns)   --->   "%p_684 = hmul i16 %a_10, i16 -0.17981" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2350 'hmul' 'p_684' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2351 [1/2] (5.90ns)   --->   "%sum_711 = hadd i16 %sum_710, i16 %p_710" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2351 'hadd' 'sum_711' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2352 '%p_711 = hmul i16 %a_10, i16 0.110291'
ST_32 : Operation 2352 [2/2] (2.96ns)   --->   "%p_711 = hmul i16 %a_10, i16 0.110291" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2352 'hmul' 'p_711' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2353 [1/2] (5.90ns)   --->   "%sum_738 = hadd i16 %sum_737, i16 %p_737" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2353 'hadd' 'sum_738' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2354 '%p_738 = hmul i16 %a_10, i16 -1.18164'
ST_32 : Operation 2354 [2/2] (2.96ns)   --->   "%p_738 = hmul i16 %a_10, i16 -1.18164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2354 'hmul' 'p_738' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2355 [1/2] (5.90ns)   --->   "%sum_765 = hadd i16 %sum_764, i16 %p_764" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2355 'hadd' 'sum_765' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2356 '%p_765 = hmul i16 %a_10, i16 0.0821533'
ST_32 : Operation 2356 [2/2] (2.96ns)   --->   "%p_765 = hmul i16 %a_10, i16 0.0821533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2356 'hmul' 'p_765' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2357 [1/2] (5.90ns)   --->   "%sum_792 = hadd i16 %sum_791, i16 %p_791" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2357 'hadd' 'sum_792' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2358 '%p_792 = hmul i16 %a_10, i16 0.152466'
ST_32 : Operation 2358 [2/2] (2.96ns)   --->   "%p_792 = hmul i16 %a_10, i16 0.152466" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2358 'hmul' 'p_792' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2359 [1/2] (5.90ns)   --->   "%sum_819 = hadd i16 %sum_818, i16 %p_818" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2359 'hadd' 'sum_819' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2360 '%p_819 = hmul i16 %a_10, i16 -0.418213'
ST_32 : Operation 2360 [2/2] (2.96ns)   --->   "%p_819 = hmul i16 %a_10, i16 -0.418213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2360 'hmul' 'p_819' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2361 [1/2] (5.90ns)   --->   "%sum_846 = hadd i16 %sum_845, i16 %p_845" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2361 'hadd' 'sum_846' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 2362 '%p_846 = hmul i16 %a_10, i16 -0.0219421'
ST_32 : Operation 2362 [2/2] (2.96ns)   --->   "%p_846 = hmul i16 %a_10, i16 -0.0219421" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2362 'hmul' 'p_846' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.6>
ST_33 : Operation 2363 [1/2] (4.72ns)   --->   "%p_10 = hmul i16 %a_10, i16 0.0109406" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2363 'hmul' 'p_10' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2364 '%sum_10 = hadd i16 %sum_9, i16 %p_10'
ST_33 : Operation 2364 [2/2] (4.14ns)   --->   "%sum_10 = hadd i16 %sum_9, i16 %p_10" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2364 'hadd' 'sum_10' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2365 [1/2] (4.72ns)   --->   "%p_36 = hmul i16 %a_10, i16 0.496582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2365 'hmul' 'p_36' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2366 '%sum_37 = hadd i16 %sum_36, i16 %p_36'
ST_33 : Operation 2366 [2/2] (4.14ns)   --->   "%sum_37 = hadd i16 %sum_36, i16 %p_36" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2366 'hadd' 'sum_37' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2367 [1/2] (4.72ns)   --->   "%p_63 = hmul i16 %a_10, i16 -0.701172" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2367 'hmul' 'p_63' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2368 '%sum_64 = hadd i16 %sum_63, i16 %p_63'
ST_33 : Operation 2368 [2/2] (4.14ns)   --->   "%sum_64 = hadd i16 %sum_63, i16 %p_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2368 'hadd' 'sum_64' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2369 [1/2] (4.72ns)   --->   "%p_90 = hmul i16 %a_10, i16 0.0647583" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2369 'hmul' 'p_90' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2370 '%sum_91 = hadd i16 %sum_90, i16 %p_90'
ST_33 : Operation 2370 [2/2] (4.14ns)   --->   "%sum_91 = hadd i16 %sum_90, i16 %p_90" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2370 'hadd' 'sum_91' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2371 [1/2] (4.72ns)   --->   "%p_117 = hmul i16 %a_10, i16 0.033905" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2371 'hmul' 'p_117' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2372 '%sum_118 = hadd i16 %sum_117, i16 %p_117'
ST_33 : Operation 2372 [2/2] (4.14ns)   --->   "%sum_118 = hadd i16 %sum_117, i16 %p_117" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2372 'hadd' 'sum_118' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2373 [1/2] (4.72ns)   --->   "%p_144 = hmul i16 %a_10, i16 -0.039917" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2373 'hmul' 'p_144' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2374 '%sum_145 = hadd i16 %sum_144, i16 %p_144'
ST_33 : Operation 2374 [2/2] (4.14ns)   --->   "%sum_145 = hadd i16 %sum_144, i16 %p_144" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2374 'hadd' 'sum_145' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2375 [1/2] (4.72ns)   --->   "%p_171 = hmul i16 %a_10, i16 0.696777" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2375 'hmul' 'p_171' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2376 '%sum_172 = hadd i16 %sum_171, i16 %p_171'
ST_33 : Operation 2376 [2/2] (4.14ns)   --->   "%sum_172 = hadd i16 %sum_171, i16 %p_171" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2376 'hadd' 'sum_172' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2377 [1/2] (4.72ns)   --->   "%p_198 = hmul i16 %a_10, i16 0.000957489" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2377 'hmul' 'p_198' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2378 '%sum_199 = hadd i16 %sum_198, i16 %p_198'
ST_33 : Operation 2378 [2/2] (4.14ns)   --->   "%sum_199 = hadd i16 %sum_198, i16 %p_198" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2378 'hadd' 'sum_199' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2379 [1/2] (4.72ns)   --->   "%p_225 = hmul i16 %a_10, i16 -0.0621643" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2379 'hmul' 'p_225' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2380 '%sum_226 = hadd i16 %sum_225, i16 %p_225'
ST_33 : Operation 2380 [2/2] (4.14ns)   --->   "%sum_226 = hadd i16 %sum_225, i16 %p_225" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2380 'hadd' 'sum_226' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2381 [1/2] (4.72ns)   --->   "%p_252 = hmul i16 %a_10, i16 0.00152206" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2381 'hmul' 'p_252' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2382 '%sum_253 = hadd i16 %sum_252, i16 %p_252'
ST_33 : Operation 2382 [2/2] (4.14ns)   --->   "%sum_253 = hadd i16 %sum_252, i16 %p_252" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2382 'hadd' 'sum_253' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2383 [1/2] (4.72ns)   --->   "%p_279 = hmul i16 %a_10, i16 0.273682" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2383 'hmul' 'p_279' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2384 '%sum_280 = hadd i16 %sum_279, i16 %p_279'
ST_33 : Operation 2384 [2/2] (4.14ns)   --->   "%sum_280 = hadd i16 %sum_279, i16 %p_279" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2384 'hadd' 'sum_280' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2385 [1/2] (4.72ns)   --->   "%p_306 = hmul i16 %a_10, i16 -0.00410461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2385 'hmul' 'p_306' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2386 '%sum_307 = hadd i16 %sum_306, i16 %p_306'
ST_33 : Operation 2386 [2/2] (4.14ns)   --->   "%sum_307 = hadd i16 %sum_306, i16 %p_306" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2386 'hadd' 'sum_307' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2387 [1/2] (4.72ns)   --->   "%p_333 = hmul i16 %a_10, i16 0.754883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2387 'hmul' 'p_333' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2388 '%sum_334 = hadd i16 %sum_333, i16 %p_333'
ST_33 : Operation 2388 [2/2] (4.14ns)   --->   "%sum_334 = hadd i16 %sum_333, i16 %p_333" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2388 'hadd' 'sum_334' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2389 [1/2] (4.72ns)   --->   "%p_360 = hmul i16 %a_10, i16 0.0224457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2389 'hmul' 'p_360' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2390 '%sum_361 = hadd i16 %sum_360, i16 %p_360'
ST_33 : Operation 2390 [2/2] (4.14ns)   --->   "%sum_361 = hadd i16 %sum_360, i16 %p_360" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2390 'hadd' 'sum_361' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2391 [1/2] (4.72ns)   --->   "%p_387 = hmul i16 %a_10, i16 0.00170898" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2391 'hmul' 'p_387' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2392 '%sum_388 = hadd i16 %sum_387, i16 %p_387'
ST_33 : Operation 2392 [2/2] (4.14ns)   --->   "%sum_388 = hadd i16 %sum_387, i16 %p_387" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2392 'hadd' 'sum_388' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2393 [1/2] (4.72ns)   --->   "%p_414 = hmul i16 %a_10, i16 -0.00221062" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2393 'hmul' 'p_414' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2394 '%sum_415 = hadd i16 %sum_414, i16 %p_414'
ST_33 : Operation 2394 [2/2] (4.14ns)   --->   "%sum_415 = hadd i16 %sum_414, i16 %p_414" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2394 'hadd' 'sum_415' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2395 [1/2] (4.72ns)   --->   "%p_441 = hmul i16 %a_10, i16 -0.000346899" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2395 'hmul' 'p_441' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2396 '%sum_442 = hadd i16 %sum_441, i16 %p_441'
ST_33 : Operation 2396 [2/2] (4.14ns)   --->   "%sum_442 = hadd i16 %sum_441, i16 %p_441" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2396 'hadd' 'sum_442' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2397 [1/2] (4.72ns)   --->   "%p_468 = hmul i16 %a_10, i16 -0.00180054" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2397 'hmul' 'p_468' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2398 '%sum_469 = hadd i16 %sum_468, i16 %p_468'
ST_33 : Operation 2398 [2/2] (4.14ns)   --->   "%sum_469 = hadd i16 %sum_468, i16 %p_468" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2398 'hadd' 'sum_469' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2399 [1/2] (4.72ns)   --->   "%p_495 = hmul i16 %a_10, i16 -0.0134125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2399 'hmul' 'p_495' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2400 '%sum_496 = hadd i16 %sum_495, i16 %p_495'
ST_33 : Operation 2400 [2/2] (4.14ns)   --->   "%sum_496 = hadd i16 %sum_495, i16 %p_495" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2400 'hadd' 'sum_496' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2401 [1/2] (4.72ns)   --->   "%p_522 = hmul i16 %a_10, i16 0.13208" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2401 'hmul' 'p_522' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2402 '%sum_523 = hadd i16 %sum_522, i16 %p_522'
ST_33 : Operation 2402 [2/2] (4.14ns)   --->   "%sum_523 = hadd i16 %sum_522, i16 %p_522" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2402 'hadd' 'sum_523' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2403 [1/2] (4.72ns)   --->   "%p_549 = hmul i16 %a_10, i16 -0.140991" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2403 'hmul' 'p_549' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2404 '%sum_550 = hadd i16 %sum_549, i16 %p_549'
ST_33 : Operation 2404 [2/2] (4.14ns)   --->   "%sum_550 = hadd i16 %sum_549, i16 %p_549" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2404 'hadd' 'sum_550' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2405 [1/2] (4.72ns)   --->   "%p_576 = hmul i16 %a_10, i16 0.299805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2405 'hmul' 'p_576' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2406 '%sum_577 = hadd i16 %sum_576, i16 %p_576'
ST_33 : Operation 2406 [2/2] (4.14ns)   --->   "%sum_577 = hadd i16 %sum_576, i16 %p_576" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2406 'hadd' 'sum_577' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2407 [1/2] (4.72ns)   --->   "%p_603 = hmul i16 %a_10, i16 -0.504395" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2407 'hmul' 'p_603' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2408 '%sum_604 = hadd i16 %sum_603, i16 %p_603'
ST_33 : Operation 2408 [2/2] (4.14ns)   --->   "%sum_604 = hadd i16 %sum_603, i16 %p_603" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2408 'hadd' 'sum_604' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2409 [1/2] (4.72ns)   --->   "%p_630 = hmul i16 %a_10, i16 0.00291252" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2409 'hmul' 'p_630' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2410 '%sum_631 = hadd i16 %sum_630, i16 %p_630'
ST_33 : Operation 2410 [2/2] (4.14ns)   --->   "%sum_631 = hadd i16 %sum_630, i16 %p_630" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2410 'hadd' 'sum_631' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2411 [1/2] (4.72ns)   --->   "%p_657 = hmul i16 %a_10, i16 0.131104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2411 'hmul' 'p_657' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2412 '%sum_658 = hadd i16 %sum_657, i16 %p_657'
ST_33 : Operation 2412 [2/2] (4.14ns)   --->   "%sum_658 = hadd i16 %sum_657, i16 %p_657" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2412 'hadd' 'sum_658' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2413 [1/2] (4.72ns)   --->   "%p_684 = hmul i16 %a_10, i16 -0.17981" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2413 'hmul' 'p_684' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2414 '%sum_685 = hadd i16 %sum_684, i16 %p_684'
ST_33 : Operation 2414 [2/2] (4.14ns)   --->   "%sum_685 = hadd i16 %sum_684, i16 %p_684" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2414 'hadd' 'sum_685' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2415 [1/2] (4.72ns)   --->   "%p_711 = hmul i16 %a_10, i16 0.110291" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2415 'hmul' 'p_711' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2416 '%sum_712 = hadd i16 %sum_711, i16 %p_711'
ST_33 : Operation 2416 [2/2] (4.14ns)   --->   "%sum_712 = hadd i16 %sum_711, i16 %p_711" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2416 'hadd' 'sum_712' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2417 [1/2] (4.72ns)   --->   "%p_738 = hmul i16 %a_10, i16 -1.18164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2417 'hmul' 'p_738' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2418 '%sum_739 = hadd i16 %sum_738, i16 %p_738'
ST_33 : Operation 2418 [2/2] (4.14ns)   --->   "%sum_739 = hadd i16 %sum_738, i16 %p_738" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2418 'hadd' 'sum_739' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2419 [1/2] (4.72ns)   --->   "%p_765 = hmul i16 %a_10, i16 0.0821533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2419 'hmul' 'p_765' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2420 '%sum_766 = hadd i16 %sum_765, i16 %p_765'
ST_33 : Operation 2420 [2/2] (4.14ns)   --->   "%sum_766 = hadd i16 %sum_765, i16 %p_765" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2420 'hadd' 'sum_766' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2421 [1/2] (4.72ns)   --->   "%p_792 = hmul i16 %a_10, i16 0.152466" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2421 'hmul' 'p_792' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2422 '%sum_793 = hadd i16 %sum_792, i16 %p_792'
ST_33 : Operation 2422 [2/2] (4.14ns)   --->   "%sum_793 = hadd i16 %sum_792, i16 %p_792" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2422 'hadd' 'sum_793' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2423 [1/2] (4.72ns)   --->   "%p_819 = hmul i16 %a_10, i16 -0.418213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2423 'hmul' 'p_819' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2424 '%sum_820 = hadd i16 %sum_819, i16 %p_819'
ST_33 : Operation 2424 [2/2] (4.14ns)   --->   "%sum_820 = hadd i16 %sum_819, i16 %p_819" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2424 'hadd' 'sum_820' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2425 [1/2] (4.72ns)   --->   "%p_846 = hmul i16 %a_10, i16 -0.0219421" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2425 'hmul' 'p_846' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.76ns)   --->   Input mux for Operation 2426 '%sum_847 = hadd i16 %sum_846, i16 %p_846'
ST_33 : Operation 2426 [2/2] (4.14ns)   --->   "%sum_847 = hadd i16 %sum_846, i16 %p_846" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2426 'hadd' 'sum_847' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.90>
ST_34 : Operation 2427 [1/2] (5.90ns)   --->   "%sum_10 = hadd i16 %sum_9, i16 %p_10" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2427 'hadd' 'sum_10' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2428 '%p_11 = hmul i16 %a_11, i16 -0.00753403'
ST_34 : Operation 2428 [2/2] (2.96ns)   --->   "%p_11 = hmul i16 %a_11, i16 -0.00753403" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2428 'hmul' 'p_11' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2429 [1/2] (5.90ns)   --->   "%sum_37 = hadd i16 %sum_36, i16 %p_36" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2429 'hadd' 'sum_37' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2430 '%p_37 = hmul i16 %a_11, i16 0.0909424'
ST_34 : Operation 2430 [2/2] (2.96ns)   --->   "%p_37 = hmul i16 %a_11, i16 0.0909424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2430 'hmul' 'p_37' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2431 [1/2] (5.90ns)   --->   "%sum_64 = hadd i16 %sum_63, i16 %p_63" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2431 'hadd' 'sum_64' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2432 '%p_64 = hmul i16 %a_11, i16 -0.171509'
ST_34 : Operation 2432 [2/2] (2.96ns)   --->   "%p_64 = hmul i16 %a_11, i16 -0.171509" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2432 'hmul' 'p_64' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2433 [1/2] (5.90ns)   --->   "%sum_91 = hadd i16 %sum_90, i16 %p_90" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2433 'hadd' 'sum_91' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2434 '%p_91 = hmul i16 %a_11, i16 0.078125'
ST_34 : Operation 2434 [2/2] (2.96ns)   --->   "%p_91 = hmul i16 %a_11, i16 0.078125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2434 'hmul' 'p_91' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2435 [1/2] (5.90ns)   --->   "%sum_118 = hadd i16 %sum_117, i16 %p_117" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2435 'hadd' 'sum_118' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2436 '%p_118 = hmul i16 %a_11, i16 0.0041275'
ST_34 : Operation 2436 [2/2] (2.96ns)   --->   "%p_118 = hmul i16 %a_11, i16 0.0041275" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2436 'hmul' 'p_118' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2437 [1/2] (5.90ns)   --->   "%sum_145 = hadd i16 %sum_144, i16 %p_144" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2437 'hadd' 'sum_145' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2438 '%p_145 = hmul i16 %a_11, i16 -0.0354004'
ST_34 : Operation 2438 [2/2] (2.96ns)   --->   "%p_145 = hmul i16 %a_11, i16 -0.0354004" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2438 'hmul' 'p_145' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2439 [1/2] (5.90ns)   --->   "%sum_172 = hadd i16 %sum_171, i16 %p_171" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2439 'hadd' 'sum_172' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2440 '%p_172 = hmul i16 %a_11, i16 0.169678'
ST_34 : Operation 2440 [2/2] (2.96ns)   --->   "%p_172 = hmul i16 %a_11, i16 0.169678" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2440 'hmul' 'p_172' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2441 [1/2] (5.90ns)   --->   "%sum_199 = hadd i16 %sum_198, i16 %p_198" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2441 'hadd' 'sum_199' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2442 '%p_199 = hmul i16 %a_11, i16 0.000492096'
ST_34 : Operation 2442 [2/2] (2.96ns)   --->   "%p_199 = hmul i16 %a_11, i16 0.000492096" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2442 'hmul' 'p_199' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2443 [1/2] (5.90ns)   --->   "%sum_226 = hadd i16 %sum_225, i16 %p_225" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2443 'hadd' 'sum_226' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2444 '%p_226 = hmul i16 %a_11, i16 -0.0561523'
ST_34 : Operation 2444 [2/2] (2.96ns)   --->   "%p_226 = hmul i16 %a_11, i16 -0.0561523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2444 'hmul' 'p_226' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2445 [1/2] (5.90ns)   --->   "%sum_253 = hadd i16 %sum_252, i16 %p_252" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2445 'hadd' 'sum_253' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2446 '%p_253 = hmul i16 %a_11, i16 0.00301933'
ST_34 : Operation 2446 [2/2] (2.96ns)   --->   "%p_253 = hmul i16 %a_11, i16 0.00301933" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2446 'hmul' 'p_253' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2447 [1/2] (5.90ns)   --->   "%sum_280 = hadd i16 %sum_279, i16 %p_279" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2447 'hadd' 'sum_280' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2448 '%p_280 = hmul i16 %a_11, i16 -1.1416'
ST_34 : Operation 2448 [2/2] (2.96ns)   --->   "%p_280 = hmul i16 %a_11, i16 -1.1416" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2448 'hmul' 'p_280' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2449 [1/2] (5.90ns)   --->   "%sum_307 = hadd i16 %sum_306, i16 %p_306" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2449 'hadd' 'sum_307' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2450 '%p_307 = hmul i16 %a_11, i16 0.00454712'
ST_34 : Operation 2450 [2/2] (2.96ns)   --->   "%p_307 = hmul i16 %a_11, i16 0.00454712" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2450 'hmul' 'p_307' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2451 [1/2] (5.90ns)   --->   "%sum_334 = hadd i16 %sum_333, i16 %p_333" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2451 'hadd' 'sum_334' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2452 '%p_334 = hmul i16 %a_11, i16 0.163574'
ST_34 : Operation 2452 [2/2] (2.96ns)   --->   "%p_334 = hmul i16 %a_11, i16 0.163574" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2452 'hmul' 'p_334' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2453 [1/2] (5.90ns)   --->   "%sum_361 = hadd i16 %sum_360, i16 %p_360" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2453 'hadd' 'sum_361' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2454 '%p_361 = hmul i16 %a_11, i16 -0.158325'
ST_34 : Operation 2454 [2/2] (2.96ns)   --->   "%p_361 = hmul i16 %a_11, i16 -0.158325" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2454 'hmul' 'p_361' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2455 [1/2] (5.90ns)   --->   "%sum_388 = hadd i16 %sum_387, i16 %p_387" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2455 'hadd' 'sum_388' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2456 '%p_388 = hmul i16 %a_11, i16 0.00224686'
ST_34 : Operation 2456 [2/2] (2.96ns)   --->   "%p_388 = hmul i16 %a_11, i16 0.00224686" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2456 'hmul' 'p_388' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2457 [1/2] (5.90ns)   --->   "%sum_415 = hadd i16 %sum_414, i16 %p_414" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2457 'hadd' 'sum_415' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2458 '%p_415 = hmul i16 %a_11, i16 0.000607014'
ST_34 : Operation 2458 [2/2] (2.96ns)   --->   "%p_415 = hmul i16 %a_11, i16 0.000607014" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2458 'hmul' 'p_415' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2459 [1/2] (5.90ns)   --->   "%sum_442 = hadd i16 %sum_441, i16 %p_441" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2459 'hadd' 'sum_442' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2460 '%p_442 = hmul i16 %a_11, i16 -0.0011282'
ST_34 : Operation 2460 [2/2] (2.96ns)   --->   "%p_442 = hmul i16 %a_11, i16 -0.0011282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2460 'hmul' 'p_442' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2461 [1/2] (5.90ns)   --->   "%sum_469 = hadd i16 %sum_468, i16 %p_468" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2461 'hadd' 'sum_469' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2462 '%p_469 = hmul i16 %a_11, i16 0.000304699'
ST_34 : Operation 2462 [2/2] (2.96ns)   --->   "%p_469 = hmul i16 %a_11, i16 0.000304699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2462 'hmul' 'p_469' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2463 [1/2] (5.90ns)   --->   "%sum_496 = hadd i16 %sum_495, i16 %p_495" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2463 'hadd' 'sum_496' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2464 '%p_496 = hmul i16 %a_11, i16 -0.0140076'
ST_34 : Operation 2464 [2/2] (2.96ns)   --->   "%p_496 = hmul i16 %a_11, i16 -0.0140076" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2464 'hmul' 'p_496' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2465 [1/2] (5.90ns)   --->   "%sum_523 = hadd i16 %sum_522, i16 %p_522" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2465 'hadd' 'sum_523' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2466 '%p_523 = hmul i16 %a_11, i16 0.122009'
ST_34 : Operation 2466 [2/2] (2.96ns)   --->   "%p_523 = hmul i16 %a_11, i16 0.122009" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2466 'hmul' 'p_523' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2467 [1/2] (5.90ns)   --->   "%sum_550 = hadd i16 %sum_549, i16 %p_549" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2467 'hadd' 'sum_550' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2468 '%p_550 = hmul i16 %a_11, i16 0.0955811'
ST_34 : Operation 2468 [2/2] (2.96ns)   --->   "%p_550 = hmul i16 %a_11, i16 0.0955811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2468 'hmul' 'p_550' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2469 [1/2] (5.90ns)   --->   "%sum_577 = hadd i16 %sum_576, i16 %p_576" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2469 'hadd' 'sum_577' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2470 '%p_577 = hmul i16 %a_11, i16 0.159058'
ST_34 : Operation 2470 [2/2] (2.96ns)   --->   "%p_577 = hmul i16 %a_11, i16 0.159058" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2470 'hmul' 'p_577' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2471 [1/2] (5.90ns)   --->   "%sum_604 = hadd i16 %sum_603, i16 %p_603" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2471 'hadd' 'sum_604' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2472 '%p_604 = hmul i16 %a_11, i16 1.57227'
ST_34 : Operation 2472 [2/2] (2.96ns)   --->   "%p_604 = hmul i16 %a_11, i16 1.57227" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2472 'hmul' 'p_604' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2473 [1/2] (5.90ns)   --->   "%sum_631 = hadd i16 %sum_630, i16 %p_630" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2473 'hadd' 'sum_631' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2474 '%p_631 = hmul i16 %a_11, i16 0.00387001'
ST_34 : Operation 2474 [2/2] (2.96ns)   --->   "%p_631 = hmul i16 %a_11, i16 0.00387001" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2474 'hmul' 'p_631' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2475 [1/2] (5.90ns)   --->   "%sum_658 = hadd i16 %sum_657, i16 %p_657" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2475 'hadd' 'sum_658' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2476 '%p_658 = hmul i16 %a_11, i16 -0.0599976'
ST_34 : Operation 2476 [2/2] (2.96ns)   --->   "%p_658 = hmul i16 %a_11, i16 -0.0599976" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2476 'hmul' 'p_658' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2477 [1/2] (5.90ns)   --->   "%sum_685 = hadd i16 %sum_684, i16 %p_684" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2477 'hadd' 'sum_685' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2478 '%p_685 = hmul i16 %a_11, i16 -0.06427'
ST_34 : Operation 2478 [2/2] (2.96ns)   --->   "%p_685 = hmul i16 %a_11, i16 -0.06427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2478 'hmul' 'p_685' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2479 [1/2] (5.90ns)   --->   "%sum_712 = hadd i16 %sum_711, i16 %p_711" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2479 'hadd' 'sum_712' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2480 '%p_712 = hmul i16 %a_11, i16 0.0378113'
ST_34 : Operation 2480 [2/2] (2.96ns)   --->   "%p_712 = hmul i16 %a_11, i16 0.0378113" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2480 'hmul' 'p_712' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2481 [1/2] (5.90ns)   --->   "%sum_739 = hadd i16 %sum_738, i16 %p_738" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2481 'hadd' 'sum_739' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2482 '%p_739 = hmul i16 %a_11, i16 -0.240479'
ST_34 : Operation 2482 [2/2] (2.96ns)   --->   "%p_739 = hmul i16 %a_11, i16 -0.240479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2482 'hmul' 'p_739' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2483 [1/2] (5.90ns)   --->   "%sum_766 = hadd i16 %sum_765, i16 %p_765" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2483 'hadd' 'sum_766' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2484 '%p_766 = hmul i16 %a_11, i16 -0.190063'
ST_34 : Operation 2484 [2/2] (2.96ns)   --->   "%p_766 = hmul i16 %a_11, i16 -0.190063" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2484 'hmul' 'p_766' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2485 [1/2] (5.90ns)   --->   "%sum_793 = hadd i16 %sum_792, i16 %p_792" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2485 'hadd' 'sum_793' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2486 '%p_793 = hmul i16 %a_11, i16 0.241943'
ST_34 : Operation 2486 [2/2] (2.96ns)   --->   "%p_793 = hmul i16 %a_11, i16 0.241943" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2486 'hmul' 'p_793' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2487 [1/2] (5.90ns)   --->   "%sum_820 = hadd i16 %sum_819, i16 %p_819" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2487 'hadd' 'sum_820' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2488 '%p_820 = hmul i16 %a_11, i16 -0.00270462'
ST_34 : Operation 2488 [2/2] (2.96ns)   --->   "%p_820 = hmul i16 %a_11, i16 -0.00270462" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2488 'hmul' 'p_820' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2489 [1/2] (5.90ns)   --->   "%sum_847 = hadd i16 %sum_846, i16 %p_846" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2489 'hadd' 'sum_847' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 2490 '%p_847 = hmul i16 %a_11, i16 -0.0546265'
ST_34 : Operation 2490 [2/2] (2.96ns)   --->   "%p_847 = hmul i16 %a_11, i16 -0.0546265" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2490 'hmul' 'p_847' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.6>
ST_35 : Operation 2491 [1/2] (4.72ns)   --->   "%p_11 = hmul i16 %a_11, i16 -0.00753403" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2491 'hmul' 'p_11' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2492 '%sum_11 = hadd i16 %sum_10, i16 %p_11'
ST_35 : Operation 2492 [2/2] (4.14ns)   --->   "%sum_11 = hadd i16 %sum_10, i16 %p_11" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2492 'hadd' 'sum_11' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2493 [1/2] (4.72ns)   --->   "%p_37 = hmul i16 %a_11, i16 0.0909424" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2493 'hmul' 'p_37' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2494 '%sum_38 = hadd i16 %sum_37, i16 %p_37'
ST_35 : Operation 2494 [2/2] (4.14ns)   --->   "%sum_38 = hadd i16 %sum_37, i16 %p_37" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2494 'hadd' 'sum_38' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2495 [1/2] (4.72ns)   --->   "%p_64 = hmul i16 %a_11, i16 -0.171509" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2495 'hmul' 'p_64' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2496 '%sum_65 = hadd i16 %sum_64, i16 %p_64'
ST_35 : Operation 2496 [2/2] (4.14ns)   --->   "%sum_65 = hadd i16 %sum_64, i16 %p_64" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2496 'hadd' 'sum_65' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2497 [1/2] (4.72ns)   --->   "%p_91 = hmul i16 %a_11, i16 0.078125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2497 'hmul' 'p_91' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2498 '%sum_92 = hadd i16 %sum_91, i16 %p_91'
ST_35 : Operation 2498 [2/2] (4.14ns)   --->   "%sum_92 = hadd i16 %sum_91, i16 %p_91" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2498 'hadd' 'sum_92' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2499 [1/2] (4.72ns)   --->   "%p_118 = hmul i16 %a_11, i16 0.0041275" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2499 'hmul' 'p_118' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2500 '%sum_119 = hadd i16 %sum_118, i16 %p_118'
ST_35 : Operation 2500 [2/2] (4.14ns)   --->   "%sum_119 = hadd i16 %sum_118, i16 %p_118" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2500 'hadd' 'sum_119' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2501 [1/2] (4.72ns)   --->   "%p_145 = hmul i16 %a_11, i16 -0.0354004" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2501 'hmul' 'p_145' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2502 '%sum_146 = hadd i16 %sum_145, i16 %p_145'
ST_35 : Operation 2502 [2/2] (4.14ns)   --->   "%sum_146 = hadd i16 %sum_145, i16 %p_145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2502 'hadd' 'sum_146' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2503 [1/2] (4.72ns)   --->   "%p_172 = hmul i16 %a_11, i16 0.169678" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2503 'hmul' 'p_172' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2504 '%sum_173 = hadd i16 %sum_172, i16 %p_172'
ST_35 : Operation 2504 [2/2] (4.14ns)   --->   "%sum_173 = hadd i16 %sum_172, i16 %p_172" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2504 'hadd' 'sum_173' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2505 [1/2] (4.72ns)   --->   "%p_199 = hmul i16 %a_11, i16 0.000492096" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2505 'hmul' 'p_199' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2506 '%sum_200 = hadd i16 %sum_199, i16 %p_199'
ST_35 : Operation 2506 [2/2] (4.14ns)   --->   "%sum_200 = hadd i16 %sum_199, i16 %p_199" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2506 'hadd' 'sum_200' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2507 [1/2] (4.72ns)   --->   "%p_226 = hmul i16 %a_11, i16 -0.0561523" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2507 'hmul' 'p_226' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2508 '%sum_227 = hadd i16 %sum_226, i16 %p_226'
ST_35 : Operation 2508 [2/2] (4.14ns)   --->   "%sum_227 = hadd i16 %sum_226, i16 %p_226" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2508 'hadd' 'sum_227' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2509 [1/2] (4.72ns)   --->   "%p_253 = hmul i16 %a_11, i16 0.00301933" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2509 'hmul' 'p_253' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2510 '%sum_254 = hadd i16 %sum_253, i16 %p_253'
ST_35 : Operation 2510 [2/2] (4.14ns)   --->   "%sum_254 = hadd i16 %sum_253, i16 %p_253" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2510 'hadd' 'sum_254' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2511 [1/2] (4.72ns)   --->   "%p_280 = hmul i16 %a_11, i16 -1.1416" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2511 'hmul' 'p_280' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2512 '%sum_281 = hadd i16 %sum_280, i16 %p_280'
ST_35 : Operation 2512 [2/2] (4.14ns)   --->   "%sum_281 = hadd i16 %sum_280, i16 %p_280" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2512 'hadd' 'sum_281' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2513 [1/2] (4.72ns)   --->   "%p_307 = hmul i16 %a_11, i16 0.00454712" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2513 'hmul' 'p_307' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2514 '%sum_308 = hadd i16 %sum_307, i16 %p_307'
ST_35 : Operation 2514 [2/2] (4.14ns)   --->   "%sum_308 = hadd i16 %sum_307, i16 %p_307" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2514 'hadd' 'sum_308' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2515 [1/2] (4.72ns)   --->   "%p_334 = hmul i16 %a_11, i16 0.163574" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2515 'hmul' 'p_334' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2516 '%sum_335 = hadd i16 %sum_334, i16 %p_334'
ST_35 : Operation 2516 [2/2] (4.14ns)   --->   "%sum_335 = hadd i16 %sum_334, i16 %p_334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2516 'hadd' 'sum_335' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2517 [1/2] (4.72ns)   --->   "%p_361 = hmul i16 %a_11, i16 -0.158325" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2517 'hmul' 'p_361' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2518 '%sum_362 = hadd i16 %sum_361, i16 %p_361'
ST_35 : Operation 2518 [2/2] (4.14ns)   --->   "%sum_362 = hadd i16 %sum_361, i16 %p_361" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2518 'hadd' 'sum_362' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2519 [1/2] (4.72ns)   --->   "%p_388 = hmul i16 %a_11, i16 0.00224686" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2519 'hmul' 'p_388' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2520 '%sum_389 = hadd i16 %sum_388, i16 %p_388'
ST_35 : Operation 2520 [2/2] (4.14ns)   --->   "%sum_389 = hadd i16 %sum_388, i16 %p_388" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2520 'hadd' 'sum_389' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2521 [1/2] (4.72ns)   --->   "%p_415 = hmul i16 %a_11, i16 0.000607014" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2521 'hmul' 'p_415' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2522 '%sum_416 = hadd i16 %sum_415, i16 %p_415'
ST_35 : Operation 2522 [2/2] (4.14ns)   --->   "%sum_416 = hadd i16 %sum_415, i16 %p_415" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2522 'hadd' 'sum_416' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2523 [1/2] (4.72ns)   --->   "%p_442 = hmul i16 %a_11, i16 -0.0011282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2523 'hmul' 'p_442' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2524 '%sum_443 = hadd i16 %sum_442, i16 %p_442'
ST_35 : Operation 2524 [2/2] (4.14ns)   --->   "%sum_443 = hadd i16 %sum_442, i16 %p_442" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2524 'hadd' 'sum_443' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2525 [1/2] (4.72ns)   --->   "%p_469 = hmul i16 %a_11, i16 0.000304699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2525 'hmul' 'p_469' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2526 '%sum_470 = hadd i16 %sum_469, i16 %p_469'
ST_35 : Operation 2526 [2/2] (4.14ns)   --->   "%sum_470 = hadd i16 %sum_469, i16 %p_469" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2526 'hadd' 'sum_470' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2527 [1/2] (4.72ns)   --->   "%p_496 = hmul i16 %a_11, i16 -0.0140076" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2527 'hmul' 'p_496' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2528 '%sum_497 = hadd i16 %sum_496, i16 %p_496'
ST_35 : Operation 2528 [2/2] (4.14ns)   --->   "%sum_497 = hadd i16 %sum_496, i16 %p_496" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2528 'hadd' 'sum_497' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2529 [1/2] (4.72ns)   --->   "%p_523 = hmul i16 %a_11, i16 0.122009" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2529 'hmul' 'p_523' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2530 '%sum_524 = hadd i16 %sum_523, i16 %p_523'
ST_35 : Operation 2530 [2/2] (4.14ns)   --->   "%sum_524 = hadd i16 %sum_523, i16 %p_523" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2530 'hadd' 'sum_524' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2531 [1/2] (4.72ns)   --->   "%p_550 = hmul i16 %a_11, i16 0.0955811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2531 'hmul' 'p_550' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2532 '%sum_551 = hadd i16 %sum_550, i16 %p_550'
ST_35 : Operation 2532 [2/2] (4.14ns)   --->   "%sum_551 = hadd i16 %sum_550, i16 %p_550" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2532 'hadd' 'sum_551' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2533 [1/2] (4.72ns)   --->   "%p_577 = hmul i16 %a_11, i16 0.159058" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2533 'hmul' 'p_577' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2534 '%sum_578 = hadd i16 %sum_577, i16 %p_577'
ST_35 : Operation 2534 [2/2] (4.14ns)   --->   "%sum_578 = hadd i16 %sum_577, i16 %p_577" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2534 'hadd' 'sum_578' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2535 [1/2] (4.72ns)   --->   "%p_604 = hmul i16 %a_11, i16 1.57227" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2535 'hmul' 'p_604' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2536 '%sum_605 = hadd i16 %sum_604, i16 %p_604'
ST_35 : Operation 2536 [2/2] (4.14ns)   --->   "%sum_605 = hadd i16 %sum_604, i16 %p_604" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2536 'hadd' 'sum_605' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2537 [1/2] (4.72ns)   --->   "%p_631 = hmul i16 %a_11, i16 0.00387001" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2537 'hmul' 'p_631' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2538 '%sum_632 = hadd i16 %sum_631, i16 %p_631'
ST_35 : Operation 2538 [2/2] (4.14ns)   --->   "%sum_632 = hadd i16 %sum_631, i16 %p_631" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2538 'hadd' 'sum_632' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2539 [1/2] (4.72ns)   --->   "%p_658 = hmul i16 %a_11, i16 -0.0599976" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2539 'hmul' 'p_658' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2540 '%sum_659 = hadd i16 %sum_658, i16 %p_658'
ST_35 : Operation 2540 [2/2] (4.14ns)   --->   "%sum_659 = hadd i16 %sum_658, i16 %p_658" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2540 'hadd' 'sum_659' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2541 [1/2] (4.72ns)   --->   "%p_685 = hmul i16 %a_11, i16 -0.06427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2541 'hmul' 'p_685' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2542 '%sum_686 = hadd i16 %sum_685, i16 %p_685'
ST_35 : Operation 2542 [2/2] (4.14ns)   --->   "%sum_686 = hadd i16 %sum_685, i16 %p_685" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2542 'hadd' 'sum_686' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2543 [1/2] (4.72ns)   --->   "%p_712 = hmul i16 %a_11, i16 0.0378113" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2543 'hmul' 'p_712' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2544 '%sum_713 = hadd i16 %sum_712, i16 %p_712'
ST_35 : Operation 2544 [2/2] (4.14ns)   --->   "%sum_713 = hadd i16 %sum_712, i16 %p_712" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2544 'hadd' 'sum_713' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2545 [1/2] (4.72ns)   --->   "%p_739 = hmul i16 %a_11, i16 -0.240479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2545 'hmul' 'p_739' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2546 '%sum_740 = hadd i16 %sum_739, i16 %p_739'
ST_35 : Operation 2546 [2/2] (4.14ns)   --->   "%sum_740 = hadd i16 %sum_739, i16 %p_739" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2546 'hadd' 'sum_740' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2547 [1/2] (4.72ns)   --->   "%p_766 = hmul i16 %a_11, i16 -0.190063" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2547 'hmul' 'p_766' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2548 '%sum_767 = hadd i16 %sum_766, i16 %p_766'
ST_35 : Operation 2548 [2/2] (4.14ns)   --->   "%sum_767 = hadd i16 %sum_766, i16 %p_766" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2548 'hadd' 'sum_767' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2549 [1/2] (4.72ns)   --->   "%p_793 = hmul i16 %a_11, i16 0.241943" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2549 'hmul' 'p_793' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2550 '%sum_794 = hadd i16 %sum_793, i16 %p_793'
ST_35 : Operation 2550 [2/2] (4.14ns)   --->   "%sum_794 = hadd i16 %sum_793, i16 %p_793" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2550 'hadd' 'sum_794' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2551 [1/2] (4.72ns)   --->   "%p_820 = hmul i16 %a_11, i16 -0.00270462" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2551 'hmul' 'p_820' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2552 '%sum_821 = hadd i16 %sum_820, i16 %p_820'
ST_35 : Operation 2552 [2/2] (4.14ns)   --->   "%sum_821 = hadd i16 %sum_820, i16 %p_820" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2552 'hadd' 'sum_821' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2553 [1/2] (4.72ns)   --->   "%p_847 = hmul i16 %a_11, i16 -0.0546265" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2553 'hmul' 'p_847' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.76ns)   --->   Input mux for Operation 2554 '%sum_848 = hadd i16 %sum_847, i16 %p_847'
ST_35 : Operation 2554 [2/2] (4.14ns)   --->   "%sum_848 = hadd i16 %sum_847, i16 %p_847" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2554 'hadd' 'sum_848' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.90>
ST_36 : Operation 2555 [1/2] (5.90ns)   --->   "%sum_11 = hadd i16 %sum_10, i16 %p_11" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2555 'hadd' 'sum_11' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2556 '%p_12 = hmul i16 %a_12, i16 -0.0158691'
ST_36 : Operation 2556 [2/2] (2.96ns)   --->   "%p_12 = hmul i16 %a_12, i16 -0.0158691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2556 'hmul' 'p_12' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2557 [1/2] (5.90ns)   --->   "%sum_38 = hadd i16 %sum_37, i16 %p_37" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2557 'hadd' 'sum_38' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2558 '%p_38 = hmul i16 %a_12, i16 0.675293'
ST_36 : Operation 2558 [2/2] (2.96ns)   --->   "%p_38 = hmul i16 %a_12, i16 0.675293" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2558 'hmul' 'p_38' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2559 [1/2] (5.90ns)   --->   "%sum_65 = hadd i16 %sum_64, i16 %p_64" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2559 'hadd' 'sum_65' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2560 '%p_65 = hmul i16 %a_12, i16 0.622559'
ST_36 : Operation 2560 [2/2] (2.96ns)   --->   "%p_65 = hmul i16 %a_12, i16 0.622559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2560 'hmul' 'p_65' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2561 [1/2] (5.90ns)   --->   "%sum_92 = hadd i16 %sum_91, i16 %p_91" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2561 'hadd' 'sum_92' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2562 '%p_92 = hmul i16 %a_12, i16 0.493164'
ST_36 : Operation 2562 [2/2] (2.96ns)   --->   "%p_92 = hmul i16 %a_12, i16 0.493164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2562 'hmul' 'p_92' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2563 [1/2] (5.90ns)   --->   "%sum_119 = hadd i16 %sum_118, i16 %p_118" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2563 'hadd' 'sum_119' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2564 '%p_119 = hmul i16 %a_12, i16 -0.0361633'
ST_36 : Operation 2564 [2/2] (2.96ns)   --->   "%p_119 = hmul i16 %a_12, i16 -0.0361633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2564 'hmul' 'p_119' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2565 [1/2] (5.90ns)   --->   "%sum_146 = hadd i16 %sum_145, i16 %p_145" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2565 'hadd' 'sum_146' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2566 '%p_146 = hmul i16 %a_12, i16 0.714355'
ST_36 : Operation 2566 [2/2] (2.96ns)   --->   "%p_146 = hmul i16 %a_12, i16 0.714355" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2566 'hmul' 'p_146' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2567 [1/2] (5.90ns)   --->   "%sum_173 = hadd i16 %sum_172, i16 %p_172" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2567 'hadd' 'sum_173' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2568 '%p_173 = hmul i16 %a_12, i16 -0.104126'
ST_36 : Operation 2568 [2/2] (2.96ns)   --->   "%p_173 = hmul i16 %a_12, i16 -0.104126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2568 'hmul' 'p_173' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2569 [1/2] (5.90ns)   --->   "%sum_200 = hadd i16 %sum_199, i16 %p_199" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2569 'hadd' 'sum_200' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2570 '%p_200 = hmul i16 %a_12, i16 0.0569153'
ST_36 : Operation 2570 [2/2] (2.96ns)   --->   "%p_200 = hmul i16 %a_12, i16 0.0569153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2570 'hmul' 'p_200' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2571 [1/2] (5.90ns)   --->   "%sum_227 = hadd i16 %sum_226, i16 %p_226" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2571 'hadd' 'sum_227' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2572 '%p_227 = hmul i16 %a_12, i16 0.325928'
ST_36 : Operation 2572 [2/2] (2.96ns)   --->   "%p_227 = hmul i16 %a_12, i16 0.325928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2572 'hmul' 'p_227' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2573 [1/2] (5.90ns)   --->   "%sum_254 = hadd i16 %sum_253, i16 %p_253" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2573 'hadd' 'sum_254' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2574 '%p_254 = hmul i16 %a_12, i16 0.000308037'
ST_36 : Operation 2574 [2/2] (2.96ns)   --->   "%p_254 = hmul i16 %a_12, i16 0.000308037" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2574 'hmul' 'p_254' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2575 [1/2] (5.90ns)   --->   "%sum_281 = hadd i16 %sum_280, i16 %p_280" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2575 'hadd' 'sum_281' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2576 '%p_281 = hmul i16 %a_12, i16 -1.22949'
ST_36 : Operation 2576 [2/2] (2.96ns)   --->   "%p_281 = hmul i16 %a_12, i16 -1.22949" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2576 'hmul' 'p_281' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2577 [1/2] (5.90ns)   --->   "%sum_308 = hadd i16 %sum_307, i16 %p_307" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2577 'hadd' 'sum_308' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2578 '%p_308 = hmul i16 %a_12, i16 0.0390015'
ST_36 : Operation 2578 [2/2] (2.96ns)   --->   "%p_308 = hmul i16 %a_12, i16 0.0390015" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2578 'hmul' 'p_308' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2579 [1/2] (5.90ns)   --->   "%sum_335 = hadd i16 %sum_334, i16 %p_334" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2579 'hadd' 'sum_335' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2580 '%p_335 = hmul i16 %a_12, i16 0.504883'
ST_36 : Operation 2580 [2/2] (2.96ns)   --->   "%p_335 = hmul i16 %a_12, i16 0.504883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2580 'hmul' 'p_335' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2581 [1/2] (5.90ns)   --->   "%sum_362 = hadd i16 %sum_361, i16 %p_361" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2581 'hadd' 'sum_362' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2582 '%p_362 = hmul i16 %a_12, i16 -0.108887'
ST_36 : Operation 2582 [2/2] (2.96ns)   --->   "%p_362 = hmul i16 %a_12, i16 -0.108887" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2582 'hmul' 'p_362' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2583 [1/2] (5.90ns)   --->   "%sum_389 = hadd i16 %sum_388, i16 %p_388" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2583 'hadd' 'sum_389' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2584 '%p_389 = hmul i16 %a_12, i16 0.00785065'
ST_36 : Operation 2584 [2/2] (2.96ns)   --->   "%p_389 = hmul i16 %a_12, i16 0.00785065" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2584 'hmul' 'p_389' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2585 [1/2] (5.90ns)   --->   "%sum_416 = hadd i16 %sum_415, i16 %p_415" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2585 'hadd' 'sum_416' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2586 '%p_416 = hmul i16 %a_12, i16 0.00514984'
ST_36 : Operation 2586 [2/2] (2.96ns)   --->   "%p_416 = hmul i16 %a_12, i16 0.00514984" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2586 'hmul' 'p_416' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2587 [1/2] (5.90ns)   --->   "%sum_443 = hadd i16 %sum_442, i16 %p_442" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2587 'hadd' 'sum_443' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2588 '%p_443 = hmul i16 %a_12, i16 0.00727081'
ST_36 : Operation 2588 [2/2] (2.96ns)   --->   "%p_443 = hmul i16 %a_12, i16 0.00727081" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2588 'hmul' 'p_443' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2589 [1/2] (5.90ns)   --->   "%sum_470 = hadd i16 %sum_469, i16 %p_469" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2589 'hadd' 'sum_470' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2590 '%p_470 = hmul i16 %a_12, i16 -0.00148296'
ST_36 : Operation 2590 [2/2] (2.96ns)   --->   "%p_470 = hmul i16 %a_12, i16 -0.00148296" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2590 'hmul' 'p_470' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2591 [1/2] (5.90ns)   --->   "%sum_497 = hadd i16 %sum_496, i16 %p_496" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2591 'hadd' 'sum_497' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2592 '%p_497 = hmul i16 %a_12, i16 0.00805664'
ST_36 : Operation 2592 [2/2] (2.96ns)   --->   "%p_497 = hmul i16 %a_12, i16 0.00805664" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2592 'hmul' 'p_497' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2593 [1/2] (5.90ns)   --->   "%sum_524 = hadd i16 %sum_523, i16 %p_523" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2593 'hadd' 'sum_524' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2594 '%p_524 = hmul i16 %a_12, i16 -0.822754'
ST_36 : Operation 2594 [2/2] (2.96ns)   --->   "%p_524 = hmul i16 %a_12, i16 -0.822754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2594 'hmul' 'p_524' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2595 [1/2] (5.90ns)   --->   "%sum_551 = hadd i16 %sum_550, i16 %p_550" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2595 'hadd' 'sum_551' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2596 '%p_551 = hmul i16 %a_12, i16 -0.230957'
ST_36 : Operation 2596 [2/2] (2.96ns)   --->   "%p_551 = hmul i16 %a_12, i16 -0.230957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2596 'hmul' 'p_551' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2597 [1/2] (5.90ns)   --->   "%sum_578 = hadd i16 %sum_577, i16 %p_577" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2597 'hadd' 'sum_578' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2598 '%p_578 = hmul i16 %a_12, i16 -0.294678'
ST_36 : Operation 2598 [2/2] (2.96ns)   --->   "%p_578 = hmul i16 %a_12, i16 -0.294678" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2598 'hmul' 'p_578' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2599 [1/2] (5.90ns)   --->   "%sum_605 = hadd i16 %sum_604, i16 %p_604" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2599 'hadd' 'sum_605' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2600 '%p_605 = hmul i16 %a_12, i16 1.33594'
ST_36 : Operation 2600 [2/2] (2.96ns)   --->   "%p_605 = hmul i16 %a_12, i16 1.33594" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2600 'hmul' 'p_605' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2601 [1/2] (5.90ns)   --->   "%sum_632 = hadd i16 %sum_631, i16 %p_631" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2601 'hadd' 'sum_632' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2602 '%p_632 = hmul i16 %a_12, i16 0.000223517'
ST_36 : Operation 2602 [2/2] (2.96ns)   --->   "%p_632 = hmul i16 %a_12, i16 0.000223517" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2602 'hmul' 'p_632' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2603 [1/2] (5.90ns)   --->   "%sum_659 = hadd i16 %sum_658, i16 %p_658" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2603 'hadd' 'sum_659' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2604 '%p_659 = hmul i16 %a_12, i16 -0.178711'
ST_36 : Operation 2604 [2/2] (2.96ns)   --->   "%p_659 = hmul i16 %a_12, i16 -0.178711" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2604 'hmul' 'p_659' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2605 [1/2] (5.90ns)   --->   "%sum_686 = hadd i16 %sum_685, i16 %p_685" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2605 'hadd' 'sum_686' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2606 '%p_686 = hmul i16 %a_12, i16 0.283936'
ST_36 : Operation 2606 [2/2] (2.96ns)   --->   "%p_686 = hmul i16 %a_12, i16 0.283936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2606 'hmul' 'p_686' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2607 [1/2] (5.90ns)   --->   "%sum_713 = hadd i16 %sum_712, i16 %p_712" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2607 'hadd' 'sum_713' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2608 '%p_713 = hmul i16 %a_12, i16 -0.16748'
ST_36 : Operation 2608 [2/2] (2.96ns)   --->   "%p_713 = hmul i16 %a_12, i16 -0.16748" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2608 'hmul' 'p_713' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2609 [1/2] (5.90ns)   --->   "%sum_740 = hadd i16 %sum_739, i16 %p_739" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2609 'hadd' 'sum_740' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2610 '%p_740 = hmul i16 %a_12, i16 -0.208862'
ST_36 : Operation 2610 [2/2] (2.96ns)   --->   "%p_740 = hmul i16 %a_12, i16 -0.208862" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2610 'hmul' 'p_740' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2611 [1/2] (5.90ns)   --->   "%sum_767 = hadd i16 %sum_766, i16 %p_766" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2611 'hadd' 'sum_767' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2612 '%p_767 = hmul i16 %a_12, i16 0.153564'
ST_36 : Operation 2612 [2/2] (2.96ns)   --->   "%p_767 = hmul i16 %a_12, i16 0.153564" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2612 'hmul' 'p_767' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2613 [1/2] (5.90ns)   --->   "%sum_794 = hadd i16 %sum_793, i16 %p_793" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2613 'hadd' 'sum_794' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2614 '%p_794 = hmul i16 %a_12, i16 -0.213501'
ST_36 : Operation 2614 [2/2] (2.96ns)   --->   "%p_794 = hmul i16 %a_12, i16 -0.213501" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2614 'hmul' 'p_794' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2615 [1/2] (5.90ns)   --->   "%sum_821 = hadd i16 %sum_820, i16 %p_820" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2615 'hadd' 'sum_821' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2616 '%p_821 = hmul i16 %a_12, i16 1.69629'
ST_36 : Operation 2616 [2/2] (2.96ns)   --->   "%p_821 = hmul i16 %a_12, i16 1.69629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2616 'hmul' 'p_821' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2617 [1/2] (5.90ns)   --->   "%sum_848 = hadd i16 %sum_847, i16 %p_847" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2617 'hadd' 'sum_848' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.76ns)   --->   Input mux for Operation 2618 '%p_848 = hmul i16 %a_12, i16 0.00155926'
ST_36 : Operation 2618 [2/2] (2.96ns)   --->   "%p_848 = hmul i16 %a_12, i16 0.00155926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2618 'hmul' 'p_848' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.6>
ST_37 : Operation 2619 [1/2] (4.72ns)   --->   "%p_12 = hmul i16 %a_12, i16 -0.0158691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2619 'hmul' 'p_12' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2620 '%sum_12 = hadd i16 %sum_11, i16 %p_12'
ST_37 : Operation 2620 [2/2] (4.14ns)   --->   "%sum_12 = hadd i16 %sum_11, i16 %p_12" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2620 'hadd' 'sum_12' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2621 [1/2] (4.72ns)   --->   "%p_38 = hmul i16 %a_12, i16 0.675293" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2621 'hmul' 'p_38' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2622 '%sum_39 = hadd i16 %sum_38, i16 %p_38'
ST_37 : Operation 2622 [2/2] (4.14ns)   --->   "%sum_39 = hadd i16 %sum_38, i16 %p_38" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2622 'hadd' 'sum_39' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2623 [1/2] (4.72ns)   --->   "%p_65 = hmul i16 %a_12, i16 0.622559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2623 'hmul' 'p_65' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2624 '%sum_66 = hadd i16 %sum_65, i16 %p_65'
ST_37 : Operation 2624 [2/2] (4.14ns)   --->   "%sum_66 = hadd i16 %sum_65, i16 %p_65" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2624 'hadd' 'sum_66' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2625 [1/2] (4.72ns)   --->   "%p_92 = hmul i16 %a_12, i16 0.493164" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2625 'hmul' 'p_92' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2626 '%sum_93 = hadd i16 %sum_92, i16 %p_92'
ST_37 : Operation 2626 [2/2] (4.14ns)   --->   "%sum_93 = hadd i16 %sum_92, i16 %p_92" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2626 'hadd' 'sum_93' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2627 [1/2] (4.72ns)   --->   "%p_119 = hmul i16 %a_12, i16 -0.0361633" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2627 'hmul' 'p_119' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2628 '%sum_120 = hadd i16 %sum_119, i16 %p_119'
ST_37 : Operation 2628 [2/2] (4.14ns)   --->   "%sum_120 = hadd i16 %sum_119, i16 %p_119" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2628 'hadd' 'sum_120' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2629 [1/2] (4.72ns)   --->   "%p_146 = hmul i16 %a_12, i16 0.714355" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2629 'hmul' 'p_146' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2630 '%sum_147 = hadd i16 %sum_146, i16 %p_146'
ST_37 : Operation 2630 [2/2] (4.14ns)   --->   "%sum_147 = hadd i16 %sum_146, i16 %p_146" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2630 'hadd' 'sum_147' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2631 [1/2] (4.72ns)   --->   "%p_173 = hmul i16 %a_12, i16 -0.104126" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2631 'hmul' 'p_173' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2632 '%sum_174 = hadd i16 %sum_173, i16 %p_173'
ST_37 : Operation 2632 [2/2] (4.14ns)   --->   "%sum_174 = hadd i16 %sum_173, i16 %p_173" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2632 'hadd' 'sum_174' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2633 [1/2] (4.72ns)   --->   "%p_200 = hmul i16 %a_12, i16 0.0569153" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2633 'hmul' 'p_200' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2634 '%sum_201 = hadd i16 %sum_200, i16 %p_200'
ST_37 : Operation 2634 [2/2] (4.14ns)   --->   "%sum_201 = hadd i16 %sum_200, i16 %p_200" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2634 'hadd' 'sum_201' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2635 [1/2] (4.72ns)   --->   "%p_227 = hmul i16 %a_12, i16 0.325928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2635 'hmul' 'p_227' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2636 '%sum_228 = hadd i16 %sum_227, i16 %p_227'
ST_37 : Operation 2636 [2/2] (4.14ns)   --->   "%sum_228 = hadd i16 %sum_227, i16 %p_227" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2636 'hadd' 'sum_228' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2637 [1/2] (4.72ns)   --->   "%p_254 = hmul i16 %a_12, i16 0.000308037" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2637 'hmul' 'p_254' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2638 '%sum_255 = hadd i16 %sum_254, i16 %p_254'
ST_37 : Operation 2638 [2/2] (4.14ns)   --->   "%sum_255 = hadd i16 %sum_254, i16 %p_254" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2638 'hadd' 'sum_255' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2639 [1/2] (4.72ns)   --->   "%p_281 = hmul i16 %a_12, i16 -1.22949" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2639 'hmul' 'p_281' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2640 '%sum_282 = hadd i16 %sum_281, i16 %p_281'
ST_37 : Operation 2640 [2/2] (4.14ns)   --->   "%sum_282 = hadd i16 %sum_281, i16 %p_281" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2640 'hadd' 'sum_282' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2641 [1/2] (4.72ns)   --->   "%p_308 = hmul i16 %a_12, i16 0.0390015" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2641 'hmul' 'p_308' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2642 '%sum_309 = hadd i16 %sum_308, i16 %p_308'
ST_37 : Operation 2642 [2/2] (4.14ns)   --->   "%sum_309 = hadd i16 %sum_308, i16 %p_308" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2642 'hadd' 'sum_309' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2643 [1/2] (4.72ns)   --->   "%p_335 = hmul i16 %a_12, i16 0.504883" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2643 'hmul' 'p_335' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2644 '%sum_336 = hadd i16 %sum_335, i16 %p_335'
ST_37 : Operation 2644 [2/2] (4.14ns)   --->   "%sum_336 = hadd i16 %sum_335, i16 %p_335" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2644 'hadd' 'sum_336' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2645 [1/2] (4.72ns)   --->   "%p_362 = hmul i16 %a_12, i16 -0.108887" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2645 'hmul' 'p_362' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2646 '%sum_363 = hadd i16 %sum_362, i16 %p_362'
ST_37 : Operation 2646 [2/2] (4.14ns)   --->   "%sum_363 = hadd i16 %sum_362, i16 %p_362" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2646 'hadd' 'sum_363' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2647 [1/2] (4.72ns)   --->   "%p_389 = hmul i16 %a_12, i16 0.00785065" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2647 'hmul' 'p_389' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2648 '%sum_390 = hadd i16 %sum_389, i16 %p_389'
ST_37 : Operation 2648 [2/2] (4.14ns)   --->   "%sum_390 = hadd i16 %sum_389, i16 %p_389" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2648 'hadd' 'sum_390' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2649 [1/2] (4.72ns)   --->   "%p_416 = hmul i16 %a_12, i16 0.00514984" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2649 'hmul' 'p_416' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2650 '%sum_417 = hadd i16 %sum_416, i16 %p_416'
ST_37 : Operation 2650 [2/2] (4.14ns)   --->   "%sum_417 = hadd i16 %sum_416, i16 %p_416" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2650 'hadd' 'sum_417' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2651 [1/2] (4.72ns)   --->   "%p_443 = hmul i16 %a_12, i16 0.00727081" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2651 'hmul' 'p_443' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2652 '%sum_444 = hadd i16 %sum_443, i16 %p_443'
ST_37 : Operation 2652 [2/2] (4.14ns)   --->   "%sum_444 = hadd i16 %sum_443, i16 %p_443" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2652 'hadd' 'sum_444' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2653 [1/2] (4.72ns)   --->   "%p_470 = hmul i16 %a_12, i16 -0.00148296" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2653 'hmul' 'p_470' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2654 '%sum_471 = hadd i16 %sum_470, i16 %p_470'
ST_37 : Operation 2654 [2/2] (4.14ns)   --->   "%sum_471 = hadd i16 %sum_470, i16 %p_470" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2654 'hadd' 'sum_471' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2655 [1/2] (4.72ns)   --->   "%p_497 = hmul i16 %a_12, i16 0.00805664" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2655 'hmul' 'p_497' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2656 '%sum_498 = hadd i16 %sum_497, i16 %p_497'
ST_37 : Operation 2656 [2/2] (4.14ns)   --->   "%sum_498 = hadd i16 %sum_497, i16 %p_497" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2656 'hadd' 'sum_498' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2657 [1/2] (4.72ns)   --->   "%p_524 = hmul i16 %a_12, i16 -0.822754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2657 'hmul' 'p_524' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2658 '%sum_525 = hadd i16 %sum_524, i16 %p_524'
ST_37 : Operation 2658 [2/2] (4.14ns)   --->   "%sum_525 = hadd i16 %sum_524, i16 %p_524" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2658 'hadd' 'sum_525' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2659 [1/2] (4.72ns)   --->   "%p_551 = hmul i16 %a_12, i16 -0.230957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2659 'hmul' 'p_551' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2660 '%sum_552 = hadd i16 %sum_551, i16 %p_551'
ST_37 : Operation 2660 [2/2] (4.14ns)   --->   "%sum_552 = hadd i16 %sum_551, i16 %p_551" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2660 'hadd' 'sum_552' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2661 [1/2] (4.72ns)   --->   "%p_578 = hmul i16 %a_12, i16 -0.294678" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2661 'hmul' 'p_578' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2662 '%sum_579 = hadd i16 %sum_578, i16 %p_578'
ST_37 : Operation 2662 [2/2] (4.14ns)   --->   "%sum_579 = hadd i16 %sum_578, i16 %p_578" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2662 'hadd' 'sum_579' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2663 [1/2] (4.72ns)   --->   "%p_605 = hmul i16 %a_12, i16 1.33594" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2663 'hmul' 'p_605' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2664 '%sum_606 = hadd i16 %sum_605, i16 %p_605'
ST_37 : Operation 2664 [2/2] (4.14ns)   --->   "%sum_606 = hadd i16 %sum_605, i16 %p_605" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2664 'hadd' 'sum_606' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2665 [1/2] (4.72ns)   --->   "%p_632 = hmul i16 %a_12, i16 0.000223517" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2665 'hmul' 'p_632' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2666 '%sum_633 = hadd i16 %sum_632, i16 %p_632'
ST_37 : Operation 2666 [2/2] (4.14ns)   --->   "%sum_633 = hadd i16 %sum_632, i16 %p_632" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2666 'hadd' 'sum_633' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2667 [1/2] (4.72ns)   --->   "%p_659 = hmul i16 %a_12, i16 -0.178711" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2667 'hmul' 'p_659' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2668 '%sum_660 = hadd i16 %sum_659, i16 %p_659'
ST_37 : Operation 2668 [2/2] (4.14ns)   --->   "%sum_660 = hadd i16 %sum_659, i16 %p_659" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2668 'hadd' 'sum_660' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2669 [1/2] (4.72ns)   --->   "%p_686 = hmul i16 %a_12, i16 0.283936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2669 'hmul' 'p_686' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2670 '%sum_687 = hadd i16 %sum_686, i16 %p_686'
ST_37 : Operation 2670 [2/2] (4.14ns)   --->   "%sum_687 = hadd i16 %sum_686, i16 %p_686" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2670 'hadd' 'sum_687' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2671 [1/2] (4.72ns)   --->   "%p_713 = hmul i16 %a_12, i16 -0.16748" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2671 'hmul' 'p_713' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2672 '%sum_714 = hadd i16 %sum_713, i16 %p_713'
ST_37 : Operation 2672 [2/2] (4.14ns)   --->   "%sum_714 = hadd i16 %sum_713, i16 %p_713" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2672 'hadd' 'sum_714' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2673 [1/2] (4.72ns)   --->   "%p_740 = hmul i16 %a_12, i16 -0.208862" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2673 'hmul' 'p_740' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2674 '%sum_741 = hadd i16 %sum_740, i16 %p_740'
ST_37 : Operation 2674 [2/2] (4.14ns)   --->   "%sum_741 = hadd i16 %sum_740, i16 %p_740" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2674 'hadd' 'sum_741' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2675 [1/2] (4.72ns)   --->   "%p_767 = hmul i16 %a_12, i16 0.153564" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2675 'hmul' 'p_767' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2676 '%sum_768 = hadd i16 %sum_767, i16 %p_767'
ST_37 : Operation 2676 [2/2] (4.14ns)   --->   "%sum_768 = hadd i16 %sum_767, i16 %p_767" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2676 'hadd' 'sum_768' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2677 [1/2] (4.72ns)   --->   "%p_794 = hmul i16 %a_12, i16 -0.213501" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2677 'hmul' 'p_794' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2678 '%sum_795 = hadd i16 %sum_794, i16 %p_794'
ST_37 : Operation 2678 [2/2] (4.14ns)   --->   "%sum_795 = hadd i16 %sum_794, i16 %p_794" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2678 'hadd' 'sum_795' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2679 [1/2] (4.72ns)   --->   "%p_821 = hmul i16 %a_12, i16 1.69629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2679 'hmul' 'p_821' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2680 '%sum_822 = hadd i16 %sum_821, i16 %p_821'
ST_37 : Operation 2680 [2/2] (4.14ns)   --->   "%sum_822 = hadd i16 %sum_821, i16 %p_821" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2680 'hadd' 'sum_822' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2681 [1/2] (4.72ns)   --->   "%p_848 = hmul i16 %a_12, i16 0.00155926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2681 'hmul' 'p_848' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.76ns)   --->   Input mux for Operation 2682 '%sum_849 = hadd i16 %sum_848, i16 %p_848'
ST_37 : Operation 2682 [2/2] (4.14ns)   --->   "%sum_849 = hadd i16 %sum_848, i16 %p_848" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2682 'hadd' 'sum_849' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.90>
ST_38 : Operation 2683 [1/2] (5.90ns)   --->   "%sum_12 = hadd i16 %sum_11, i16 %p_12" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2683 'hadd' 'sum_12' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2684 '%p_13 = hmul i16 %a_13, i16 -0.0203705'
ST_38 : Operation 2684 [2/2] (2.96ns)   --->   "%p_13 = hmul i16 %a_13, i16 -0.0203705" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2684 'hmul' 'p_13' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2685 [1/2] (5.90ns)   --->   "%sum_39 = hadd i16 %sum_38, i16 %p_38" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2685 'hadd' 'sum_39' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2686 '%p_39 = hmul i16 %a_13, i16 1.38867'
ST_38 : Operation 2686 [2/2] (2.96ns)   --->   "%p_39 = hmul i16 %a_13, i16 1.38867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2686 'hmul' 'p_39' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2687 [1/2] (5.90ns)   --->   "%sum_66 = hadd i16 %sum_65, i16 %p_65" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2687 'hadd' 'sum_66' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2688 '%p_66 = hmul i16 %a_13, i16 1.13965'
ST_38 : Operation 2688 [2/2] (2.96ns)   --->   "%p_66 = hmul i16 %a_13, i16 1.13965" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2688 'hmul' 'p_66' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2689 [1/2] (5.90ns)   --->   "%sum_93 = hadd i16 %sum_92, i16 %p_92" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2689 'hadd' 'sum_93' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2690 '%p_93 = hmul i16 %a_13, i16 1.2373'
ST_38 : Operation 2690 [2/2] (2.96ns)   --->   "%p_93 = hmul i16 %a_13, i16 1.2373" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2690 'hmul' 'p_93' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2691 [1/2] (5.90ns)   --->   "%sum_120 = hadd i16 %sum_119, i16 %p_119" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2691 'hadd' 'sum_120' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2692 '%p_120 = hmul i16 %a_13, i16 -0.0786133'
ST_38 : Operation 2692 [2/2] (2.96ns)   --->   "%p_120 = hmul i16 %a_13, i16 -0.0786133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2692 'hmul' 'p_120' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2693 [1/2] (5.90ns)   --->   "%sum_147 = hadd i16 %sum_146, i16 %p_146" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2693 'hadd' 'sum_147' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2694 '%p_147 = hmul i16 %a_13, i16 -0.277832'
ST_38 : Operation 2694 [2/2] (2.96ns)   --->   "%p_147 = hmul i16 %a_13, i16 -0.277832" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2694 'hmul' 'p_147' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2695 [1/2] (5.90ns)   --->   "%sum_174 = hadd i16 %sum_173, i16 %p_173" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2695 'hadd' 'sum_174' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2696 '%p_174 = hmul i16 %a_13, i16 -0.203613'
ST_38 : Operation 2696 [2/2] (2.96ns)   --->   "%p_174 = hmul i16 %a_13, i16 -0.203613" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2696 'hmul' 'p_174' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2697 [1/2] (5.90ns)   --->   "%sum_201 = hadd i16 %sum_200, i16 %p_200" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2697 'hadd' 'sum_201' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2698 '%p_201 = hmul i16 %a_13, i16 0.100159'
ST_38 : Operation 2698 [2/2] (2.96ns)   --->   "%p_201 = hmul i16 %a_13, i16 0.100159" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2698 'hmul' 'p_201' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2699 [1/2] (5.90ns)   --->   "%sum_228 = hadd i16 %sum_227, i16 %p_227" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2699 'hadd' 'sum_228' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2700 '%p_228 = hmul i16 %a_13, i16 0.509277'
ST_38 : Operation 2700 [2/2] (2.96ns)   --->   "%p_228 = hmul i16 %a_13, i16 0.509277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2700 'hmul' 'p_228' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2701 [1/2] (5.90ns)   --->   "%sum_255 = hadd i16 %sum_254, i16 %p_254" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2701 'hadd' 'sum_255' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2702 '%p_255 = hmul i16 %a_13, i16 0.0013485'
ST_38 : Operation 2702 [2/2] (2.96ns)   --->   "%p_255 = hmul i16 %a_13, i16 0.0013485" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2702 'hmul' 'p_255' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2703 [1/2] (5.90ns)   --->   "%sum_282 = hadd i16 %sum_281, i16 %p_281" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2703 'hadd' 'sum_282' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2704 '%p_282 = hmul i16 %a_13, i16 0.698242'
ST_38 : Operation 2704 [2/2] (2.96ns)   --->   "%p_282 = hmul i16 %a_13, i16 0.698242" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2704 'hmul' 'p_282' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2705 [1/2] (5.90ns)   --->   "%sum_309 = hadd i16 %sum_308, i16 %p_308" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2705 'hadd' 'sum_309' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2706 '%p_309 = hmul i16 %a_13, i16 0.0545654'
ST_38 : Operation 2706 [2/2] (2.96ns)   --->   "%p_309 = hmul i16 %a_13, i16 0.0545654" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2706 'hmul' 'p_309' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2707 [1/2] (5.90ns)   --->   "%sum_336 = hadd i16 %sum_335, i16 %p_335" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2707 'hadd' 'sum_336' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2708 '%p_336 = hmul i16 %a_13, i16 0.978516'
ST_38 : Operation 2708 [2/2] (2.96ns)   --->   "%p_336 = hmul i16 %a_13, i16 0.978516" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2708 'hmul' 'p_336' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2709 [1/2] (5.90ns)   --->   "%sum_363 = hadd i16 %sum_362, i16 %p_362" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2709 'hadd' 'sum_363' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2710 '%p_363 = hmul i16 %a_13, i16 -0.0669556'
ST_38 : Operation 2710 [2/2] (2.96ns)   --->   "%p_363 = hmul i16 %a_13, i16 -0.0669556" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2710 'hmul' 'p_363' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2711 [1/2] (5.90ns)   --->   "%sum_390 = hadd i16 %sum_389, i16 %p_389" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2711 'hadd' 'sum_390' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2712 '%p_390 = hmul i16 %a_13, i16 -0.000868797'
ST_38 : Operation 2712 [2/2] (2.96ns)   --->   "%p_390 = hmul i16 %a_13, i16 -0.000868797" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2712 'hmul' 'p_390' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2713 [1/2] (5.90ns)   --->   "%sum_417 = hadd i16 %sum_416, i16 %p_416" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2713 'hadd' 'sum_417' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2714 '%p_417 = hmul i16 %a_13, i16 0.000567436'
ST_38 : Operation 2714 [2/2] (2.96ns)   --->   "%p_417 = hmul i16 %a_13, i16 0.000567436" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2714 'hmul' 'p_417' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2715 [1/2] (5.90ns)   --->   "%sum_444 = hadd i16 %sum_443, i16 %p_443" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2715 'hadd' 'sum_444' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2716 '%p_444 = hmul i16 %a_13, i16 0.00667572'
ST_38 : Operation 2716 [2/2] (2.96ns)   --->   "%p_444 = hmul i16 %a_13, i16 0.00667572" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2716 'hmul' 'p_444' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2717 [1/2] (5.90ns)   --->   "%sum_471 = hadd i16 %sum_470, i16 %p_470" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2717 'hadd' 'sum_471' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2718 '%p_471 = hmul i16 %a_13, i16 -0.00297737'
ST_38 : Operation 2718 [2/2] (2.96ns)   --->   "%p_471 = hmul i16 %a_13, i16 -0.00297737" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2718 'hmul' 'p_471' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2719 [1/2] (5.90ns)   --->   "%sum_498 = hadd i16 %sum_497, i16 %p_497" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2719 'hadd' 'sum_498' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2720 '%p_498 = hmul i16 %a_13, i16 0.0718994'
ST_38 : Operation 2720 [2/2] (2.96ns)   --->   "%p_498 = hmul i16 %a_13, i16 0.0718994" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2720 'hmul' 'p_498' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2721 [1/2] (5.90ns)   --->   "%sum_525 = hadd i16 %sum_524, i16 %p_524" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2721 'hadd' 'sum_525' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2722 '%p_525 = hmul i16 %a_13, i16 0.113892'
ST_38 : Operation 2722 [2/2] (2.96ns)   --->   "%p_525 = hmul i16 %a_13, i16 0.113892" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2722 'hmul' 'p_525' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2723 [1/2] (5.90ns)   --->   "%sum_552 = hadd i16 %sum_551, i16 %p_551" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2723 'hadd' 'sum_552' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2724 '%p_552 = hmul i16 %a_13, i16 -0.108521'
ST_38 : Operation 2724 [2/2] (2.96ns)   --->   "%p_552 = hmul i16 %a_13, i16 -0.108521" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2724 'hmul' 'p_552' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2725 [1/2] (5.90ns)   --->   "%sum_579 = hadd i16 %sum_578, i16 %p_578" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2725 'hadd' 'sum_579' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2726 '%p_579 = hmul i16 %a_13, i16 -0.585449'
ST_38 : Operation 2726 [2/2] (2.96ns)   --->   "%p_579 = hmul i16 %a_13, i16 -0.585449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2726 'hmul' 'p_579' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2727 [1/2] (5.90ns)   --->   "%sum_606 = hadd i16 %sum_605, i16 %p_605" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2727 'hadd' 'sum_606' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2728 '%p_606 = hmul i16 %a_13, i16 -1.66797'
ST_38 : Operation 2728 [2/2] (2.96ns)   --->   "%p_606 = hmul i16 %a_13, i16 -1.66797" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2728 'hmul' 'p_606' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2729 [1/2] (5.90ns)   --->   "%sum_633 = hadd i16 %sum_632, i16 %p_632" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2729 'hadd' 'sum_633' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2730 '%p_633 = hmul i16 %a_13, i16 0.00167274'
ST_38 : Operation 2730 [2/2] (2.96ns)   --->   "%p_633 = hmul i16 %a_13, i16 0.00167274" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2730 'hmul' 'p_633' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2731 [1/2] (5.90ns)   --->   "%sum_660 = hadd i16 %sum_659, i16 %p_659" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2731 'hadd' 'sum_660' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2732 '%p_660 = hmul i16 %a_13, i16 -0.292969'
ST_38 : Operation 2732 [2/2] (2.96ns)   --->   "%p_660 = hmul i16 %a_13, i16 -0.292969" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2732 'hmul' 'p_660' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2733 [1/2] (5.90ns)   --->   "%sum_687 = hadd i16 %sum_686, i16 %p_686" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2733 'hadd' 'sum_687' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2734 '%p_687 = hmul i16 %a_13, i16 0.47998'
ST_38 : Operation 2734 [2/2] (2.96ns)   --->   "%p_687 = hmul i16 %a_13, i16 0.47998" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2734 'hmul' 'p_687' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2735 [1/2] (5.90ns)   --->   "%sum_714 = hadd i16 %sum_713, i16 %p_713" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2735 'hadd' 'sum_714' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2736 '%p_714 = hmul i16 %a_13, i16 -0.387695'
ST_38 : Operation 2736 [2/2] (2.96ns)   --->   "%p_714 = hmul i16 %a_13, i16 -0.387695" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2736 'hmul' 'p_714' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2737 [1/2] (5.90ns)   --->   "%sum_741 = hadd i16 %sum_740, i16 %p_740" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2737 'hadd' 'sum_741' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2738 '%p_741 = hmul i16 %a_13, i16 -1.33398'
ST_38 : Operation 2738 [2/2] (2.96ns)   --->   "%p_741 = hmul i16 %a_13, i16 -1.33398" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2738 'hmul' 'p_741' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2739 [1/2] (5.90ns)   --->   "%sum_768 = hadd i16 %sum_767, i16 %p_767" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2739 'hadd' 'sum_768' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2740 '%p_768 = hmul i16 %a_13, i16 -0.0951538'
ST_38 : Operation 2740 [2/2] (2.96ns)   --->   "%p_768 = hmul i16 %a_13, i16 -0.0951538" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2740 'hmul' 'p_768' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2741 [1/2] (5.90ns)   --->   "%sum_795 = hadd i16 %sum_794, i16 %p_794" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2741 'hadd' 'sum_795' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2742 '%p_795 = hmul i16 %a_13, i16 -0.437988'
ST_38 : Operation 2742 [2/2] (2.96ns)   --->   "%p_795 = hmul i16 %a_13, i16 -0.437988" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2742 'hmul' 'p_795' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2743 [1/2] (5.90ns)   --->   "%sum_822 = hadd i16 %sum_821, i16 %p_821" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2743 'hadd' 'sum_822' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2744 '%p_822 = hmul i16 %a_13, i16 -0.785156'
ST_38 : Operation 2744 [2/2] (2.96ns)   --->   "%p_822 = hmul i16 %a_13, i16 -0.785156" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2744 'hmul' 'p_822' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2745 [1/2] (5.90ns)   --->   "%sum_849 = hadd i16 %sum_848, i16 %p_848" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2745 'hadd' 'sum_849' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 2746 '%p_849 = hmul i16 %a_13, i16 0.0458679'
ST_38 : Operation 2746 [2/2] (2.96ns)   --->   "%p_849 = hmul i16 %a_13, i16 0.0458679" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2746 'hmul' 'p_849' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.6>
ST_39 : Operation 2747 [1/2] (4.72ns)   --->   "%p_13 = hmul i16 %a_13, i16 -0.0203705" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2747 'hmul' 'p_13' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2748 '%sum_13 = hadd i16 %sum_12, i16 %p_13'
ST_39 : Operation 2748 [2/2] (4.14ns)   --->   "%sum_13 = hadd i16 %sum_12, i16 %p_13" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2748 'hadd' 'sum_13' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2749 [1/2] (4.72ns)   --->   "%p_39 = hmul i16 %a_13, i16 1.38867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2749 'hmul' 'p_39' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2750 '%sum_40 = hadd i16 %sum_39, i16 %p_39'
ST_39 : Operation 2750 [2/2] (4.14ns)   --->   "%sum_40 = hadd i16 %sum_39, i16 %p_39" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2750 'hadd' 'sum_40' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2751 [1/2] (4.72ns)   --->   "%p_66 = hmul i16 %a_13, i16 1.13965" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2751 'hmul' 'p_66' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2752 '%sum_67 = hadd i16 %sum_66, i16 %p_66'
ST_39 : Operation 2752 [2/2] (4.14ns)   --->   "%sum_67 = hadd i16 %sum_66, i16 %p_66" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2752 'hadd' 'sum_67' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2753 [1/2] (4.72ns)   --->   "%p_93 = hmul i16 %a_13, i16 1.2373" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2753 'hmul' 'p_93' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2754 '%sum_94 = hadd i16 %sum_93, i16 %p_93'
ST_39 : Operation 2754 [2/2] (4.14ns)   --->   "%sum_94 = hadd i16 %sum_93, i16 %p_93" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2754 'hadd' 'sum_94' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2755 [1/2] (4.72ns)   --->   "%p_120 = hmul i16 %a_13, i16 -0.0786133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2755 'hmul' 'p_120' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2756 '%sum_121 = hadd i16 %sum_120, i16 %p_120'
ST_39 : Operation 2756 [2/2] (4.14ns)   --->   "%sum_121 = hadd i16 %sum_120, i16 %p_120" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2756 'hadd' 'sum_121' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2757 [1/2] (4.72ns)   --->   "%p_147 = hmul i16 %a_13, i16 -0.277832" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2757 'hmul' 'p_147' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2758 '%sum_148 = hadd i16 %sum_147, i16 %p_147'
ST_39 : Operation 2758 [2/2] (4.14ns)   --->   "%sum_148 = hadd i16 %sum_147, i16 %p_147" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2758 'hadd' 'sum_148' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2759 [1/2] (4.72ns)   --->   "%p_174 = hmul i16 %a_13, i16 -0.203613" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2759 'hmul' 'p_174' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2760 '%sum_175 = hadd i16 %sum_174, i16 %p_174'
ST_39 : Operation 2760 [2/2] (4.14ns)   --->   "%sum_175 = hadd i16 %sum_174, i16 %p_174" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2760 'hadd' 'sum_175' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2761 [1/2] (4.72ns)   --->   "%p_201 = hmul i16 %a_13, i16 0.100159" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2761 'hmul' 'p_201' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2762 '%sum_202 = hadd i16 %sum_201, i16 %p_201'
ST_39 : Operation 2762 [2/2] (4.14ns)   --->   "%sum_202 = hadd i16 %sum_201, i16 %p_201" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2762 'hadd' 'sum_202' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2763 [1/2] (4.72ns)   --->   "%p_228 = hmul i16 %a_13, i16 0.509277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2763 'hmul' 'p_228' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2764 '%sum_229 = hadd i16 %sum_228, i16 %p_228'
ST_39 : Operation 2764 [2/2] (4.14ns)   --->   "%sum_229 = hadd i16 %sum_228, i16 %p_228" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2764 'hadd' 'sum_229' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2765 [1/2] (4.72ns)   --->   "%p_255 = hmul i16 %a_13, i16 0.0013485" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2765 'hmul' 'p_255' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2766 '%sum_256 = hadd i16 %sum_255, i16 %p_255'
ST_39 : Operation 2766 [2/2] (4.14ns)   --->   "%sum_256 = hadd i16 %sum_255, i16 %p_255" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2766 'hadd' 'sum_256' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2767 [1/2] (4.72ns)   --->   "%p_282 = hmul i16 %a_13, i16 0.698242" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2767 'hmul' 'p_282' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2768 '%sum_283 = hadd i16 %sum_282, i16 %p_282'
ST_39 : Operation 2768 [2/2] (4.14ns)   --->   "%sum_283 = hadd i16 %sum_282, i16 %p_282" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2768 'hadd' 'sum_283' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2769 [1/2] (4.72ns)   --->   "%p_309 = hmul i16 %a_13, i16 0.0545654" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2769 'hmul' 'p_309' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2770 '%sum_310 = hadd i16 %sum_309, i16 %p_309'
ST_39 : Operation 2770 [2/2] (4.14ns)   --->   "%sum_310 = hadd i16 %sum_309, i16 %p_309" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2770 'hadd' 'sum_310' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2771 [1/2] (4.72ns)   --->   "%p_336 = hmul i16 %a_13, i16 0.978516" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2771 'hmul' 'p_336' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2772 '%sum_337 = hadd i16 %sum_336, i16 %p_336'
ST_39 : Operation 2772 [2/2] (4.14ns)   --->   "%sum_337 = hadd i16 %sum_336, i16 %p_336" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2772 'hadd' 'sum_337' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2773 [1/2] (4.72ns)   --->   "%p_363 = hmul i16 %a_13, i16 -0.0669556" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2773 'hmul' 'p_363' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2774 '%sum_364 = hadd i16 %sum_363, i16 %p_363'
ST_39 : Operation 2774 [2/2] (4.14ns)   --->   "%sum_364 = hadd i16 %sum_363, i16 %p_363" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2774 'hadd' 'sum_364' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2775 [1/2] (4.72ns)   --->   "%p_390 = hmul i16 %a_13, i16 -0.000868797" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2775 'hmul' 'p_390' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2776 '%sum_391 = hadd i16 %sum_390, i16 %p_390'
ST_39 : Operation 2776 [2/2] (4.14ns)   --->   "%sum_391 = hadd i16 %sum_390, i16 %p_390" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2776 'hadd' 'sum_391' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2777 [1/2] (4.72ns)   --->   "%p_417 = hmul i16 %a_13, i16 0.000567436" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2777 'hmul' 'p_417' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2778 '%sum_418 = hadd i16 %sum_417, i16 %p_417'
ST_39 : Operation 2778 [2/2] (4.14ns)   --->   "%sum_418 = hadd i16 %sum_417, i16 %p_417" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2778 'hadd' 'sum_418' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2779 [1/2] (4.72ns)   --->   "%p_444 = hmul i16 %a_13, i16 0.00667572" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2779 'hmul' 'p_444' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2780 '%sum_445 = hadd i16 %sum_444, i16 %p_444'
ST_39 : Operation 2780 [2/2] (4.14ns)   --->   "%sum_445 = hadd i16 %sum_444, i16 %p_444" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2780 'hadd' 'sum_445' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2781 [1/2] (4.72ns)   --->   "%p_471 = hmul i16 %a_13, i16 -0.00297737" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2781 'hmul' 'p_471' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2782 '%sum_472 = hadd i16 %sum_471, i16 %p_471'
ST_39 : Operation 2782 [2/2] (4.14ns)   --->   "%sum_472 = hadd i16 %sum_471, i16 %p_471" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2782 'hadd' 'sum_472' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2783 [1/2] (4.72ns)   --->   "%p_498 = hmul i16 %a_13, i16 0.0718994" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2783 'hmul' 'p_498' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2784 '%sum_499 = hadd i16 %sum_498, i16 %p_498'
ST_39 : Operation 2784 [2/2] (4.14ns)   --->   "%sum_499 = hadd i16 %sum_498, i16 %p_498" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2784 'hadd' 'sum_499' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2785 [1/2] (4.72ns)   --->   "%p_525 = hmul i16 %a_13, i16 0.113892" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2785 'hmul' 'p_525' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2786 '%sum_526 = hadd i16 %sum_525, i16 %p_525'
ST_39 : Operation 2786 [2/2] (4.14ns)   --->   "%sum_526 = hadd i16 %sum_525, i16 %p_525" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2786 'hadd' 'sum_526' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2787 [1/2] (4.72ns)   --->   "%p_552 = hmul i16 %a_13, i16 -0.108521" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2787 'hmul' 'p_552' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2788 '%sum_553 = hadd i16 %sum_552, i16 %p_552'
ST_39 : Operation 2788 [2/2] (4.14ns)   --->   "%sum_553 = hadd i16 %sum_552, i16 %p_552" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2788 'hadd' 'sum_553' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2789 [1/2] (4.72ns)   --->   "%p_579 = hmul i16 %a_13, i16 -0.585449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2789 'hmul' 'p_579' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2790 '%sum_580 = hadd i16 %sum_579, i16 %p_579'
ST_39 : Operation 2790 [2/2] (4.14ns)   --->   "%sum_580 = hadd i16 %sum_579, i16 %p_579" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2790 'hadd' 'sum_580' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2791 [1/2] (4.72ns)   --->   "%p_606 = hmul i16 %a_13, i16 -1.66797" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2791 'hmul' 'p_606' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2792 '%sum_607 = hadd i16 %sum_606, i16 %p_606'
ST_39 : Operation 2792 [2/2] (4.14ns)   --->   "%sum_607 = hadd i16 %sum_606, i16 %p_606" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2792 'hadd' 'sum_607' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2793 [1/2] (4.72ns)   --->   "%p_633 = hmul i16 %a_13, i16 0.00167274" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2793 'hmul' 'p_633' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2794 '%sum_634 = hadd i16 %sum_633, i16 %p_633'
ST_39 : Operation 2794 [2/2] (4.14ns)   --->   "%sum_634 = hadd i16 %sum_633, i16 %p_633" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2794 'hadd' 'sum_634' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2795 [1/2] (4.72ns)   --->   "%p_660 = hmul i16 %a_13, i16 -0.292969" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2795 'hmul' 'p_660' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2796 '%sum_661 = hadd i16 %sum_660, i16 %p_660'
ST_39 : Operation 2796 [2/2] (4.14ns)   --->   "%sum_661 = hadd i16 %sum_660, i16 %p_660" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2796 'hadd' 'sum_661' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2797 [1/2] (4.72ns)   --->   "%p_687 = hmul i16 %a_13, i16 0.47998" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2797 'hmul' 'p_687' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2798 '%sum_688 = hadd i16 %sum_687, i16 %p_687'
ST_39 : Operation 2798 [2/2] (4.14ns)   --->   "%sum_688 = hadd i16 %sum_687, i16 %p_687" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2798 'hadd' 'sum_688' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2799 [1/2] (4.72ns)   --->   "%p_714 = hmul i16 %a_13, i16 -0.387695" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2799 'hmul' 'p_714' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2800 '%sum_715 = hadd i16 %sum_714, i16 %p_714'
ST_39 : Operation 2800 [2/2] (4.14ns)   --->   "%sum_715 = hadd i16 %sum_714, i16 %p_714" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2800 'hadd' 'sum_715' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2801 [1/2] (4.72ns)   --->   "%p_741 = hmul i16 %a_13, i16 -1.33398" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2801 'hmul' 'p_741' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2802 '%sum_742 = hadd i16 %sum_741, i16 %p_741'
ST_39 : Operation 2802 [2/2] (4.14ns)   --->   "%sum_742 = hadd i16 %sum_741, i16 %p_741" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2802 'hadd' 'sum_742' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2803 [1/2] (4.72ns)   --->   "%p_768 = hmul i16 %a_13, i16 -0.0951538" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2803 'hmul' 'p_768' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2804 '%sum_769 = hadd i16 %sum_768, i16 %p_768'
ST_39 : Operation 2804 [2/2] (4.14ns)   --->   "%sum_769 = hadd i16 %sum_768, i16 %p_768" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2804 'hadd' 'sum_769' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2805 [1/2] (4.72ns)   --->   "%p_795 = hmul i16 %a_13, i16 -0.437988" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2805 'hmul' 'p_795' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2806 '%sum_796 = hadd i16 %sum_795, i16 %p_795'
ST_39 : Operation 2806 [2/2] (4.14ns)   --->   "%sum_796 = hadd i16 %sum_795, i16 %p_795" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2806 'hadd' 'sum_796' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2807 [1/2] (4.72ns)   --->   "%p_822 = hmul i16 %a_13, i16 -0.785156" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2807 'hmul' 'p_822' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2808 '%sum_823 = hadd i16 %sum_822, i16 %p_822'
ST_39 : Operation 2808 [2/2] (4.14ns)   --->   "%sum_823 = hadd i16 %sum_822, i16 %p_822" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2808 'hadd' 'sum_823' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2809 [1/2] (4.72ns)   --->   "%p_849 = hmul i16 %a_13, i16 0.0458679" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2809 'hmul' 'p_849' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.76ns)   --->   Input mux for Operation 2810 '%sum_850 = hadd i16 %sum_849, i16 %p_849'
ST_39 : Operation 2810 [2/2] (4.14ns)   --->   "%sum_850 = hadd i16 %sum_849, i16 %p_849" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2810 'hadd' 'sum_850' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.90>
ST_40 : Operation 2811 [1/2] (5.90ns)   --->   "%sum_13 = hadd i16 %sum_12, i16 %p_13" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2811 'hadd' 'sum_13' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2812 '%p_14 = hmul i16 %a_14, i16 -0.01828'
ST_40 : Operation 2812 [2/2] (2.96ns)   --->   "%p_14 = hmul i16 %a_14, i16 -0.01828" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2812 'hmul' 'p_14' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2813 [1/2] (5.90ns)   --->   "%sum_40 = hadd i16 %sum_39, i16 %p_39" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2813 'hadd' 'sum_40' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2814 '%p_40 = hmul i16 %a_14, i16 0.313965'
ST_40 : Operation 2814 [2/2] (2.96ns)   --->   "%p_40 = hmul i16 %a_14, i16 0.313965" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2814 'hmul' 'p_40' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2815 [1/2] (5.90ns)   --->   "%sum_67 = hadd i16 %sum_66, i16 %p_66" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2815 'hadd' 'sum_67' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2816 '%p_67 = hmul i16 %a_14, i16 0.314453'
ST_40 : Operation 2816 [2/2] (2.96ns)   --->   "%p_67 = hmul i16 %a_14, i16 0.314453" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2816 'hmul' 'p_67' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2817 [1/2] (5.90ns)   --->   "%sum_94 = hadd i16 %sum_93, i16 %p_93" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2817 'hadd' 'sum_94' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2818 '%p_94 = hmul i16 %a_14, i16 0.217163'
ST_40 : Operation 2818 [2/2] (2.96ns)   --->   "%p_94 = hmul i16 %a_14, i16 0.217163" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2818 'hmul' 'p_94' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2819 [1/2] (5.90ns)   --->   "%sum_121 = hadd i16 %sum_120, i16 %p_120" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2819 'hadd' 'sum_121' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2820 '%p_121 = hmul i16 %a_14, i16 -0.0197449'
ST_40 : Operation 2820 [2/2] (2.96ns)   --->   "%p_121 = hmul i16 %a_14, i16 -0.0197449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2820 'hmul' 'p_121' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2821 [1/2] (5.90ns)   --->   "%sum_148 = hadd i16 %sum_147, i16 %p_147" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2821 'hadd' 'sum_148' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2822 '%p_148 = hmul i16 %a_14, i16 -0.433105'
ST_40 : Operation 2822 [2/2] (2.96ns)   --->   "%p_148 = hmul i16 %a_14, i16 -0.433105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2822 'hmul' 'p_148' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2823 [1/2] (5.90ns)   --->   "%sum_175 = hadd i16 %sum_174, i16 %p_174" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2823 'hadd' 'sum_175' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2824 '%p_175 = hmul i16 %a_14, i16 -0.0581665'
ST_40 : Operation 2824 [2/2] (2.96ns)   --->   "%p_175 = hmul i16 %a_14, i16 -0.0581665" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2824 'hmul' 'p_175' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2825 [1/2] (5.90ns)   --->   "%sum_202 = hadd i16 %sum_201, i16 %p_201" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2825 'hadd' 'sum_202' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2826 '%p_202 = hmul i16 %a_14, i16 0.0145721'
ST_40 : Operation 2826 [2/2] (2.96ns)   --->   "%p_202 = hmul i16 %a_14, i16 0.0145721" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2826 'hmul' 'p_202' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2827 [1/2] (5.90ns)   --->   "%sum_229 = hadd i16 %sum_228, i16 %p_228" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2827 'hadd' 'sum_229' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2828 '%p_229 = hmul i16 %a_14, i16 0.185669'
ST_40 : Operation 2828 [2/2] (2.96ns)   --->   "%p_229 = hmul i16 %a_14, i16 0.185669" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2828 'hmul' 'p_229' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2829 [1/2] (5.90ns)   --->   "%sum_256 = hadd i16 %sum_255, i16 %p_255" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2829 'hadd' 'sum_256' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2830 '%p_256 = hmul i16 %a_14, i16 0.00294113'
ST_40 : Operation 2830 [2/2] (2.96ns)   --->   "%p_256 = hmul i16 %a_14, i16 0.00294113" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2830 'hmul' 'p_256' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2831 [1/2] (5.90ns)   --->   "%sum_283 = hadd i16 %sum_282, i16 %p_282" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2831 'hadd' 'sum_283' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2832 '%p_283 = hmul i16 %a_14, i16 -1.57129'
ST_40 : Operation 2832 [2/2] (2.96ns)   --->   "%p_283 = hmul i16 %a_14, i16 -1.57129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2832 'hmul' 'p_283' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2833 [1/2] (5.90ns)   --->   "%sum_310 = hadd i16 %sum_309, i16 %p_309" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2833 'hadd' 'sum_310' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2834 '%p_310 = hmul i16 %a_14, i16 0.0151978'
ST_40 : Operation 2834 [2/2] (2.96ns)   --->   "%p_310 = hmul i16 %a_14, i16 0.0151978" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2834 'hmul' 'p_310' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2835 [1/2] (5.90ns)   --->   "%sum_337 = hadd i16 %sum_336, i16 %p_336" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2835 'hadd' 'sum_337' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2836 '%p_337 = hmul i16 %a_14, i16 0.206299'
ST_40 : Operation 2836 [2/2] (2.96ns)   --->   "%p_337 = hmul i16 %a_14, i16 0.206299" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2836 'hmul' 'p_337' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2837 [1/2] (5.90ns)   --->   "%sum_364 = hadd i16 %sum_363, i16 %p_363" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2837 'hadd' 'sum_364' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2838 '%p_364 = hmul i16 %a_14, i16 -0.101379'
ST_40 : Operation 2838 [2/2] (2.96ns)   --->   "%p_364 = hmul i16 %a_14, i16 -0.101379" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2838 'hmul' 'p_364' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2839 [1/2] (5.90ns)   --->   "%sum_391 = hadd i16 %sum_390, i16 %p_390" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2839 'hadd' 'sum_391' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2840 '%p_391 = hmul i16 %a_14, i16 0.000165582'
ST_40 : Operation 2840 [2/2] (2.96ns)   --->   "%p_391 = hmul i16 %a_14, i16 0.000165582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2840 'hmul' 'p_391' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2841 [1/2] (5.90ns)   --->   "%sum_418 = hadd i16 %sum_417, i16 %p_417" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2841 'hadd' 'sum_418' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2842 '%p_418 = hmul i16 %a_14, i16 0.000815868'
ST_40 : Operation 2842 [2/2] (2.96ns)   --->   "%p_418 = hmul i16 %a_14, i16 0.000815868" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2842 'hmul' 'p_418' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2843 [1/2] (5.90ns)   --->   "%sum_445 = hadd i16 %sum_444, i16 %p_444" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2843 'hadd' 'sum_445' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2844 '%p_445 = hmul i16 %a_14, i16 0.00124168'
ST_40 : Operation 2844 [2/2] (2.96ns)   --->   "%p_445 = hmul i16 %a_14, i16 0.00124168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2844 'hmul' 'p_445' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2845 [1/2] (5.90ns)   --->   "%sum_472 = hadd i16 %sum_471, i16 %p_471" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2845 'hadd' 'sum_472' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2846 '%p_472 = hmul i16 %a_14, i16 -0.00115204'
ST_40 : Operation 2846 [2/2] (2.96ns)   --->   "%p_472 = hmul i16 %a_14, i16 -0.00115204" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2846 'hmul' 'p_472' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2847 [1/2] (5.90ns)   --->   "%sum_499 = hadd i16 %sum_498, i16 %p_498" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2847 'hadd' 'sum_499' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2848 '%p_499 = hmul i16 %a_14, i16 -0.0118713'
ST_40 : Operation 2848 [2/2] (2.96ns)   --->   "%p_499 = hmul i16 %a_14, i16 -0.0118713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2848 'hmul' 'p_499' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2849 [1/2] (5.90ns)   --->   "%sum_526 = hadd i16 %sum_525, i16 %p_525" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2849 'hadd' 'sum_526' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2850 '%p_526 = hmul i16 %a_14, i16 0.704102'
ST_40 : Operation 2850 [2/2] (2.96ns)   --->   "%p_526 = hmul i16 %a_14, i16 0.704102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2850 'hmul' 'p_526' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2851 [1/2] (5.90ns)   --->   "%sum_553 = hadd i16 %sum_552, i16 %p_552" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2851 'hadd' 'sum_553' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2852 '%p_553 = hmul i16 %a_14, i16 -0.167236'
ST_40 : Operation 2852 [2/2] (2.96ns)   --->   "%p_553 = hmul i16 %a_14, i16 -0.167236" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2852 'hmul' 'p_553' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2853 [1/2] (5.90ns)   --->   "%sum_580 = hadd i16 %sum_579, i16 %p_579" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2853 'hadd' 'sum_580' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2854 '%p_580 = hmul i16 %a_14, i16 -0.177002'
ST_40 : Operation 2854 [2/2] (2.96ns)   --->   "%p_580 = hmul i16 %a_14, i16 -0.177002" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2854 'hmul' 'p_580' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2855 [1/2] (5.90ns)   --->   "%sum_607 = hadd i16 %sum_606, i16 %p_606" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2855 'hadd' 'sum_607' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2856 '%p_607 = hmul i16 %a_14, i16 2.4707'
ST_40 : Operation 2856 [2/2] (2.96ns)   --->   "%p_607 = hmul i16 %a_14, i16 2.4707" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2856 'hmul' 'p_607' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2857 [1/2] (5.90ns)   --->   "%sum_634 = hadd i16 %sum_633, i16 %p_633" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2857 'hadd' 'sum_634' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2858 '%p_634 = hmul i16 %a_14, i16 0.00138378'
ST_40 : Operation 2858 [2/2] (2.96ns)   --->   "%p_634 = hmul i16 %a_14, i16 0.00138378" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2858 'hmul' 'p_634' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2859 [1/2] (5.90ns)   --->   "%sum_661 = hadd i16 %sum_660, i16 %p_660" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2859 'hadd' 'sum_661' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2860 '%p_661 = hmul i16 %a_14, i16 -0.192871'
ST_40 : Operation 2860 [2/2] (2.96ns)   --->   "%p_661 = hmul i16 %a_14, i16 -0.192871" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2860 'hmul' 'p_661' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2861 [1/2] (5.90ns)   --->   "%sum_688 = hadd i16 %sum_687, i16 %p_687" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2861 'hadd' 'sum_688' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2862 '%p_688 = hmul i16 %a_14, i16 0.137573'
ST_40 : Operation 2862 [2/2] (2.96ns)   --->   "%p_688 = hmul i16 %a_14, i16 0.137573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2862 'hmul' 'p_688' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2863 [1/2] (5.90ns)   --->   "%sum_715 = hadd i16 %sum_714, i16 %p_714" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2863 'hadd' 'sum_715' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2864 '%p_715 = hmul i16 %a_14, i16 -0.0309448'
ST_40 : Operation 2864 [2/2] (2.96ns)   --->   "%p_715 = hmul i16 %a_14, i16 -0.0309448" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2864 'hmul' 'p_715' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2865 [1/2] (5.90ns)   --->   "%sum_742 = hadd i16 %sum_741, i16 %p_741" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2865 'hadd' 'sum_742' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2866 '%p_742 = hmul i16 %a_14, i16 0.0230103'
ST_40 : Operation 2866 [2/2] (2.96ns)   --->   "%p_742 = hmul i16 %a_14, i16 0.0230103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2866 'hmul' 'p_742' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2867 [1/2] (5.90ns)   --->   "%sum_769 = hadd i16 %sum_768, i16 %p_768" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2867 'hadd' 'sum_769' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2868 '%p_769 = hmul i16 %a_14, i16 -0.364014'
ST_40 : Operation 2868 [2/2] (2.96ns)   --->   "%p_769 = hmul i16 %a_14, i16 -0.364014" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2868 'hmul' 'p_769' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2869 [1/2] (5.90ns)   --->   "%sum_796 = hadd i16 %sum_795, i16 %p_795" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2869 'hadd' 'sum_796' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2870 '%p_796 = hmul i16 %a_14, i16 -0.106934'
ST_40 : Operation 2870 [2/2] (2.96ns)   --->   "%p_796 = hmul i16 %a_14, i16 -0.106934" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2870 'hmul' 'p_796' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2871 [1/2] (5.90ns)   --->   "%sum_823 = hadd i16 %sum_822, i16 %p_822" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2871 'hadd' 'sum_823' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2872 '%p_823 = hmul i16 %a_14, i16 -0.479248'
ST_40 : Operation 2872 [2/2] (2.96ns)   --->   "%p_823 = hmul i16 %a_14, i16 -0.479248" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2872 'hmul' 'p_823' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2873 [1/2] (5.90ns)   --->   "%sum_850 = hadd i16 %sum_849, i16 %p_849" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2873 'hadd' 'sum_850' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.76ns)   --->   Input mux for Operation 2874 '%p_850 = hmul i16 %a_14, i16 0.0220947'
ST_40 : Operation 2874 [2/2] (2.96ns)   --->   "%p_850 = hmul i16 %a_14, i16 0.0220947" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2874 'hmul' 'p_850' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.6>
ST_41 : Operation 2875 [1/2] (4.72ns)   --->   "%p_14 = hmul i16 %a_14, i16 -0.01828" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2875 'hmul' 'p_14' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2876 '%sum_14 = hadd i16 %sum_13, i16 %p_14'
ST_41 : Operation 2876 [2/2] (4.14ns)   --->   "%sum_14 = hadd i16 %sum_13, i16 %p_14" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2876 'hadd' 'sum_14' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2877 [1/2] (4.72ns)   --->   "%p_40 = hmul i16 %a_14, i16 0.313965" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2877 'hmul' 'p_40' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2878 '%sum_41 = hadd i16 %sum_40, i16 %p_40'
ST_41 : Operation 2878 [2/2] (4.14ns)   --->   "%sum_41 = hadd i16 %sum_40, i16 %p_40" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2878 'hadd' 'sum_41' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2879 [1/2] (4.72ns)   --->   "%p_67 = hmul i16 %a_14, i16 0.314453" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2879 'hmul' 'p_67' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2880 '%sum_68 = hadd i16 %sum_67, i16 %p_67'
ST_41 : Operation 2880 [2/2] (4.14ns)   --->   "%sum_68 = hadd i16 %sum_67, i16 %p_67" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2880 'hadd' 'sum_68' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2881 [1/2] (4.72ns)   --->   "%p_94 = hmul i16 %a_14, i16 0.217163" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2881 'hmul' 'p_94' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2882 '%sum_95 = hadd i16 %sum_94, i16 %p_94'
ST_41 : Operation 2882 [2/2] (4.14ns)   --->   "%sum_95 = hadd i16 %sum_94, i16 %p_94" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2882 'hadd' 'sum_95' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2883 [1/2] (4.72ns)   --->   "%p_121 = hmul i16 %a_14, i16 -0.0197449" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2883 'hmul' 'p_121' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2884 '%sum_122 = hadd i16 %sum_121, i16 %p_121'
ST_41 : Operation 2884 [2/2] (4.14ns)   --->   "%sum_122 = hadd i16 %sum_121, i16 %p_121" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2884 'hadd' 'sum_122' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2885 [1/2] (4.72ns)   --->   "%p_148 = hmul i16 %a_14, i16 -0.433105" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2885 'hmul' 'p_148' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2886 '%sum_149 = hadd i16 %sum_148, i16 %p_148'
ST_41 : Operation 2886 [2/2] (4.14ns)   --->   "%sum_149 = hadd i16 %sum_148, i16 %p_148" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2886 'hadd' 'sum_149' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2887 [1/2] (4.72ns)   --->   "%p_175 = hmul i16 %a_14, i16 -0.0581665" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2887 'hmul' 'p_175' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2888 '%sum_176 = hadd i16 %sum_175, i16 %p_175'
ST_41 : Operation 2888 [2/2] (4.14ns)   --->   "%sum_176 = hadd i16 %sum_175, i16 %p_175" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2888 'hadd' 'sum_176' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2889 [1/2] (4.72ns)   --->   "%p_202 = hmul i16 %a_14, i16 0.0145721" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2889 'hmul' 'p_202' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2890 '%sum_203 = hadd i16 %sum_202, i16 %p_202'
ST_41 : Operation 2890 [2/2] (4.14ns)   --->   "%sum_203 = hadd i16 %sum_202, i16 %p_202" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2890 'hadd' 'sum_203' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2891 [1/2] (4.72ns)   --->   "%p_229 = hmul i16 %a_14, i16 0.185669" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2891 'hmul' 'p_229' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2892 '%sum_230 = hadd i16 %sum_229, i16 %p_229'
ST_41 : Operation 2892 [2/2] (4.14ns)   --->   "%sum_230 = hadd i16 %sum_229, i16 %p_229" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2892 'hadd' 'sum_230' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2893 [1/2] (4.72ns)   --->   "%p_256 = hmul i16 %a_14, i16 0.00294113" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2893 'hmul' 'p_256' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2894 '%sum_257 = hadd i16 %sum_256, i16 %p_256'
ST_41 : Operation 2894 [2/2] (4.14ns)   --->   "%sum_257 = hadd i16 %sum_256, i16 %p_256" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2894 'hadd' 'sum_257' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2895 [1/2] (4.72ns)   --->   "%p_283 = hmul i16 %a_14, i16 -1.57129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2895 'hmul' 'p_283' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2896 '%sum_284 = hadd i16 %sum_283, i16 %p_283'
ST_41 : Operation 2896 [2/2] (4.14ns)   --->   "%sum_284 = hadd i16 %sum_283, i16 %p_283" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2896 'hadd' 'sum_284' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2897 [1/2] (4.72ns)   --->   "%p_310 = hmul i16 %a_14, i16 0.0151978" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2897 'hmul' 'p_310' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2898 '%sum_311 = hadd i16 %sum_310, i16 %p_310'
ST_41 : Operation 2898 [2/2] (4.14ns)   --->   "%sum_311 = hadd i16 %sum_310, i16 %p_310" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2898 'hadd' 'sum_311' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2899 [1/2] (4.72ns)   --->   "%p_337 = hmul i16 %a_14, i16 0.206299" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2899 'hmul' 'p_337' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2900 '%sum_338 = hadd i16 %sum_337, i16 %p_337'
ST_41 : Operation 2900 [2/2] (4.14ns)   --->   "%sum_338 = hadd i16 %sum_337, i16 %p_337" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2900 'hadd' 'sum_338' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2901 [1/2] (4.72ns)   --->   "%p_364 = hmul i16 %a_14, i16 -0.101379" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2901 'hmul' 'p_364' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2902 '%sum_365 = hadd i16 %sum_364, i16 %p_364'
ST_41 : Operation 2902 [2/2] (4.14ns)   --->   "%sum_365 = hadd i16 %sum_364, i16 %p_364" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2902 'hadd' 'sum_365' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2903 [1/2] (4.72ns)   --->   "%p_391 = hmul i16 %a_14, i16 0.000165582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2903 'hmul' 'p_391' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2904 '%sum_392 = hadd i16 %sum_391, i16 %p_391'
ST_41 : Operation 2904 [2/2] (4.14ns)   --->   "%sum_392 = hadd i16 %sum_391, i16 %p_391" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2904 'hadd' 'sum_392' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2905 [1/2] (4.72ns)   --->   "%p_418 = hmul i16 %a_14, i16 0.000815868" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2905 'hmul' 'p_418' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2906 '%sum_419 = hadd i16 %sum_418, i16 %p_418'
ST_41 : Operation 2906 [2/2] (4.14ns)   --->   "%sum_419 = hadd i16 %sum_418, i16 %p_418" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2906 'hadd' 'sum_419' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2907 [1/2] (4.72ns)   --->   "%p_445 = hmul i16 %a_14, i16 0.00124168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2907 'hmul' 'p_445' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2908 '%sum_446 = hadd i16 %sum_445, i16 %p_445'
ST_41 : Operation 2908 [2/2] (4.14ns)   --->   "%sum_446 = hadd i16 %sum_445, i16 %p_445" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2908 'hadd' 'sum_446' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2909 [1/2] (4.72ns)   --->   "%p_472 = hmul i16 %a_14, i16 -0.00115204" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2909 'hmul' 'p_472' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2910 '%sum_473 = hadd i16 %sum_472, i16 %p_472'
ST_41 : Operation 2910 [2/2] (4.14ns)   --->   "%sum_473 = hadd i16 %sum_472, i16 %p_472" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2910 'hadd' 'sum_473' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2911 [1/2] (4.72ns)   --->   "%p_499 = hmul i16 %a_14, i16 -0.0118713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2911 'hmul' 'p_499' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2912 '%sum_500 = hadd i16 %sum_499, i16 %p_499'
ST_41 : Operation 2912 [2/2] (4.14ns)   --->   "%sum_500 = hadd i16 %sum_499, i16 %p_499" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2912 'hadd' 'sum_500' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2913 [1/2] (4.72ns)   --->   "%p_526 = hmul i16 %a_14, i16 0.704102" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2913 'hmul' 'p_526' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2914 '%sum_527 = hadd i16 %sum_526, i16 %p_526'
ST_41 : Operation 2914 [2/2] (4.14ns)   --->   "%sum_527 = hadd i16 %sum_526, i16 %p_526" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2914 'hadd' 'sum_527' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2915 [1/2] (4.72ns)   --->   "%p_553 = hmul i16 %a_14, i16 -0.167236" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2915 'hmul' 'p_553' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2916 '%sum_554 = hadd i16 %sum_553, i16 %p_553'
ST_41 : Operation 2916 [2/2] (4.14ns)   --->   "%sum_554 = hadd i16 %sum_553, i16 %p_553" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2916 'hadd' 'sum_554' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2917 [1/2] (4.72ns)   --->   "%p_580 = hmul i16 %a_14, i16 -0.177002" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2917 'hmul' 'p_580' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2918 '%sum_581 = hadd i16 %sum_580, i16 %p_580'
ST_41 : Operation 2918 [2/2] (4.14ns)   --->   "%sum_581 = hadd i16 %sum_580, i16 %p_580" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2918 'hadd' 'sum_581' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2919 [1/2] (4.72ns)   --->   "%p_607 = hmul i16 %a_14, i16 2.4707" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2919 'hmul' 'p_607' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2920 '%sum_608 = hadd i16 %sum_607, i16 %p_607'
ST_41 : Operation 2920 [2/2] (4.14ns)   --->   "%sum_608 = hadd i16 %sum_607, i16 %p_607" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2920 'hadd' 'sum_608' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2921 [1/2] (4.72ns)   --->   "%p_634 = hmul i16 %a_14, i16 0.00138378" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2921 'hmul' 'p_634' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2922 '%sum_635 = hadd i16 %sum_634, i16 %p_634'
ST_41 : Operation 2922 [2/2] (4.14ns)   --->   "%sum_635 = hadd i16 %sum_634, i16 %p_634" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2922 'hadd' 'sum_635' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2923 [1/2] (4.72ns)   --->   "%p_661 = hmul i16 %a_14, i16 -0.192871" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2923 'hmul' 'p_661' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2924 '%sum_662 = hadd i16 %sum_661, i16 %p_661'
ST_41 : Operation 2924 [2/2] (4.14ns)   --->   "%sum_662 = hadd i16 %sum_661, i16 %p_661" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2924 'hadd' 'sum_662' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2925 [1/2] (4.72ns)   --->   "%p_688 = hmul i16 %a_14, i16 0.137573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2925 'hmul' 'p_688' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2926 '%sum_689 = hadd i16 %sum_688, i16 %p_688'
ST_41 : Operation 2926 [2/2] (4.14ns)   --->   "%sum_689 = hadd i16 %sum_688, i16 %p_688" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2926 'hadd' 'sum_689' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2927 [1/2] (4.72ns)   --->   "%p_715 = hmul i16 %a_14, i16 -0.0309448" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2927 'hmul' 'p_715' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2928 '%sum_716 = hadd i16 %sum_715, i16 %p_715'
ST_41 : Operation 2928 [2/2] (4.14ns)   --->   "%sum_716 = hadd i16 %sum_715, i16 %p_715" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2928 'hadd' 'sum_716' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2929 [1/2] (4.72ns)   --->   "%p_742 = hmul i16 %a_14, i16 0.0230103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2929 'hmul' 'p_742' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2930 '%sum_743 = hadd i16 %sum_742, i16 %p_742'
ST_41 : Operation 2930 [2/2] (4.14ns)   --->   "%sum_743 = hadd i16 %sum_742, i16 %p_742" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2930 'hadd' 'sum_743' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2931 [1/2] (4.72ns)   --->   "%p_769 = hmul i16 %a_14, i16 -0.364014" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2931 'hmul' 'p_769' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2932 '%sum_770 = hadd i16 %sum_769, i16 %p_769'
ST_41 : Operation 2932 [2/2] (4.14ns)   --->   "%sum_770 = hadd i16 %sum_769, i16 %p_769" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2932 'hadd' 'sum_770' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2933 [1/2] (4.72ns)   --->   "%p_796 = hmul i16 %a_14, i16 -0.106934" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2933 'hmul' 'p_796' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2934 '%sum_797 = hadd i16 %sum_796, i16 %p_796'
ST_41 : Operation 2934 [2/2] (4.14ns)   --->   "%sum_797 = hadd i16 %sum_796, i16 %p_796" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2934 'hadd' 'sum_797' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2935 [1/2] (4.72ns)   --->   "%p_823 = hmul i16 %a_14, i16 -0.479248" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2935 'hmul' 'p_823' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2936 '%sum_824 = hadd i16 %sum_823, i16 %p_823'
ST_41 : Operation 2936 [2/2] (4.14ns)   --->   "%sum_824 = hadd i16 %sum_823, i16 %p_823" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2936 'hadd' 'sum_824' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2937 [1/2] (4.72ns)   --->   "%p_850 = hmul i16 %a_14, i16 0.0220947" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2937 'hmul' 'p_850' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.76ns)   --->   Input mux for Operation 2938 '%sum_851 = hadd i16 %sum_850, i16 %p_850'
ST_41 : Operation 2938 [2/2] (4.14ns)   --->   "%sum_851 = hadd i16 %sum_850, i16 %p_850" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2938 'hadd' 'sum_851' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.90>
ST_42 : Operation 2939 [1/2] (5.90ns)   --->   "%sum_14 = hadd i16 %sum_13, i16 %p_14" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2939 'hadd' 'sum_14' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2940 '%p_15 = hmul i16 %a_15, i16 0.00306702'
ST_42 : Operation 2940 [2/2] (2.96ns)   --->   "%p_15 = hmul i16 %a_15, i16 0.00306702" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2940 'hmul' 'p_15' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2941 [1/2] (5.90ns)   --->   "%sum_41 = hadd i16 %sum_40, i16 %p_40" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2941 'hadd' 'sum_41' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2942 '%p_41 = hmul i16 %a_15, i16 0.0881348'
ST_42 : Operation 2942 [2/2] (2.96ns)   --->   "%p_41 = hmul i16 %a_15, i16 0.0881348" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2942 'hmul' 'p_41' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2943 [1/2] (5.90ns)   --->   "%sum_68 = hadd i16 %sum_67, i16 %p_67" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2943 'hadd' 'sum_68' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2944 '%p_68 = hmul i16 %a_15, i16 -0.263672'
ST_42 : Operation 2944 [2/2] (2.96ns)   --->   "%p_68 = hmul i16 %a_15, i16 -0.263672" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2944 'hmul' 'p_68' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2945 [1/2] (5.90ns)   --->   "%sum_95 = hadd i16 %sum_94, i16 %p_94" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2945 'hadd' 'sum_95' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2946 '%p_95 = hmul i16 %a_15, i16 -0.67627'
ST_42 : Operation 2946 [2/2] (2.96ns)   --->   "%p_95 = hmul i16 %a_15, i16 -0.67627" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2946 'hmul' 'p_95' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2947 [1/2] (5.90ns)   --->   "%sum_122 = hadd i16 %sum_121, i16 %p_121" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2947 'hadd' 'sum_122' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2948 '%p_122 = hmul i16 %a_15, i16 -0.0375061'
ST_42 : Operation 2948 [2/2] (2.96ns)   --->   "%p_122 = hmul i16 %a_15, i16 -0.0375061" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2948 'hmul' 'p_122' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2949 [1/2] (5.90ns)   --->   "%sum_149 = hadd i16 %sum_148, i16 %p_148" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2949 'hadd' 'sum_149' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2950 '%p_149 = hmul i16 %a_15, i16 0.269043'
ST_42 : Operation 2950 [2/2] (2.96ns)   --->   "%p_149 = hmul i16 %a_15, i16 0.269043" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2950 'hmul' 'p_149' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2951 [1/2] (5.90ns)   --->   "%sum_176 = hadd i16 %sum_175, i16 %p_175" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2951 'hadd' 'sum_176' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2952 '%p_176 = hmul i16 %a_15, i16 -0.155762'
ST_42 : Operation 2952 [2/2] (2.96ns)   --->   "%p_176 = hmul i16 %a_15, i16 -0.155762" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2952 'hmul' 'p_176' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2953 [1/2] (5.90ns)   --->   "%sum_203 = hadd i16 %sum_202, i16 %p_202" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2953 'hadd' 'sum_203' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2954 '%p_203 = hmul i16 %a_15, i16 0.12915'
ST_42 : Operation 2954 [2/2] (2.96ns)   --->   "%p_203 = hmul i16 %a_15, i16 0.12915" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2954 'hmul' 'p_203' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2955 [1/2] (5.90ns)   --->   "%sum_230 = hadd i16 %sum_229, i16 %p_229" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2955 'hadd' 'sum_230' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2956 '%p_230 = hmul i16 %a_15, i16 -0.241699'
ST_42 : Operation 2956 [2/2] (2.96ns)   --->   "%p_230 = hmul i16 %a_15, i16 -0.241699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2956 'hmul' 'p_230' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2957 [1/2] (5.90ns)   --->   "%sum_257 = hadd i16 %sum_256, i16 %p_256" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2957 'hadd' 'sum_257' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2958 '%p_257 = hmul i16 %a_15, i16 0.00186729'
ST_42 : Operation 2958 [2/2] (2.96ns)   --->   "%p_257 = hmul i16 %a_15, i16 0.00186729" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2958 'hmul' 'p_257' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2959 [1/2] (5.90ns)   --->   "%sum_284 = hadd i16 %sum_283, i16 %p_283" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2959 'hadd' 'sum_284' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2960 '%p_284 = hmul i16 %a_15, i16 -0.407959'
ST_42 : Operation 2960 [2/2] (2.96ns)   --->   "%p_284 = hmul i16 %a_15, i16 -0.407959" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2960 'hmul' 'p_284' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2961 [1/2] (5.90ns)   --->   "%sum_311 = hadd i16 %sum_310, i16 %p_310" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2961 'hadd' 'sum_311' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2962 '%p_311 = hmul i16 %a_15, i16 -0.00855255'
ST_42 : Operation 2962 [2/2] (2.96ns)   --->   "%p_311 = hmul i16 %a_15, i16 -0.00855255" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2962 'hmul' 'p_311' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2963 [1/2] (5.90ns)   --->   "%sum_338 = hadd i16 %sum_337, i16 %p_337" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2963 'hadd' 'sum_338' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2964 '%p_338 = hmul i16 %a_15, i16 0.140015'
ST_42 : Operation 2964 [2/2] (2.96ns)   --->   "%p_338 = hmul i16 %a_15, i16 0.140015" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2964 'hmul' 'p_338' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2965 [1/2] (5.90ns)   --->   "%sum_365 = hadd i16 %sum_364, i16 %p_364" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2965 'hadd' 'sum_365' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2966 '%p_365 = hmul i16 %a_15, i16 -0.0422058'
ST_42 : Operation 2966 [2/2] (2.96ns)   --->   "%p_365 = hmul i16 %a_15, i16 -0.0422058" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2966 'hmul' 'p_365' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2967 [1/2] (5.90ns)   --->   "%sum_392 = hadd i16 %sum_391, i16 %p_391" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2967 'hadd' 'sum_392' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2968 '%p_392 = hmul i16 %a_15, i16 0.000287533'
ST_42 : Operation 2968 [2/2] (2.96ns)   --->   "%p_392 = hmul i16 %a_15, i16 0.000287533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2968 'hmul' 'p_392' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2969 [1/2] (5.90ns)   --->   "%sum_419 = hadd i16 %sum_418, i16 %p_418" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2969 'hadd' 'sum_419' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2970 '%p_419 = hmul i16 %a_15, i16 0.00514221'
ST_42 : Operation 2970 [2/2] (2.96ns)   --->   "%p_419 = hmul i16 %a_15, i16 0.00514221" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2970 'hmul' 'p_419' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2971 [1/2] (5.90ns)   --->   "%sum_446 = hadd i16 %sum_445, i16 %p_445" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2971 'hadd' 'sum_446' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2972 '%p_446 = hmul i16 %a_15, i16 0.0102844'
ST_42 : Operation 2972 [2/2] (2.96ns)   --->   "%p_446 = hmul i16 %a_15, i16 0.0102844" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2972 'hmul' 'p_446' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2973 [1/2] (5.90ns)   --->   "%sum_473 = hadd i16 %sum_472, i16 %p_472" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2973 'hadd' 'sum_473' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2974 '%p_473 = hmul i16 %a_15, i16 8.6844e-05'
ST_42 : Operation 2974 [2/2] (2.96ns)   --->   "%p_473 = hmul i16 %a_15, i16 8.6844e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2974 'hmul' 'p_473' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2975 [1/2] (5.90ns)   --->   "%sum_500 = hadd i16 %sum_499, i16 %p_499" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2975 'hadd' 'sum_500' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2976 '%p_500 = hmul i16 %a_15, i16 0.0253296'
ST_42 : Operation 2976 [2/2] (2.96ns)   --->   "%p_500 = hmul i16 %a_15, i16 0.0253296" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2976 'hmul' 'p_500' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2977 [1/2] (5.90ns)   --->   "%sum_527 = hadd i16 %sum_526, i16 %p_526" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2977 'hadd' 'sum_527' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2978 '%p_527 = hmul i16 %a_15, i16 -0.90625'
ST_42 : Operation 2978 [2/2] (2.96ns)   --->   "%p_527 = hmul i16 %a_15, i16 -0.90625" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2978 'hmul' 'p_527' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2979 [1/2] (5.90ns)   --->   "%sum_554 = hadd i16 %sum_553, i16 %p_553" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2979 'hadd' 'sum_554' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2980 '%p_554 = hmul i16 %a_15, i16 0.0312805'
ST_42 : Operation 2980 [2/2] (2.96ns)   --->   "%p_554 = hmul i16 %a_15, i16 0.0312805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2980 'hmul' 'p_554' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2981 [1/2] (5.90ns)   --->   "%sum_581 = hadd i16 %sum_580, i16 %p_580" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2981 'hadd' 'sum_581' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2982 '%p_581 = hmul i16 %a_15, i16 -0.0480957'
ST_42 : Operation 2982 [2/2] (2.96ns)   --->   "%p_581 = hmul i16 %a_15, i16 -0.0480957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2982 'hmul' 'p_581' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2983 [1/2] (5.90ns)   --->   "%sum_608 = hadd i16 %sum_607, i16 %p_607" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2983 'hadd' 'sum_608' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2984 '%p_608 = hmul i16 %a_15, i16 0.70752'
ST_42 : Operation 2984 [2/2] (2.96ns)   --->   "%p_608 = hmul i16 %a_15, i16 0.70752" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2984 'hmul' 'p_608' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2985 [1/2] (5.90ns)   --->   "%sum_635 = hadd i16 %sum_634, i16 %p_634" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2985 'hadd' 'sum_635' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2986 '%p_635 = hmul i16 %a_15, i16 -0.0011282'
ST_42 : Operation 2986 [2/2] (2.96ns)   --->   "%p_635 = hmul i16 %a_15, i16 -0.0011282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2986 'hmul' 'p_635' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2987 [1/2] (5.90ns)   --->   "%sum_662 = hadd i16 %sum_661, i16 %p_661" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2987 'hadd' 'sum_662' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2988 '%p_662 = hmul i16 %a_15, i16 -0.237427'
ST_42 : Operation 2988 [2/2] (2.96ns)   --->   "%p_662 = hmul i16 %a_15, i16 -0.237427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2988 'hmul' 'p_662' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2989 [1/2] (5.90ns)   --->   "%sum_689 = hadd i16 %sum_688, i16 %p_688" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2989 'hadd' 'sum_689' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2990 '%p_689 = hmul i16 %a_15, i16 0.529785'
ST_42 : Operation 2990 [2/2] (2.96ns)   --->   "%p_689 = hmul i16 %a_15, i16 0.529785" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2990 'hmul' 'p_689' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2991 [1/2] (5.90ns)   --->   "%sum_716 = hadd i16 %sum_715, i16 %p_715" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2991 'hadd' 'sum_716' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2992 '%p_716 = hmul i16 %a_15, i16 -0.132446'
ST_42 : Operation 2992 [2/2] (2.96ns)   --->   "%p_716 = hmul i16 %a_15, i16 -0.132446" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2992 'hmul' 'p_716' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2993 [1/2] (5.90ns)   --->   "%sum_743 = hadd i16 %sum_742, i16 %p_742" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2993 'hadd' 'sum_743' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2994 '%p_743 = hmul i16 %a_15, i16 0.271484'
ST_42 : Operation 2994 [2/2] (2.96ns)   --->   "%p_743 = hmul i16 %a_15, i16 0.271484" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2994 'hmul' 'p_743' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2995 [1/2] (5.90ns)   --->   "%sum_770 = hadd i16 %sum_769, i16 %p_769" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2995 'hadd' 'sum_770' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2996 '%p_770 = hmul i16 %a_15, i16 0.261719'
ST_42 : Operation 2996 [2/2] (2.96ns)   --->   "%p_770 = hmul i16 %a_15, i16 0.261719" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2996 'hmul' 'p_770' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2997 [1/2] (5.90ns)   --->   "%sum_797 = hadd i16 %sum_796, i16 %p_796" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2997 'hadd' 'sum_797' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 2998 '%p_797 = hmul i16 %a_15, i16 -0.334473'
ST_42 : Operation 2998 [2/2] (2.96ns)   --->   "%p_797 = hmul i16 %a_15, i16 -0.334473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 2998 'hmul' 'p_797' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2999 [1/2] (5.90ns)   --->   "%sum_824 = hadd i16 %sum_823, i16 %p_823" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 2999 'hadd' 'sum_824' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3000 '%p_824 = hmul i16 %a_15, i16 1.78418'
ST_42 : Operation 3000 [2/2] (2.96ns)   --->   "%p_824 = hmul i16 %a_15, i16 1.78418" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3000 'hmul' 'p_824' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3001 [1/2] (5.90ns)   --->   "%sum_851 = hadd i16 %sum_850, i16 %p_850" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3001 'hadd' 'sum_851' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 3002 '%p_851 = hmul i16 %a_15, i16 0.128174'
ST_42 : Operation 3002 [2/2] (2.96ns)   --->   "%p_851 = hmul i16 %a_15, i16 0.128174" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3002 'hmul' 'p_851' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.6>
ST_43 : Operation 3003 [1/2] (4.72ns)   --->   "%p_15 = hmul i16 %a_15, i16 0.00306702" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3003 'hmul' 'p_15' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3004 '%sum_15 = hadd i16 %sum_14, i16 %p_15'
ST_43 : Operation 3004 [2/2] (4.14ns)   --->   "%sum_15 = hadd i16 %sum_14, i16 %p_15" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3004 'hadd' 'sum_15' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3005 [1/2] (4.72ns)   --->   "%p_41 = hmul i16 %a_15, i16 0.0881348" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3005 'hmul' 'p_41' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3006 '%sum_42 = hadd i16 %sum_41, i16 %p_41'
ST_43 : Operation 3006 [2/2] (4.14ns)   --->   "%sum_42 = hadd i16 %sum_41, i16 %p_41" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3006 'hadd' 'sum_42' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3007 [1/2] (4.72ns)   --->   "%p_68 = hmul i16 %a_15, i16 -0.263672" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3007 'hmul' 'p_68' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3008 '%sum_69 = hadd i16 %sum_68, i16 %p_68'
ST_43 : Operation 3008 [2/2] (4.14ns)   --->   "%sum_69 = hadd i16 %sum_68, i16 %p_68" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3008 'hadd' 'sum_69' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3009 [1/2] (4.72ns)   --->   "%p_95 = hmul i16 %a_15, i16 -0.67627" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3009 'hmul' 'p_95' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3010 '%sum_96 = hadd i16 %sum_95, i16 %p_95'
ST_43 : Operation 3010 [2/2] (4.14ns)   --->   "%sum_96 = hadd i16 %sum_95, i16 %p_95" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3010 'hadd' 'sum_96' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3011 [1/2] (4.72ns)   --->   "%p_122 = hmul i16 %a_15, i16 -0.0375061" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3011 'hmul' 'p_122' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3012 '%sum_123 = hadd i16 %sum_122, i16 %p_122'
ST_43 : Operation 3012 [2/2] (4.14ns)   --->   "%sum_123 = hadd i16 %sum_122, i16 %p_122" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3012 'hadd' 'sum_123' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3013 [1/2] (4.72ns)   --->   "%p_149 = hmul i16 %a_15, i16 0.269043" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3013 'hmul' 'p_149' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3014 '%sum_150 = hadd i16 %sum_149, i16 %p_149'
ST_43 : Operation 3014 [2/2] (4.14ns)   --->   "%sum_150 = hadd i16 %sum_149, i16 %p_149" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3014 'hadd' 'sum_150' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3015 [1/2] (4.72ns)   --->   "%p_176 = hmul i16 %a_15, i16 -0.155762" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3015 'hmul' 'p_176' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3016 '%sum_177 = hadd i16 %sum_176, i16 %p_176'
ST_43 : Operation 3016 [2/2] (4.14ns)   --->   "%sum_177 = hadd i16 %sum_176, i16 %p_176" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3016 'hadd' 'sum_177' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3017 [1/2] (4.72ns)   --->   "%p_203 = hmul i16 %a_15, i16 0.12915" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3017 'hmul' 'p_203' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3018 '%sum_204 = hadd i16 %sum_203, i16 %p_203'
ST_43 : Operation 3018 [2/2] (4.14ns)   --->   "%sum_204 = hadd i16 %sum_203, i16 %p_203" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3018 'hadd' 'sum_204' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3019 [1/2] (4.72ns)   --->   "%p_230 = hmul i16 %a_15, i16 -0.241699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3019 'hmul' 'p_230' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3020 '%sum_231 = hadd i16 %sum_230, i16 %p_230'
ST_43 : Operation 3020 [2/2] (4.14ns)   --->   "%sum_231 = hadd i16 %sum_230, i16 %p_230" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3020 'hadd' 'sum_231' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3021 [1/2] (4.72ns)   --->   "%p_257 = hmul i16 %a_15, i16 0.00186729" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3021 'hmul' 'p_257' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3022 '%sum_258 = hadd i16 %sum_257, i16 %p_257'
ST_43 : Operation 3022 [2/2] (4.14ns)   --->   "%sum_258 = hadd i16 %sum_257, i16 %p_257" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3022 'hadd' 'sum_258' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3023 [1/2] (4.72ns)   --->   "%p_284 = hmul i16 %a_15, i16 -0.407959" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3023 'hmul' 'p_284' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3024 '%sum_285 = hadd i16 %sum_284, i16 %p_284'
ST_43 : Operation 3024 [2/2] (4.14ns)   --->   "%sum_285 = hadd i16 %sum_284, i16 %p_284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3024 'hadd' 'sum_285' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3025 [1/2] (4.72ns)   --->   "%p_311 = hmul i16 %a_15, i16 -0.00855255" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3025 'hmul' 'p_311' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3026 '%sum_312 = hadd i16 %sum_311, i16 %p_311'
ST_43 : Operation 3026 [2/2] (4.14ns)   --->   "%sum_312 = hadd i16 %sum_311, i16 %p_311" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3026 'hadd' 'sum_312' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3027 [1/2] (4.72ns)   --->   "%p_338 = hmul i16 %a_15, i16 0.140015" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3027 'hmul' 'p_338' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3028 '%sum_339 = hadd i16 %sum_338, i16 %p_338'
ST_43 : Operation 3028 [2/2] (4.14ns)   --->   "%sum_339 = hadd i16 %sum_338, i16 %p_338" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3028 'hadd' 'sum_339' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3029 [1/2] (4.72ns)   --->   "%p_365 = hmul i16 %a_15, i16 -0.0422058" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3029 'hmul' 'p_365' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3030 '%sum_366 = hadd i16 %sum_365, i16 %p_365'
ST_43 : Operation 3030 [2/2] (4.14ns)   --->   "%sum_366 = hadd i16 %sum_365, i16 %p_365" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3030 'hadd' 'sum_366' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3031 [1/2] (4.72ns)   --->   "%p_392 = hmul i16 %a_15, i16 0.000287533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3031 'hmul' 'p_392' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3032 '%sum_393 = hadd i16 %sum_392, i16 %p_392'
ST_43 : Operation 3032 [2/2] (4.14ns)   --->   "%sum_393 = hadd i16 %sum_392, i16 %p_392" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3032 'hadd' 'sum_393' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3033 [1/2] (4.72ns)   --->   "%p_419 = hmul i16 %a_15, i16 0.00514221" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3033 'hmul' 'p_419' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3034 '%sum_420 = hadd i16 %sum_419, i16 %p_419'
ST_43 : Operation 3034 [2/2] (4.14ns)   --->   "%sum_420 = hadd i16 %sum_419, i16 %p_419" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3034 'hadd' 'sum_420' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3035 [1/2] (4.72ns)   --->   "%p_446 = hmul i16 %a_15, i16 0.0102844" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3035 'hmul' 'p_446' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3036 '%sum_447 = hadd i16 %sum_446, i16 %p_446'
ST_43 : Operation 3036 [2/2] (4.14ns)   --->   "%sum_447 = hadd i16 %sum_446, i16 %p_446" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3036 'hadd' 'sum_447' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3037 [1/2] (4.72ns)   --->   "%p_473 = hmul i16 %a_15, i16 8.6844e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3037 'hmul' 'p_473' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3038 '%sum_474 = hadd i16 %sum_473, i16 %p_473'
ST_43 : Operation 3038 [2/2] (4.14ns)   --->   "%sum_474 = hadd i16 %sum_473, i16 %p_473" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3038 'hadd' 'sum_474' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3039 [1/2] (4.72ns)   --->   "%p_500 = hmul i16 %a_15, i16 0.0253296" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3039 'hmul' 'p_500' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3040 '%sum_501 = hadd i16 %sum_500, i16 %p_500'
ST_43 : Operation 3040 [2/2] (4.14ns)   --->   "%sum_501 = hadd i16 %sum_500, i16 %p_500" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3040 'hadd' 'sum_501' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3041 [1/2] (4.72ns)   --->   "%p_527 = hmul i16 %a_15, i16 -0.90625" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3041 'hmul' 'p_527' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3042 '%sum_528 = hadd i16 %sum_527, i16 %p_527'
ST_43 : Operation 3042 [2/2] (4.14ns)   --->   "%sum_528 = hadd i16 %sum_527, i16 %p_527" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3042 'hadd' 'sum_528' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3043 [1/2] (4.72ns)   --->   "%p_554 = hmul i16 %a_15, i16 0.0312805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3043 'hmul' 'p_554' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3044 '%sum_555 = hadd i16 %sum_554, i16 %p_554'
ST_43 : Operation 3044 [2/2] (4.14ns)   --->   "%sum_555 = hadd i16 %sum_554, i16 %p_554" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3044 'hadd' 'sum_555' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3045 [1/2] (4.72ns)   --->   "%p_581 = hmul i16 %a_15, i16 -0.0480957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3045 'hmul' 'p_581' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3046 '%sum_582 = hadd i16 %sum_581, i16 %p_581'
ST_43 : Operation 3046 [2/2] (4.14ns)   --->   "%sum_582 = hadd i16 %sum_581, i16 %p_581" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3046 'hadd' 'sum_582' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3047 [1/2] (4.72ns)   --->   "%p_608 = hmul i16 %a_15, i16 0.70752" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3047 'hmul' 'p_608' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3048 '%sum_609 = hadd i16 %sum_608, i16 %p_608'
ST_43 : Operation 3048 [2/2] (4.14ns)   --->   "%sum_609 = hadd i16 %sum_608, i16 %p_608" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3048 'hadd' 'sum_609' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3049 [1/2] (4.72ns)   --->   "%p_635 = hmul i16 %a_15, i16 -0.0011282" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3049 'hmul' 'p_635' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3050 '%sum_636 = hadd i16 %sum_635, i16 %p_635'
ST_43 : Operation 3050 [2/2] (4.14ns)   --->   "%sum_636 = hadd i16 %sum_635, i16 %p_635" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3050 'hadd' 'sum_636' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3051 [1/2] (4.72ns)   --->   "%p_662 = hmul i16 %a_15, i16 -0.237427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3051 'hmul' 'p_662' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3052 '%sum_663 = hadd i16 %sum_662, i16 %p_662'
ST_43 : Operation 3052 [2/2] (4.14ns)   --->   "%sum_663 = hadd i16 %sum_662, i16 %p_662" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3052 'hadd' 'sum_663' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3053 [1/2] (4.72ns)   --->   "%p_689 = hmul i16 %a_15, i16 0.529785" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3053 'hmul' 'p_689' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3054 '%sum_690 = hadd i16 %sum_689, i16 %p_689'
ST_43 : Operation 3054 [2/2] (4.14ns)   --->   "%sum_690 = hadd i16 %sum_689, i16 %p_689" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3054 'hadd' 'sum_690' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3055 [1/2] (4.72ns)   --->   "%p_716 = hmul i16 %a_15, i16 -0.132446" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3055 'hmul' 'p_716' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3056 '%sum_717 = hadd i16 %sum_716, i16 %p_716'
ST_43 : Operation 3056 [2/2] (4.14ns)   --->   "%sum_717 = hadd i16 %sum_716, i16 %p_716" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3056 'hadd' 'sum_717' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3057 [1/2] (4.72ns)   --->   "%p_743 = hmul i16 %a_15, i16 0.271484" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3057 'hmul' 'p_743' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3058 '%sum_744 = hadd i16 %sum_743, i16 %p_743'
ST_43 : Operation 3058 [2/2] (4.14ns)   --->   "%sum_744 = hadd i16 %sum_743, i16 %p_743" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3058 'hadd' 'sum_744' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3059 [1/2] (4.72ns)   --->   "%p_770 = hmul i16 %a_15, i16 0.261719" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3059 'hmul' 'p_770' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3060 '%sum_771 = hadd i16 %sum_770, i16 %p_770'
ST_43 : Operation 3060 [2/2] (4.14ns)   --->   "%sum_771 = hadd i16 %sum_770, i16 %p_770" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3060 'hadd' 'sum_771' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3061 [1/2] (4.72ns)   --->   "%p_797 = hmul i16 %a_15, i16 -0.334473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3061 'hmul' 'p_797' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3062 '%sum_798 = hadd i16 %sum_797, i16 %p_797'
ST_43 : Operation 3062 [2/2] (4.14ns)   --->   "%sum_798 = hadd i16 %sum_797, i16 %p_797" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3062 'hadd' 'sum_798' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3063 [1/2] (4.72ns)   --->   "%p_824 = hmul i16 %a_15, i16 1.78418" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3063 'hmul' 'p_824' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3064 '%sum_825 = hadd i16 %sum_824, i16 %p_824'
ST_43 : Operation 3064 [2/2] (4.14ns)   --->   "%sum_825 = hadd i16 %sum_824, i16 %p_824" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3064 'hadd' 'sum_825' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3065 [1/2] (4.72ns)   --->   "%p_851 = hmul i16 %a_15, i16 0.128174" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3065 'hmul' 'p_851' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.76ns)   --->   Input mux for Operation 3066 '%sum_852 = hadd i16 %sum_851, i16 %p_851'
ST_43 : Operation 3066 [2/2] (4.14ns)   --->   "%sum_852 = hadd i16 %sum_851, i16 %p_851" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3066 'hadd' 'sum_852' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.90>
ST_44 : Operation 3067 [1/2] (5.90ns)   --->   "%sum_15 = hadd i16 %sum_14, i16 %p_15" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3067 'hadd' 'sum_15' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3068 '%p_16 = hmul i16 %a_16, i16 -0.00219345'
ST_44 : Operation 3068 [2/2] (2.96ns)   --->   "%p_16 = hmul i16 %a_16, i16 -0.00219345" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3068 'hmul' 'p_16' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3069 [1/2] (5.90ns)   --->   "%sum_42 = hadd i16 %sum_41, i16 %p_41" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3069 'hadd' 'sum_42' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3070 '%p_42 = hmul i16 %a_16, i16 0.195801'
ST_44 : Operation 3070 [2/2] (2.96ns)   --->   "%p_42 = hmul i16 %a_16, i16 0.195801" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3070 'hmul' 'p_42' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3071 [1/2] (5.90ns)   --->   "%sum_69 = hadd i16 %sum_68, i16 %p_68" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3071 'hadd' 'sum_69' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3072 '%p_69 = hmul i16 %a_16, i16 -0.45166'
ST_44 : Operation 3072 [2/2] (2.96ns)   --->   "%p_69 = hmul i16 %a_16, i16 -0.45166" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3072 'hmul' 'p_69' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3073 [1/2] (5.90ns)   --->   "%sum_96 = hadd i16 %sum_95, i16 %p_95" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3073 'hadd' 'sum_96' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3074 '%p_96 = hmul i16 %a_16, i16 -1.45605'
ST_44 : Operation 3074 [2/2] (2.96ns)   --->   "%p_96 = hmul i16 %a_16, i16 -1.45605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3074 'hmul' 'p_96' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3075 [1/2] (5.90ns)   --->   "%sum_123 = hadd i16 %sum_122, i16 %p_122" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3075 'hadd' 'sum_123' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3076 '%p_123 = hmul i16 %a_16, i16 -0.0991821'
ST_44 : Operation 3076 [2/2] (2.96ns)   --->   "%p_123 = hmul i16 %a_16, i16 -0.0991821" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3076 'hmul' 'p_123' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3077 [1/2] (5.90ns)   --->   "%sum_150 = hadd i16 %sum_149, i16 %p_149" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3077 'hadd' 'sum_150' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3078 '%p_150 = hmul i16 %a_16, i16 -0.17627'
ST_44 : Operation 3078 [2/2] (2.96ns)   --->   "%p_150 = hmul i16 %a_16, i16 -0.17627" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3078 'hmul' 'p_150' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3079 [1/2] (5.90ns)   --->   "%sum_177 = hadd i16 %sum_176, i16 %p_176" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3079 'hadd' 'sum_177' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3080 '%p_177 = hmul i16 %a_16, i16 -0.35083'
ST_44 : Operation 3080 [2/2] (2.96ns)   --->   "%p_177 = hmul i16 %a_16, i16 -0.35083" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3080 'hmul' 'p_177' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3081 [1/2] (5.90ns)   --->   "%sum_204 = hadd i16 %sum_203, i16 %p_203" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3081 'hadd' 'sum_204' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3082 '%p_204 = hmul i16 %a_16, i16 0.202271'
ST_44 : Operation 3082 [2/2] (2.96ns)   --->   "%p_204 = hmul i16 %a_16, i16 0.202271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3082 'hmul' 'p_204' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3083 [1/2] (5.90ns)   --->   "%sum_231 = hadd i16 %sum_230, i16 %p_230" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3083 'hadd' 'sum_231' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3084 '%p_231 = hmul i16 %a_16, i16 -0.432373'
ST_44 : Operation 3084 [2/2] (2.96ns)   --->   "%p_231 = hmul i16 %a_16, i16 -0.432373" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3084 'hmul' 'p_231' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3085 [1/2] (5.90ns)   --->   "%sum_258 = hadd i16 %sum_257, i16 %p_257" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3085 'hadd' 'sum_258' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3086 '%p_258 = hmul i16 %a_16, i16 0.0022831'
ST_44 : Operation 3086 [2/2] (2.96ns)   --->   "%p_258 = hmul i16 %a_16, i16 0.0022831" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3086 'hmul' 'p_258' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3087 [1/2] (5.90ns)   --->   "%sum_285 = hadd i16 %sum_284, i16 %p_284" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3087 'hadd' 'sum_285' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3088 '%p_285 = hmul i16 %a_16, i16 1.28711'
ST_44 : Operation 3088 [2/2] (2.96ns)   --->   "%p_285 = hmul i16 %a_16, i16 1.28711" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3088 'hmul' 'p_285' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3089 [1/2] (5.90ns)   --->   "%sum_312 = hadd i16 %sum_311, i16 %p_311" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3089 'hadd' 'sum_312' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3090 '%p_312 = hmul i16 %a_16, i16 -0.0224457'
ST_44 : Operation 3090 [2/2] (2.96ns)   --->   "%p_312 = hmul i16 %a_16, i16 -0.0224457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3090 'hmul' 'p_312' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3091 [1/2] (5.90ns)   --->   "%sum_339 = hadd i16 %sum_338, i16 %p_338" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3091 'hadd' 'sum_339' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3092 '%p_339 = hmul i16 %a_16, i16 0.247681'
ST_44 : Operation 3092 [2/2] (2.96ns)   --->   "%p_339 = hmul i16 %a_16, i16 0.247681" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3092 'hmul' 'p_339' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3093 [1/2] (5.90ns)   --->   "%sum_366 = hadd i16 %sum_365, i16 %p_365" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3093 'hadd' 'sum_366' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3094 '%p_366 = hmul i16 %a_16, i16 0.0387573'
ST_44 : Operation 3094 [2/2] (2.96ns)   --->   "%p_366 = hmul i16 %a_16, i16 0.0387573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3094 'hmul' 'p_366' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3095 [1/2] (5.90ns)   --->   "%sum_393 = hadd i16 %sum_392, i16 %p_392" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3095 'hadd' 'sum_393' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3096 '%p_393 = hmul i16 %a_16, i16 -0.000549316'
ST_44 : Operation 3096 [2/2] (2.96ns)   --->   "%p_393 = hmul i16 %a_16, i16 -0.000549316" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3096 'hmul' 'p_393' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3097 [1/2] (5.90ns)   --->   "%sum_420 = hadd i16 %sum_419, i16 %p_419" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3097 'hadd' 'sum_420' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3098 '%p_420 = hmul i16 %a_16, i16 0.00192261'
ST_44 : Operation 3098 [2/2] (2.96ns)   --->   "%p_420 = hmul i16 %a_16, i16 0.00192261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3098 'hmul' 'p_420' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3099 [1/2] (5.90ns)   --->   "%sum_447 = hadd i16 %sum_446, i16 %p_446" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3099 'hadd' 'sum_447' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3100 '%p_447 = hmul i16 %a_16, i16 0.0103226'
ST_44 : Operation 3100 [2/2] (2.96ns)   --->   "%p_447 = hmul i16 %a_16, i16 0.0103226" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3100 'hmul' 'p_447' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3101 [1/2] (5.90ns)   --->   "%sum_474 = hadd i16 %sum_473, i16 %p_473" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3101 'hadd' 'sum_474' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3102 '%p_474 = hmul i16 %a_16, i16 -9.84073e-05'
ST_44 : Operation 3102 [2/2] (2.96ns)   --->   "%p_474 = hmul i16 %a_16, i16 -9.84073e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3102 'hmul' 'p_474' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3103 [1/2] (5.90ns)   --->   "%sum_501 = hadd i16 %sum_500, i16 %p_500" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3103 'hadd' 'sum_501' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3104 '%p_501 = hmul i16 %a_16, i16 0.0227966'
ST_44 : Operation 3104 [2/2] (2.96ns)   --->   "%p_501 = hmul i16 %a_16, i16 0.0227966" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3104 'hmul' 'p_501' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3105 [1/2] (5.90ns)   --->   "%sum_528 = hadd i16 %sum_527, i16 %p_527" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3105 'hadd' 'sum_528' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3106 '%p_528 = hmul i16 %a_16, i16 0.105713'
ST_44 : Operation 3106 [2/2] (2.96ns)   --->   "%p_528 = hmul i16 %a_16, i16 0.105713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3106 'hmul' 'p_528' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3107 [1/2] (5.90ns)   --->   "%sum_555 = hadd i16 %sum_554, i16 %p_554" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3107 'hadd' 'sum_555' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3108 '%p_555 = hmul i16 %a_16, i16 -0.074646'
ST_44 : Operation 3108 [2/2] (2.96ns)   --->   "%p_555 = hmul i16 %a_16, i16 -0.074646" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3108 'hmul' 'p_555' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3109 [1/2] (5.90ns)   --->   "%sum_582 = hadd i16 %sum_581, i16 %p_581" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3109 'hadd' 'sum_582' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3110 '%p_582 = hmul i16 %a_16, i16 -0.0700684'
ST_44 : Operation 3110 [2/2] (2.96ns)   --->   "%p_582 = hmul i16 %a_16, i16 -0.0700684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3110 'hmul' 'p_582' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3111 [1/2] (5.90ns)   --->   "%sum_609 = hadd i16 %sum_608, i16 %p_608" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3111 'hadd' 'sum_609' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3112 '%p_609 = hmul i16 %a_16, i16 -2.07617'
ST_44 : Operation 3112 [2/2] (2.96ns)   --->   "%p_609 = hmul i16 %a_16, i16 -2.07617" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3112 'hmul' 'p_609' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3113 [1/2] (5.90ns)   --->   "%sum_636 = hadd i16 %sum_635, i16 %p_635" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3113 'hadd' 'sum_636' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3114 '%p_636 = hmul i16 %a_16, i16 0.000740528'
ST_44 : Operation 3114 [2/2] (2.96ns)   --->   "%p_636 = hmul i16 %a_16, i16 0.000740528" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3114 'hmul' 'p_636' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3115 [1/2] (5.90ns)   --->   "%sum_663 = hadd i16 %sum_662, i16 %p_662" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3115 'hadd' 'sum_663' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3116 '%p_663 = hmul i16 %a_16, i16 -0.536621'
ST_44 : Operation 3116 [2/2] (2.96ns)   --->   "%p_663 = hmul i16 %a_16, i16 -0.536621" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3116 'hmul' 'p_663' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3117 [1/2] (5.90ns)   --->   "%sum_690 = hadd i16 %sum_689, i16 %p_689" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3117 'hadd' 'sum_690' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3118 '%p_690 = hmul i16 %a_16, i16 0.90332'
ST_44 : Operation 3118 [2/2] (2.96ns)   --->   "%p_690 = hmul i16 %a_16, i16 0.90332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3118 'hmul' 'p_690' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3119 [1/2] (5.90ns)   --->   "%sum_717 = hadd i16 %sum_716, i16 %p_716" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3119 'hadd' 'sum_717' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3120 '%p_717 = hmul i16 %a_16, i16 -0.298828'
ST_44 : Operation 3120 [2/2] (2.96ns)   --->   "%p_717 = hmul i16 %a_16, i16 -0.298828" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3120 'hmul' 'p_717' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3121 [1/2] (5.90ns)   --->   "%sum_744 = hadd i16 %sum_743, i16 %p_743" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3121 'hadd' 'sum_744' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3122 '%p_744 = hmul i16 %a_16, i16 -0.476318'
ST_44 : Operation 3122 [2/2] (2.96ns)   --->   "%p_744 = hmul i16 %a_16, i16 -0.476318" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3122 'hmul' 'p_744' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3123 [1/2] (5.90ns)   --->   "%sum_771 = hadd i16 %sum_770, i16 %p_770" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3123 'hadd' 'sum_771' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3124 '%p_771 = hmul i16 %a_16, i16 0.00587463'
ST_44 : Operation 3124 [2/2] (2.96ns)   --->   "%p_771 = hmul i16 %a_16, i16 0.00587463" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3124 'hmul' 'p_771' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3125 [1/2] (5.90ns)   --->   "%sum_798 = hadd i16 %sum_797, i16 %p_797" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3125 'hadd' 'sum_798' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3126 '%p_798 = hmul i16 %a_16, i16 -0.566406'
ST_44 : Operation 3126 [2/2] (2.96ns)   --->   "%p_798 = hmul i16 %a_16, i16 -0.566406" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3126 'hmul' 'p_798' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3127 [1/2] (5.90ns)   --->   "%sum_825 = hadd i16 %sum_824, i16 %p_824" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3127 'hadd' 'sum_825' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3128 '%p_825 = hmul i16 %a_16, i16 -0.93457'
ST_44 : Operation 3128 [2/2] (2.96ns)   --->   "%p_825 = hmul i16 %a_16, i16 -0.93457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3128 'hmul' 'p_825' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3129 [1/2] (5.90ns)   --->   "%sum_852 = hadd i16 %sum_851, i16 %p_851" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3129 'hadd' 'sum_852' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.76ns)   --->   Input mux for Operation 3130 '%p_852 = hmul i16 %a_16, i16 0.180054'
ST_44 : Operation 3130 [2/2] (2.96ns)   --->   "%p_852 = hmul i16 %a_16, i16 0.180054" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3130 'hmul' 'p_852' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.6>
ST_45 : Operation 3131 [1/2] (4.72ns)   --->   "%p_16 = hmul i16 %a_16, i16 -0.00219345" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3131 'hmul' 'p_16' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3132 '%sum_16 = hadd i16 %sum_15, i16 %p_16'
ST_45 : Operation 3132 [2/2] (4.14ns)   --->   "%sum_16 = hadd i16 %sum_15, i16 %p_16" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3132 'hadd' 'sum_16' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3133 [1/2] (4.72ns)   --->   "%p_42 = hmul i16 %a_16, i16 0.195801" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3133 'hmul' 'p_42' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3134 '%sum_43 = hadd i16 %sum_42, i16 %p_42'
ST_45 : Operation 3134 [2/2] (4.14ns)   --->   "%sum_43 = hadd i16 %sum_42, i16 %p_42" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3134 'hadd' 'sum_43' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3135 [1/2] (4.72ns)   --->   "%p_69 = hmul i16 %a_16, i16 -0.45166" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3135 'hmul' 'p_69' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3136 '%sum_70 = hadd i16 %sum_69, i16 %p_69'
ST_45 : Operation 3136 [2/2] (4.14ns)   --->   "%sum_70 = hadd i16 %sum_69, i16 %p_69" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3136 'hadd' 'sum_70' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3137 [1/2] (4.72ns)   --->   "%p_96 = hmul i16 %a_16, i16 -1.45605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3137 'hmul' 'p_96' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3138 '%sum_97 = hadd i16 %sum_96, i16 %p_96'
ST_45 : Operation 3138 [2/2] (4.14ns)   --->   "%sum_97 = hadd i16 %sum_96, i16 %p_96" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3138 'hadd' 'sum_97' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3139 [1/2] (4.72ns)   --->   "%p_123 = hmul i16 %a_16, i16 -0.0991821" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3139 'hmul' 'p_123' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3140 '%sum_124 = hadd i16 %sum_123, i16 %p_123'
ST_45 : Operation 3140 [2/2] (4.14ns)   --->   "%sum_124 = hadd i16 %sum_123, i16 %p_123" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3140 'hadd' 'sum_124' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3141 [1/2] (4.72ns)   --->   "%p_150 = hmul i16 %a_16, i16 -0.17627" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3141 'hmul' 'p_150' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3142 '%sum_151 = hadd i16 %sum_150, i16 %p_150'
ST_45 : Operation 3142 [2/2] (4.14ns)   --->   "%sum_151 = hadd i16 %sum_150, i16 %p_150" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3142 'hadd' 'sum_151' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3143 [1/2] (4.72ns)   --->   "%p_177 = hmul i16 %a_16, i16 -0.35083" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3143 'hmul' 'p_177' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3144 '%sum_178 = hadd i16 %sum_177, i16 %p_177'
ST_45 : Operation 3144 [2/2] (4.14ns)   --->   "%sum_178 = hadd i16 %sum_177, i16 %p_177" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3144 'hadd' 'sum_178' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3145 [1/2] (4.72ns)   --->   "%p_204 = hmul i16 %a_16, i16 0.202271" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3145 'hmul' 'p_204' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3146 '%sum_205 = hadd i16 %sum_204, i16 %p_204'
ST_45 : Operation 3146 [2/2] (4.14ns)   --->   "%sum_205 = hadd i16 %sum_204, i16 %p_204" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3146 'hadd' 'sum_205' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3147 [1/2] (4.72ns)   --->   "%p_231 = hmul i16 %a_16, i16 -0.432373" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3147 'hmul' 'p_231' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3148 '%sum_232 = hadd i16 %sum_231, i16 %p_231'
ST_45 : Operation 3148 [2/2] (4.14ns)   --->   "%sum_232 = hadd i16 %sum_231, i16 %p_231" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3148 'hadd' 'sum_232' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3149 [1/2] (4.72ns)   --->   "%p_258 = hmul i16 %a_16, i16 0.0022831" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3149 'hmul' 'p_258' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3150 '%sum_259 = hadd i16 %sum_258, i16 %p_258'
ST_45 : Operation 3150 [2/2] (4.14ns)   --->   "%sum_259 = hadd i16 %sum_258, i16 %p_258" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3150 'hadd' 'sum_259' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3151 [1/2] (4.72ns)   --->   "%p_285 = hmul i16 %a_16, i16 1.28711" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3151 'hmul' 'p_285' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3152 '%sum_286 = hadd i16 %sum_285, i16 %p_285'
ST_45 : Operation 3152 [2/2] (4.14ns)   --->   "%sum_286 = hadd i16 %sum_285, i16 %p_285" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3152 'hadd' 'sum_286' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3153 [1/2] (4.72ns)   --->   "%p_312 = hmul i16 %a_16, i16 -0.0224457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3153 'hmul' 'p_312' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3154 '%sum_313 = hadd i16 %sum_312, i16 %p_312'
ST_45 : Operation 3154 [2/2] (4.14ns)   --->   "%sum_313 = hadd i16 %sum_312, i16 %p_312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3154 'hadd' 'sum_313' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3155 [1/2] (4.72ns)   --->   "%p_339 = hmul i16 %a_16, i16 0.247681" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3155 'hmul' 'p_339' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3156 '%sum_340 = hadd i16 %sum_339, i16 %p_339'
ST_45 : Operation 3156 [2/2] (4.14ns)   --->   "%sum_340 = hadd i16 %sum_339, i16 %p_339" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3156 'hadd' 'sum_340' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3157 [1/2] (4.72ns)   --->   "%p_366 = hmul i16 %a_16, i16 0.0387573" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3157 'hmul' 'p_366' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3158 '%sum_367 = hadd i16 %sum_366, i16 %p_366'
ST_45 : Operation 3158 [2/2] (4.14ns)   --->   "%sum_367 = hadd i16 %sum_366, i16 %p_366" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3158 'hadd' 'sum_367' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3159 [1/2] (4.72ns)   --->   "%p_393 = hmul i16 %a_16, i16 -0.000549316" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3159 'hmul' 'p_393' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3160 '%sum_394 = hadd i16 %sum_393, i16 %p_393'
ST_45 : Operation 3160 [2/2] (4.14ns)   --->   "%sum_394 = hadd i16 %sum_393, i16 %p_393" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3160 'hadd' 'sum_394' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3161 [1/2] (4.72ns)   --->   "%p_420 = hmul i16 %a_16, i16 0.00192261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3161 'hmul' 'p_420' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3162 '%sum_421 = hadd i16 %sum_420, i16 %p_420'
ST_45 : Operation 3162 [2/2] (4.14ns)   --->   "%sum_421 = hadd i16 %sum_420, i16 %p_420" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3162 'hadd' 'sum_421' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3163 [1/2] (4.72ns)   --->   "%p_447 = hmul i16 %a_16, i16 0.0103226" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3163 'hmul' 'p_447' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3164 '%sum_448 = hadd i16 %sum_447, i16 %p_447'
ST_45 : Operation 3164 [2/2] (4.14ns)   --->   "%sum_448 = hadd i16 %sum_447, i16 %p_447" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3164 'hadd' 'sum_448' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3165 [1/2] (4.72ns)   --->   "%p_474 = hmul i16 %a_16, i16 -9.84073e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3165 'hmul' 'p_474' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3166 '%sum_475 = hadd i16 %sum_474, i16 %p_474'
ST_45 : Operation 3166 [2/2] (4.14ns)   --->   "%sum_475 = hadd i16 %sum_474, i16 %p_474" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3166 'hadd' 'sum_475' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3167 [1/2] (4.72ns)   --->   "%p_501 = hmul i16 %a_16, i16 0.0227966" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3167 'hmul' 'p_501' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3168 '%sum_502 = hadd i16 %sum_501, i16 %p_501'
ST_45 : Operation 3168 [2/2] (4.14ns)   --->   "%sum_502 = hadd i16 %sum_501, i16 %p_501" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3168 'hadd' 'sum_502' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3169 [1/2] (4.72ns)   --->   "%p_528 = hmul i16 %a_16, i16 0.105713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3169 'hmul' 'p_528' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3170 '%sum_529 = hadd i16 %sum_528, i16 %p_528'
ST_45 : Operation 3170 [2/2] (4.14ns)   --->   "%sum_529 = hadd i16 %sum_528, i16 %p_528" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3170 'hadd' 'sum_529' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3171 [1/2] (4.72ns)   --->   "%p_555 = hmul i16 %a_16, i16 -0.074646" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3171 'hmul' 'p_555' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3172 '%sum_556 = hadd i16 %sum_555, i16 %p_555'
ST_45 : Operation 3172 [2/2] (4.14ns)   --->   "%sum_556 = hadd i16 %sum_555, i16 %p_555" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3172 'hadd' 'sum_556' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3173 [1/2] (4.72ns)   --->   "%p_582 = hmul i16 %a_16, i16 -0.0700684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3173 'hmul' 'p_582' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3174 '%sum_583 = hadd i16 %sum_582, i16 %p_582'
ST_45 : Operation 3174 [2/2] (4.14ns)   --->   "%sum_583 = hadd i16 %sum_582, i16 %p_582" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3174 'hadd' 'sum_583' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3175 [1/2] (4.72ns)   --->   "%p_609 = hmul i16 %a_16, i16 -2.07617" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3175 'hmul' 'p_609' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3176 '%sum_610 = hadd i16 %sum_609, i16 %p_609'
ST_45 : Operation 3176 [2/2] (4.14ns)   --->   "%sum_610 = hadd i16 %sum_609, i16 %p_609" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3176 'hadd' 'sum_610' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3177 [1/2] (4.72ns)   --->   "%p_636 = hmul i16 %a_16, i16 0.000740528" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3177 'hmul' 'p_636' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3178 '%sum_637 = hadd i16 %sum_636, i16 %p_636'
ST_45 : Operation 3178 [2/2] (4.14ns)   --->   "%sum_637 = hadd i16 %sum_636, i16 %p_636" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3178 'hadd' 'sum_637' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3179 [1/2] (4.72ns)   --->   "%p_663 = hmul i16 %a_16, i16 -0.536621" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3179 'hmul' 'p_663' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3180 '%sum_664 = hadd i16 %sum_663, i16 %p_663'
ST_45 : Operation 3180 [2/2] (4.14ns)   --->   "%sum_664 = hadd i16 %sum_663, i16 %p_663" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3180 'hadd' 'sum_664' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3181 [1/2] (4.72ns)   --->   "%p_690 = hmul i16 %a_16, i16 0.90332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3181 'hmul' 'p_690' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3182 '%sum_691 = hadd i16 %sum_690, i16 %p_690'
ST_45 : Operation 3182 [2/2] (4.14ns)   --->   "%sum_691 = hadd i16 %sum_690, i16 %p_690" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3182 'hadd' 'sum_691' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3183 [1/2] (4.72ns)   --->   "%p_717 = hmul i16 %a_16, i16 -0.298828" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3183 'hmul' 'p_717' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3184 '%sum_718 = hadd i16 %sum_717, i16 %p_717'
ST_45 : Operation 3184 [2/2] (4.14ns)   --->   "%sum_718 = hadd i16 %sum_717, i16 %p_717" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3184 'hadd' 'sum_718' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3185 [1/2] (4.72ns)   --->   "%p_744 = hmul i16 %a_16, i16 -0.476318" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3185 'hmul' 'p_744' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3186 '%sum_745 = hadd i16 %sum_744, i16 %p_744'
ST_45 : Operation 3186 [2/2] (4.14ns)   --->   "%sum_745 = hadd i16 %sum_744, i16 %p_744" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3186 'hadd' 'sum_745' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3187 [1/2] (4.72ns)   --->   "%p_771 = hmul i16 %a_16, i16 0.00587463" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3187 'hmul' 'p_771' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3188 '%sum_772 = hadd i16 %sum_771, i16 %p_771'
ST_45 : Operation 3188 [2/2] (4.14ns)   --->   "%sum_772 = hadd i16 %sum_771, i16 %p_771" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3188 'hadd' 'sum_772' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3189 [1/2] (4.72ns)   --->   "%p_798 = hmul i16 %a_16, i16 -0.566406" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3189 'hmul' 'p_798' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3190 '%sum_799 = hadd i16 %sum_798, i16 %p_798'
ST_45 : Operation 3190 [2/2] (4.14ns)   --->   "%sum_799 = hadd i16 %sum_798, i16 %p_798" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3190 'hadd' 'sum_799' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3191 [1/2] (4.72ns)   --->   "%p_825 = hmul i16 %a_16, i16 -0.93457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3191 'hmul' 'p_825' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3192 '%sum_826 = hadd i16 %sum_825, i16 %p_825'
ST_45 : Operation 3192 [2/2] (4.14ns)   --->   "%sum_826 = hadd i16 %sum_825, i16 %p_825" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3192 'hadd' 'sum_826' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3193 [1/2] (4.72ns)   --->   "%p_852 = hmul i16 %a_16, i16 0.180054" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3193 'hmul' 'p_852' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.76ns)   --->   Input mux for Operation 3194 '%sum_853 = hadd i16 %sum_852, i16 %p_852'
ST_45 : Operation 3194 [2/2] (4.14ns)   --->   "%sum_853 = hadd i16 %sum_852, i16 %p_852" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3194 'hadd' 'sum_853' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.90>
ST_46 : Operation 3195 [1/2] (5.90ns)   --->   "%sum_16 = hadd i16 %sum_15, i16 %p_16" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3195 'hadd' 'sum_16' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3196 '%p_17 = hmul i16 %a_17, i16 -0.00990295'
ST_46 : Operation 3196 [2/2] (2.96ns)   --->   "%p_17 = hmul i16 %a_17, i16 -0.00990295" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3196 'hmul' 'p_17' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3197 [1/2] (5.90ns)   --->   "%sum_43 = hadd i16 %sum_42, i16 %p_42" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3197 'hadd' 'sum_43' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3198 '%p_43 = hmul i16 %a_17, i16 -0.00274849'
ST_46 : Operation 3198 [2/2] (2.96ns)   --->   "%p_43 = hmul i16 %a_17, i16 -0.00274849" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3198 'hmul' 'p_43' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3199 [1/2] (5.90ns)   --->   "%sum_70 = hadd i16 %sum_69, i16 %p_69" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3199 'hadd' 'sum_70' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3200 '%p_70 = hmul i16 %a_17, i16 -0.144775'
ST_46 : Operation 3200 [2/2] (2.96ns)   --->   "%p_70 = hmul i16 %a_17, i16 -0.144775" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3200 'hmul' 'p_70' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3201 [1/2] (5.90ns)   --->   "%sum_97 = hadd i16 %sum_96, i16 %p_96" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3201 'hadd' 'sum_97' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3202 '%p_97 = hmul i16 %a_17, i16 -0.161865'
ST_46 : Operation 3202 [2/2] (2.96ns)   --->   "%p_97 = hmul i16 %a_17, i16 -0.161865" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3202 'hmul' 'p_97' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3203 [1/2] (5.90ns)   --->   "%sum_124 = hadd i16 %sum_123, i16 %p_123" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3203 'hadd' 'sum_124' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3204 '%p_124 = hmul i16 %a_17, i16 -0.0210571'
ST_46 : Operation 3204 [2/2] (2.96ns)   --->   "%p_124 = hmul i16 %a_17, i16 -0.0210571" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3204 'hmul' 'p_124' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3205 [1/2] (5.90ns)   --->   "%sum_151 = hadd i16 %sum_150, i16 %p_150" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3205 'hadd' 'sum_151' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3206 '%p_151 = hmul i16 %a_17, i16 -0.132568'
ST_46 : Operation 3206 [2/2] (2.96ns)   --->   "%p_151 = hmul i16 %a_17, i16 -0.132568" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3206 'hmul' 'p_151' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3207 [1/2] (5.90ns)   --->   "%sum_178 = hadd i16 %sum_177, i16 %p_177" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3207 'hadd' 'sum_178' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3208 '%p_178 = hmul i16 %a_17, i16 -0.0955811'
ST_46 : Operation 3208 [2/2] (2.96ns)   --->   "%p_178 = hmul i16 %a_17, i16 -0.0955811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3208 'hmul' 'p_178' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3209 [1/2] (5.90ns)   --->   "%sum_205 = hadd i16 %sum_204, i16 %p_204" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3209 'hadd' 'sum_205' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3210 '%p_205 = hmul i16 %a_17, i16 0.069458'
ST_46 : Operation 3210 [2/2] (2.96ns)   --->   "%p_205 = hmul i16 %a_17, i16 0.069458" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3210 'hmul' 'p_205' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3211 [1/2] (5.90ns)   --->   "%sum_232 = hadd i16 %sum_231, i16 %p_231" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3211 'hadd' 'sum_232' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3212 '%p_232 = hmul i16 %a_17, i16 -0.157349'
ST_46 : Operation 3212 [2/2] (2.96ns)   --->   "%p_232 = hmul i16 %a_17, i16 -0.157349" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3212 'hmul' 'p_232' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3213 [1/2] (5.90ns)   --->   "%sum_259 = hadd i16 %sum_258, i16 %p_258" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3213 'hadd' 'sum_259' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3214 '%p_259 = hmul i16 %a_17, i16 0.00500488'
ST_46 : Operation 3214 [2/2] (2.96ns)   --->   "%p_259 = hmul i16 %a_17, i16 0.00500488" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3214 'hmul' 'p_259' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3215 [1/2] (5.90ns)   --->   "%sum_286 = hadd i16 %sum_285, i16 %p_285" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3215 'hadd' 'sum_286' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3216 '%p_286 = hmul i16 %a_17, i16 -1.37109'
ST_46 : Operation 3216 [2/2] (2.96ns)   --->   "%p_286 = hmul i16 %a_17, i16 -1.37109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3216 'hmul' 'p_286' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3217 [1/2] (5.90ns)   --->   "%sum_313 = hadd i16 %sum_312, i16 %p_312" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3217 'hadd' 'sum_313' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3218 '%p_313 = hmul i16 %a_17, i16 -0.0129852'
ST_46 : Operation 3218 [2/2] (2.96ns)   --->   "%p_313 = hmul i16 %a_17, i16 -0.0129852" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3218 'hmul' 'p_313' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3219 [1/2] (5.90ns)   --->   "%sum_340 = hadd i16 %sum_339, i16 %p_339" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3219 'hadd' 'sum_340' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3220 '%p_340 = hmul i16 %a_17, i16 0.0377197'
ST_46 : Operation 3220 [2/2] (2.96ns)   --->   "%p_340 = hmul i16 %a_17, i16 0.0377197" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3220 'hmul' 'p_340' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3221 [1/2] (5.90ns)   --->   "%sum_367 = hadd i16 %sum_366, i16 %p_366" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3221 'hadd' 'sum_367' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3222 '%p_367 = hmul i16 %a_17, i16 -0.0404053'
ST_46 : Operation 3222 [2/2] (2.96ns)   --->   "%p_367 = hmul i16 %a_17, i16 -0.0404053" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3222 'hmul' 'p_367' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3223 [1/2] (5.90ns)   --->   "%sum_394 = hadd i16 %sum_393, i16 %p_393" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3223 'hadd' 'sum_394' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3224 '%p_394 = hmul i16 %a_17, i16 -0.00109577'
ST_46 : Operation 3224 [2/2] (2.96ns)   --->   "%p_394 = hmul i16 %a_17, i16 -0.00109577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3224 'hmul' 'p_394' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3225 [1/2] (5.90ns)   --->   "%sum_421 = hadd i16 %sum_420, i16 %p_420" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3225 'hadd' 'sum_421' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3226 '%p_421 = hmul i16 %a_17, i16 6.63996e-05'
ST_46 : Operation 3226 [2/2] (2.96ns)   --->   "%p_421 = hmul i16 %a_17, i16 6.63996e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3226 'hmul' 'p_421' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3227 [1/2] (5.90ns)   --->   "%sum_448 = hadd i16 %sum_447, i16 %p_447" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3227 'hadd' 'sum_448' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3228 '%p_448 = hmul i16 %a_17, i16 0.00563812'
ST_46 : Operation 3228 [2/2] (2.96ns)   --->   "%p_448 = hmul i16 %a_17, i16 0.00563812" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3228 'hmul' 'p_448' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3229 [1/2] (5.90ns)   --->   "%sum_475 = hadd i16 %sum_474, i16 %p_474" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3229 'hadd' 'sum_475' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3230 '%p_475 = hmul i16 %a_17, i16 0.000167966'
ST_46 : Operation 3230 [2/2] (2.96ns)   --->   "%p_475 = hmul i16 %a_17, i16 0.000167966" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3230 'hmul' 'p_475' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3231 [1/2] (5.90ns)   --->   "%sum_502 = hadd i16 %sum_501, i16 %p_501" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3231 'hadd' 'sum_502' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3232 '%p_502 = hmul i16 %a_17, i16 0.0155106'
ST_46 : Operation 3232 [2/2] (2.96ns)   --->   "%p_502 = hmul i16 %a_17, i16 0.0155106" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3232 'hmul' 'p_502' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3233 [1/2] (5.90ns)   --->   "%sum_529 = hadd i16 %sum_528, i16 %p_528" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3233 'hadd' 'sum_529' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3234 '%p_529 = hmul i16 %a_17, i16 0.763184'
ST_46 : Operation 3234 [2/2] (2.96ns)   --->   "%p_529 = hmul i16 %a_17, i16 0.763184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3234 'hmul' 'p_529' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3235 [1/2] (5.90ns)   --->   "%sum_556 = hadd i16 %sum_555, i16 %p_555" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3235 'hadd' 'sum_556' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3236 '%p_556 = hmul i16 %a_17, i16 0.0334473'
ST_46 : Operation 3236 [2/2] (2.96ns)   --->   "%p_556 = hmul i16 %a_17, i16 0.0334473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3236 'hmul' 'p_556' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3237 [1/2] (5.90ns)   --->   "%sum_583 = hadd i16 %sum_582, i16 %p_582" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3237 'hadd' 'sum_583' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3238 '%p_583 = hmul i16 %a_17, i16 0.0243835'
ST_46 : Operation 3238 [2/2] (2.96ns)   --->   "%p_583 = hmul i16 %a_17, i16 0.0243835" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3238 'hmul' 'p_583' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3239 [1/2] (5.90ns)   --->   "%sum_610 = hadd i16 %sum_609, i16 %p_609" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3239 'hadd' 'sum_610' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3240 '%p_610 = hmul i16 %a_17, i16 1.59961'
ST_46 : Operation 3240 [2/2] (2.96ns)   --->   "%p_610 = hmul i16 %a_17, i16 1.59961" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3240 'hmul' 'p_610' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3241 [1/2] (5.90ns)   --->   "%sum_637 = hadd i16 %sum_636, i16 %p_636" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3241 'hadd' 'sum_637' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3242 '%p_637 = hmul i16 %a_17, i16 -4.55976e-05'
ST_46 : Operation 3242 [2/2] (2.96ns)   --->   "%p_637 = hmul i16 %a_17, i16 -4.55976e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3242 'hmul' 'p_637' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3243 [1/2] (5.90ns)   --->   "%sum_664 = hadd i16 %sum_663, i16 %p_663" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3243 'hadd' 'sum_664' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3244 '%p_664 = hmul i16 %a_17, i16 -0.523926'
ST_46 : Operation 3244 [2/2] (2.96ns)   --->   "%p_664 = hmul i16 %a_17, i16 -0.523926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3244 'hmul' 'p_664' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3245 [1/2] (5.90ns)   --->   "%sum_691 = hadd i16 %sum_690, i16 %p_690" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3245 'hadd' 'sum_691' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3246 '%p_691 = hmul i16 %a_17, i16 0.26001'
ST_46 : Operation 3246 [2/2] (2.96ns)   --->   "%p_691 = hmul i16 %a_17, i16 0.26001" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3246 'hmul' 'p_691' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3247 [1/2] (5.90ns)   --->   "%sum_718 = hadd i16 %sum_717, i16 %p_717" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3247 'hadd' 'sum_718' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3248 '%p_718 = hmul i16 %a_17, i16 0.0194092'
ST_46 : Operation 3248 [2/2] (2.96ns)   --->   "%p_718 = hmul i16 %a_17, i16 0.0194092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3248 'hmul' 'p_718' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3249 [1/2] (5.90ns)   --->   "%sum_745 = hadd i16 %sum_744, i16 %p_744" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3249 'hadd' 'sum_745' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3250 '%p_745 = hmul i16 %a_17, i16 0.215332'
ST_46 : Operation 3250 [2/2] (2.96ns)   --->   "%p_745 = hmul i16 %a_17, i16 0.215332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3250 'hmul' 'p_745' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3251 [1/2] (5.90ns)   --->   "%sum_772 = hadd i16 %sum_771, i16 %p_771" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3251 'hadd' 'sum_772' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3252 '%p_772 = hmul i16 %a_17, i16 -0.354492'
ST_46 : Operation 3252 [2/2] (2.96ns)   --->   "%p_772 = hmul i16 %a_17, i16 -0.354492" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3252 'hmul' 'p_772' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3253 [1/2] (5.90ns)   --->   "%sum_799 = hadd i16 %sum_798, i16 %p_798" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3253 'hadd' 'sum_799' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3254 '%p_799 = hmul i16 %a_17, i16 -0.128662'
ST_46 : Operation 3254 [2/2] (2.96ns)   --->   "%p_799 = hmul i16 %a_17, i16 -0.128662" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3254 'hmul' 'p_799' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3255 [1/2] (5.90ns)   --->   "%sum_826 = hadd i16 %sum_825, i16 %p_825" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3255 'hadd' 'sum_826' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3256 '%p_826 = hmul i16 %a_17, i16 -0.635254'
ST_46 : Operation 3256 [2/2] (2.96ns)   --->   "%p_826 = hmul i16 %a_17, i16 -0.635254" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3256 'hmul' 'p_826' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3257 [1/2] (5.90ns)   --->   "%sum_853 = hadd i16 %sum_852, i16 %p_852" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3257 'hadd' 'sum_853' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.76ns)   --->   Input mux for Operation 3258 '%p_853 = hmul i16 %a_17, i16 0.0665283'
ST_46 : Operation 3258 [2/2] (2.96ns)   --->   "%p_853 = hmul i16 %a_17, i16 0.0665283" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3258 'hmul' 'p_853' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.6>
ST_47 : Operation 3259 [1/2] (4.72ns)   --->   "%p_17 = hmul i16 %a_17, i16 -0.00990295" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3259 'hmul' 'p_17' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3260 '%sum_17 = hadd i16 %sum_16, i16 %p_17'
ST_47 : Operation 3260 [2/2] (4.14ns)   --->   "%sum_17 = hadd i16 %sum_16, i16 %p_17" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3260 'hadd' 'sum_17' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3261 [1/2] (4.72ns)   --->   "%p_43 = hmul i16 %a_17, i16 -0.00274849" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3261 'hmul' 'p_43' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3262 '%sum_44 = hadd i16 %sum_43, i16 %p_43'
ST_47 : Operation 3262 [2/2] (4.14ns)   --->   "%sum_44 = hadd i16 %sum_43, i16 %p_43" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3262 'hadd' 'sum_44' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3263 [1/2] (4.72ns)   --->   "%p_70 = hmul i16 %a_17, i16 -0.144775" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3263 'hmul' 'p_70' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3264 '%sum_71 = hadd i16 %sum_70, i16 %p_70'
ST_47 : Operation 3264 [2/2] (4.14ns)   --->   "%sum_71 = hadd i16 %sum_70, i16 %p_70" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3264 'hadd' 'sum_71' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3265 [1/2] (4.72ns)   --->   "%p_97 = hmul i16 %a_17, i16 -0.161865" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3265 'hmul' 'p_97' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3266 '%sum_98 = hadd i16 %sum_97, i16 %p_97'
ST_47 : Operation 3266 [2/2] (4.14ns)   --->   "%sum_98 = hadd i16 %sum_97, i16 %p_97" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3266 'hadd' 'sum_98' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3267 [1/2] (4.72ns)   --->   "%p_124 = hmul i16 %a_17, i16 -0.0210571" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3267 'hmul' 'p_124' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3268 '%sum_125 = hadd i16 %sum_124, i16 %p_124'
ST_47 : Operation 3268 [2/2] (4.14ns)   --->   "%sum_125 = hadd i16 %sum_124, i16 %p_124" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3268 'hadd' 'sum_125' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3269 [1/2] (4.72ns)   --->   "%p_151 = hmul i16 %a_17, i16 -0.132568" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3269 'hmul' 'p_151' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3270 '%sum_152 = hadd i16 %sum_151, i16 %p_151'
ST_47 : Operation 3270 [2/2] (4.14ns)   --->   "%sum_152 = hadd i16 %sum_151, i16 %p_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3270 'hadd' 'sum_152' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3271 [1/2] (4.72ns)   --->   "%p_178 = hmul i16 %a_17, i16 -0.0955811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3271 'hmul' 'p_178' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3272 '%sum_179 = hadd i16 %sum_178, i16 %p_178'
ST_47 : Operation 3272 [2/2] (4.14ns)   --->   "%sum_179 = hadd i16 %sum_178, i16 %p_178" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3272 'hadd' 'sum_179' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3273 [1/2] (4.72ns)   --->   "%p_205 = hmul i16 %a_17, i16 0.069458" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3273 'hmul' 'p_205' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3274 '%sum_206 = hadd i16 %sum_205, i16 %p_205'
ST_47 : Operation 3274 [2/2] (4.14ns)   --->   "%sum_206 = hadd i16 %sum_205, i16 %p_205" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3274 'hadd' 'sum_206' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3275 [1/2] (4.72ns)   --->   "%p_232 = hmul i16 %a_17, i16 -0.157349" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3275 'hmul' 'p_232' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3276 '%sum_233 = hadd i16 %sum_232, i16 %p_232'
ST_47 : Operation 3276 [2/2] (4.14ns)   --->   "%sum_233 = hadd i16 %sum_232, i16 %p_232" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3276 'hadd' 'sum_233' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3277 [1/2] (4.72ns)   --->   "%p_259 = hmul i16 %a_17, i16 0.00500488" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3277 'hmul' 'p_259' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3278 '%sum_260 = hadd i16 %sum_259, i16 %p_259'
ST_47 : Operation 3278 [2/2] (4.14ns)   --->   "%sum_260 = hadd i16 %sum_259, i16 %p_259" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3278 'hadd' 'sum_260' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3279 [1/2] (4.72ns)   --->   "%p_286 = hmul i16 %a_17, i16 -1.37109" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3279 'hmul' 'p_286' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3280 '%sum_287 = hadd i16 %sum_286, i16 %p_286'
ST_47 : Operation 3280 [2/2] (4.14ns)   --->   "%sum_287 = hadd i16 %sum_286, i16 %p_286" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3280 'hadd' 'sum_287' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3281 [1/2] (4.72ns)   --->   "%p_313 = hmul i16 %a_17, i16 -0.0129852" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3281 'hmul' 'p_313' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3282 '%sum_314 = hadd i16 %sum_313, i16 %p_313'
ST_47 : Operation 3282 [2/2] (4.14ns)   --->   "%sum_314 = hadd i16 %sum_313, i16 %p_313" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3282 'hadd' 'sum_314' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3283 [1/2] (4.72ns)   --->   "%p_340 = hmul i16 %a_17, i16 0.0377197" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3283 'hmul' 'p_340' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3284 '%sum_341 = hadd i16 %sum_340, i16 %p_340'
ST_47 : Operation 3284 [2/2] (4.14ns)   --->   "%sum_341 = hadd i16 %sum_340, i16 %p_340" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3284 'hadd' 'sum_341' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3285 [1/2] (4.72ns)   --->   "%p_367 = hmul i16 %a_17, i16 -0.0404053" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3285 'hmul' 'p_367' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3286 '%sum_368 = hadd i16 %sum_367, i16 %p_367'
ST_47 : Operation 3286 [2/2] (4.14ns)   --->   "%sum_368 = hadd i16 %sum_367, i16 %p_367" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3286 'hadd' 'sum_368' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3287 [1/2] (4.72ns)   --->   "%p_394 = hmul i16 %a_17, i16 -0.00109577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3287 'hmul' 'p_394' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3288 '%sum_395 = hadd i16 %sum_394, i16 %p_394'
ST_47 : Operation 3288 [2/2] (4.14ns)   --->   "%sum_395 = hadd i16 %sum_394, i16 %p_394" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3288 'hadd' 'sum_395' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3289 [1/2] (4.72ns)   --->   "%p_421 = hmul i16 %a_17, i16 6.63996e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3289 'hmul' 'p_421' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3290 '%sum_422 = hadd i16 %sum_421, i16 %p_421'
ST_47 : Operation 3290 [2/2] (4.14ns)   --->   "%sum_422 = hadd i16 %sum_421, i16 %p_421" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3290 'hadd' 'sum_422' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3291 [1/2] (4.72ns)   --->   "%p_448 = hmul i16 %a_17, i16 0.00563812" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3291 'hmul' 'p_448' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3292 '%sum_449 = hadd i16 %sum_448, i16 %p_448'
ST_47 : Operation 3292 [2/2] (4.14ns)   --->   "%sum_449 = hadd i16 %sum_448, i16 %p_448" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3292 'hadd' 'sum_449' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3293 [1/2] (4.72ns)   --->   "%p_475 = hmul i16 %a_17, i16 0.000167966" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3293 'hmul' 'p_475' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3294 '%sum_476 = hadd i16 %sum_475, i16 %p_475'
ST_47 : Operation 3294 [2/2] (4.14ns)   --->   "%sum_476 = hadd i16 %sum_475, i16 %p_475" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3294 'hadd' 'sum_476' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3295 [1/2] (4.72ns)   --->   "%p_502 = hmul i16 %a_17, i16 0.0155106" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3295 'hmul' 'p_502' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3296 '%sum_503 = hadd i16 %sum_502, i16 %p_502'
ST_47 : Operation 3296 [2/2] (4.14ns)   --->   "%sum_503 = hadd i16 %sum_502, i16 %p_502" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3296 'hadd' 'sum_503' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3297 [1/2] (4.72ns)   --->   "%p_529 = hmul i16 %a_17, i16 0.763184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3297 'hmul' 'p_529' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3298 '%sum_530 = hadd i16 %sum_529, i16 %p_529'
ST_47 : Operation 3298 [2/2] (4.14ns)   --->   "%sum_530 = hadd i16 %sum_529, i16 %p_529" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3298 'hadd' 'sum_530' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3299 [1/2] (4.72ns)   --->   "%p_556 = hmul i16 %a_17, i16 0.0334473" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3299 'hmul' 'p_556' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3300 '%sum_557 = hadd i16 %sum_556, i16 %p_556'
ST_47 : Operation 3300 [2/2] (4.14ns)   --->   "%sum_557 = hadd i16 %sum_556, i16 %p_556" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3300 'hadd' 'sum_557' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3301 [1/2] (4.72ns)   --->   "%p_583 = hmul i16 %a_17, i16 0.0243835" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3301 'hmul' 'p_583' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3302 '%sum_584 = hadd i16 %sum_583, i16 %p_583'
ST_47 : Operation 3302 [2/2] (4.14ns)   --->   "%sum_584 = hadd i16 %sum_583, i16 %p_583" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3302 'hadd' 'sum_584' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3303 [1/2] (4.72ns)   --->   "%p_610 = hmul i16 %a_17, i16 1.59961" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3303 'hmul' 'p_610' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3304 '%sum_611 = hadd i16 %sum_610, i16 %p_610'
ST_47 : Operation 3304 [2/2] (4.14ns)   --->   "%sum_611 = hadd i16 %sum_610, i16 %p_610" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3304 'hadd' 'sum_611' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3305 [1/2] (4.72ns)   --->   "%p_637 = hmul i16 %a_17, i16 -4.55976e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3305 'hmul' 'p_637' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3306 '%sum_638 = hadd i16 %sum_637, i16 %p_637'
ST_47 : Operation 3306 [2/2] (4.14ns)   --->   "%sum_638 = hadd i16 %sum_637, i16 %p_637" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3306 'hadd' 'sum_638' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3307 [1/2] (4.72ns)   --->   "%p_664 = hmul i16 %a_17, i16 -0.523926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3307 'hmul' 'p_664' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3308 '%sum_665 = hadd i16 %sum_664, i16 %p_664'
ST_47 : Operation 3308 [2/2] (4.14ns)   --->   "%sum_665 = hadd i16 %sum_664, i16 %p_664" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3308 'hadd' 'sum_665' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3309 [1/2] (4.72ns)   --->   "%p_691 = hmul i16 %a_17, i16 0.26001" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3309 'hmul' 'p_691' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3310 '%sum_692 = hadd i16 %sum_691, i16 %p_691'
ST_47 : Operation 3310 [2/2] (4.14ns)   --->   "%sum_692 = hadd i16 %sum_691, i16 %p_691" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3310 'hadd' 'sum_692' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3311 [1/2] (4.72ns)   --->   "%p_718 = hmul i16 %a_17, i16 0.0194092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3311 'hmul' 'p_718' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3312 '%sum_719 = hadd i16 %sum_718, i16 %p_718'
ST_47 : Operation 3312 [2/2] (4.14ns)   --->   "%sum_719 = hadd i16 %sum_718, i16 %p_718" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3312 'hadd' 'sum_719' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3313 [1/2] (4.72ns)   --->   "%p_745 = hmul i16 %a_17, i16 0.215332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3313 'hmul' 'p_745' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3314 '%sum_746 = hadd i16 %sum_745, i16 %p_745'
ST_47 : Operation 3314 [2/2] (4.14ns)   --->   "%sum_746 = hadd i16 %sum_745, i16 %p_745" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3314 'hadd' 'sum_746' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3315 [1/2] (4.72ns)   --->   "%p_772 = hmul i16 %a_17, i16 -0.354492" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3315 'hmul' 'p_772' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3316 '%sum_773 = hadd i16 %sum_772, i16 %p_772'
ST_47 : Operation 3316 [2/2] (4.14ns)   --->   "%sum_773 = hadd i16 %sum_772, i16 %p_772" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3316 'hadd' 'sum_773' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3317 [1/2] (4.72ns)   --->   "%p_799 = hmul i16 %a_17, i16 -0.128662" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3317 'hmul' 'p_799' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3318 '%sum_800 = hadd i16 %sum_799, i16 %p_799'
ST_47 : Operation 3318 [2/2] (4.14ns)   --->   "%sum_800 = hadd i16 %sum_799, i16 %p_799" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3318 'hadd' 'sum_800' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3319 [1/2] (4.72ns)   --->   "%p_826 = hmul i16 %a_17, i16 -0.635254" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3319 'hmul' 'p_826' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3320 '%sum_827 = hadd i16 %sum_826, i16 %p_826'
ST_47 : Operation 3320 [2/2] (4.14ns)   --->   "%sum_827 = hadd i16 %sum_826, i16 %p_826" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3320 'hadd' 'sum_827' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3321 [1/2] (4.72ns)   --->   "%p_853 = hmul i16 %a_17, i16 0.0665283" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3321 'hmul' 'p_853' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.76ns)   --->   Input mux for Operation 3322 '%sum_854 = hadd i16 %sum_853, i16 %p_853'
ST_47 : Operation 3322 [2/2] (4.14ns)   --->   "%sum_854 = hadd i16 %sum_853, i16 %p_853" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3322 'hadd' 'sum_854' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.90>
ST_48 : Operation 3323 [1/2] (5.90ns)   --->   "%sum_17 = hadd i16 %sum_16, i16 %p_17" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3323 'hadd' 'sum_17' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3324 '%p_18 = hmul i16 %a_18, i16 0.00529861'
ST_48 : Operation 3324 [2/2] (2.96ns)   --->   "%p_18 = hmul i16 %a_18, i16 0.00529861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3324 'hmul' 'p_18' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3325 [1/2] (5.90ns)   --->   "%sum_44 = hadd i16 %sum_43, i16 %p_43" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3325 'hadd' 'sum_44' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3326 '%p_44 = hmul i16 %a_18, i16 -0.381592'
ST_48 : Operation 3326 [2/2] (2.96ns)   --->   "%p_44 = hmul i16 %a_18, i16 -0.381592" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3326 'hmul' 'p_44' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3327 [1/2] (5.90ns)   --->   "%sum_71 = hadd i16 %sum_70, i16 %p_70" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3327 'hadd' 'sum_71' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3328 '%p_71 = hmul i16 %a_18, i16 -0.578613'
ST_48 : Operation 3328 [2/2] (2.96ns)   --->   "%p_71 = hmul i16 %a_18, i16 -0.578613" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3328 'hmul' 'p_71' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3329 [1/2] (5.90ns)   --->   "%sum_98 = hadd i16 %sum_97, i16 %p_97" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3329 'hadd' 'sum_98' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3330 '%p_98 = hmul i16 %a_18, i16 0.0465088'
ST_48 : Operation 3330 [2/2] (2.96ns)   --->   "%p_98 = hmul i16 %a_18, i16 0.0465088" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3330 'hmul' 'p_98' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3331 [1/2] (5.90ns)   --->   "%sum_125 = hadd i16 %sum_124, i16 %p_124" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3331 'hadd' 'sum_125' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3332 '%p_125 = hmul i16 %a_18, i16 0.0452881'
ST_48 : Operation 3332 [2/2] (2.96ns)   --->   "%p_125 = hmul i16 %a_18, i16 0.0452881" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3332 'hmul' 'p_125' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3333 [1/2] (5.90ns)   --->   "%sum_152 = hadd i16 %sum_151, i16 %p_151" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3333 'hadd' 'sum_152' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3334 '%p_152 = hmul i16 %a_18, i16 -0.17334'
ST_48 : Operation 3334 [2/2] (2.96ns)   --->   "%p_152 = hmul i16 %a_18, i16 -0.17334" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3334 'hmul' 'p_152' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3335 [1/2] (5.90ns)   --->   "%sum_179 = hadd i16 %sum_178, i16 %p_178" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3335 'hadd' 'sum_179' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3336 '%p_179 = hmul i16 %a_18, i16 0.0905151'
ST_48 : Operation 3336 [2/2] (2.96ns)   --->   "%p_179 = hmul i16 %a_18, i16 0.0905151" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3336 'hmul' 'p_179' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3337 [1/2] (5.90ns)   --->   "%sum_206 = hadd i16 %sum_205, i16 %p_205" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3337 'hadd' 'sum_206' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3338 '%p_206 = hmul i16 %a_18, i16 -0.00386429'
ST_48 : Operation 3338 [2/2] (2.96ns)   --->   "%p_206 = hmul i16 %a_18, i16 -0.00386429" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3338 'hmul' 'p_206' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3339 [1/2] (5.90ns)   --->   "%sum_233 = hadd i16 %sum_232, i16 %p_232" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3339 'hadd' 'sum_233' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3340 '%p_233 = hmul i16 %a_18, i16 0.0137253'
ST_48 : Operation 3340 [2/2] (2.96ns)   --->   "%p_233 = hmul i16 %a_18, i16 0.0137253" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3340 'hmul' 'p_233' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3341 [1/2] (5.90ns)   --->   "%sum_260 = hadd i16 %sum_259, i16 %p_259" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3341 'hadd' 'sum_260' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3342 '%p_260 = hmul i16 %a_18, i16 0.000451326'
ST_48 : Operation 3342 [2/2] (2.96ns)   --->   "%p_260 = hmul i16 %a_18, i16 0.000451326" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3342 'hmul' 'p_260' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3343 [1/2] (5.90ns)   --->   "%sum_287 = hadd i16 %sum_286, i16 %p_286" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3343 'hadd' 'sum_287' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3344 '%p_287 = hmul i16 %a_18, i16 0.117188'
ST_48 : Operation 3344 [2/2] (2.96ns)   --->   "%p_287 = hmul i16 %a_18, i16 0.117188" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3344 'hmul' 'p_287' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3345 [1/2] (5.90ns)   --->   "%sum_314 = hadd i16 %sum_313, i16 %p_313" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3345 'hadd' 'sum_314' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3346 '%p_314 = hmul i16 %a_18, i16 -0.0367432'
ST_48 : Operation 3346 [2/2] (2.96ns)   --->   "%p_314 = hmul i16 %a_18, i16 -0.0367432" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3346 'hmul' 'p_314' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3347 [1/2] (5.90ns)   --->   "%sum_341 = hadd i16 %sum_340, i16 %p_340" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3347 'hadd' 'sum_341' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3348 '%p_341 = hmul i16 %a_18, i16 -0.081543'
ST_48 : Operation 3348 [2/2] (2.96ns)   --->   "%p_341 = hmul i16 %a_18, i16 -0.081543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3348 'hmul' 'p_341' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3349 [1/2] (5.90ns)   --->   "%sum_368 = hadd i16 %sum_367, i16 %p_367" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3349 'hadd' 'sum_368' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3350 '%p_368 = hmul i16 %a_18, i16 -0.00969696'
ST_48 : Operation 3350 [2/2] (2.96ns)   --->   "%p_368 = hmul i16 %a_18, i16 -0.00969696" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3350 'hmul' 'p_368' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3351 [1/2] (5.90ns)   --->   "%sum_395 = hadd i16 %sum_394, i16 %p_394" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3351 'hadd' 'sum_395' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3352 '%p_395 = hmul i16 %a_18, i16 0.00638962'
ST_48 : Operation 3352 [2/2] (2.96ns)   --->   "%p_395 = hmul i16 %a_18, i16 0.00638962" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3352 'hmul' 'p_395' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3353 [1/2] (5.90ns)   --->   "%sum_422 = hadd i16 %sum_421, i16 %p_421" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3353 'hadd' 'sum_422' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3354 '%p_422 = hmul i16 %a_18, i16 0.00690079'
ST_48 : Operation 3354 [2/2] (2.96ns)   --->   "%p_422 = hmul i16 %a_18, i16 0.00690079" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3354 'hmul' 'p_422' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3355 [1/2] (5.90ns)   --->   "%sum_449 = hadd i16 %sum_448, i16 %p_448" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3355 'hadd' 'sum_449' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3356 '%p_449 = hmul i16 %a_18, i16 0.00195694'
ST_48 : Operation 3356 [2/2] (2.96ns)   --->   "%p_449 = hmul i16 %a_18, i16 0.00195694" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3356 'hmul' 'p_449' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3357 [1/2] (5.90ns)   --->   "%sum_476 = hadd i16 %sum_475, i16 %p_475" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3357 'hadd' 'sum_476' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3358 '%p_476 = hmul i16 %a_18, i16 -0.000848293'
ST_48 : Operation 3358 [2/2] (2.96ns)   --->   "%p_476 = hmul i16 %a_18, i16 -0.000848293" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3358 'hmul' 'p_476' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3359 [1/2] (5.90ns)   --->   "%sum_503 = hadd i16 %sum_502, i16 %p_502" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3359 'hadd' 'sum_503' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3360 '%p_503 = hmul i16 %a_18, i16 -0.0341492'
ST_48 : Operation 3360 [2/2] (2.96ns)   --->   "%p_503 = hmul i16 %a_18, i16 -0.0341492" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3360 'hmul' 'p_503' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3361 [1/2] (5.90ns)   --->   "%sum_530 = hadd i16 %sum_529, i16 %p_529" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3361 'hadd' 'sum_530' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3362 '%p_530 = hmul i16 %a_18, i16 -0.230103'
ST_48 : Operation 3362 [2/2] (2.96ns)   --->   "%p_530 = hmul i16 %a_18, i16 -0.230103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3362 'hmul' 'p_530' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3363 [1/2] (5.90ns)   --->   "%sum_557 = hadd i16 %sum_556, i16 %p_556" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3363 'hadd' 'sum_557' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3364 '%p_557 = hmul i16 %a_18, i16 0.126709'
ST_48 : Operation 3364 [2/2] (2.96ns)   --->   "%p_557 = hmul i16 %a_18, i16 0.126709" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3364 'hmul' 'p_557' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3365 [1/2] (5.90ns)   --->   "%sum_584 = hadd i16 %sum_583, i16 %p_583" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3365 'hadd' 'sum_584' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3366 '%p_584 = hmul i16 %a_18, i16 -0.107361'
ST_48 : Operation 3366 [2/2] (2.96ns)   --->   "%p_584 = hmul i16 %a_18, i16 -0.107361" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3366 'hmul' 'p_584' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3367 [1/2] (5.90ns)   --->   "%sum_611 = hadd i16 %sum_610, i16 %p_610" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3367 'hadd' 'sum_611' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3368 '%p_611 = hmul i16 %a_18, i16 -0.536133'
ST_48 : Operation 3368 [2/2] (2.96ns)   --->   "%p_611 = hmul i16 %a_18, i16 -0.536133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3368 'hmul' 'p_611' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3369 [1/2] (5.90ns)   --->   "%sum_638 = hadd i16 %sum_637, i16 %p_637" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3369 'hadd' 'sum_638' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3370 '%p_638 = hmul i16 %a_18, i16 0.000282288'
ST_48 : Operation 3370 [2/2] (2.96ns)   --->   "%p_638 = hmul i16 %a_18, i16 0.000282288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3370 'hmul' 'p_638' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3371 [1/2] (5.90ns)   --->   "%sum_665 = hadd i16 %sum_664, i16 %p_664" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3371 'hadd' 'sum_665' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3372 '%p_665 = hmul i16 %a_18, i16 -0.0492554'
ST_48 : Operation 3372 [2/2] (2.96ns)   --->   "%p_665 = hmul i16 %a_18, i16 -0.0492554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3372 'hmul' 'p_665' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3373 [1/2] (5.90ns)   --->   "%sum_692 = hadd i16 %sum_691, i16 %p_691" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3373 'hadd' 'sum_692' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3374 '%p_692 = hmul i16 %a_18, i16 0.074646'
ST_48 : Operation 3374 [2/2] (2.96ns)   --->   "%p_692 = hmul i16 %a_18, i16 0.074646" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3374 'hmul' 'p_692' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3375 [1/2] (5.90ns)   --->   "%sum_719 = hadd i16 %sum_718, i16 %p_718" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3375 'hadd' 'sum_719' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3376 '%p_719 = hmul i16 %a_18, i16 0.0121307'
ST_48 : Operation 3376 [2/2] (2.96ns)   --->   "%p_719 = hmul i16 %a_18, i16 0.0121307" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3376 'hmul' 'p_719' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3377 [1/2] (5.90ns)   --->   "%sum_746 = hadd i16 %sum_745, i16 %p_745" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3377 'hadd' 'sum_746' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3378 '%p_746 = hmul i16 %a_18, i16 0.369873'
ST_48 : Operation 3378 [2/2] (2.96ns)   --->   "%p_746 = hmul i16 %a_18, i16 0.369873" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3378 'hmul' 'p_746' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3379 [1/2] (5.90ns)   --->   "%sum_773 = hadd i16 %sum_772, i16 %p_772" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3379 'hadd' 'sum_773' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3380 '%p_773 = hmul i16 %a_18, i16 0.0598755'
ST_48 : Operation 3380 [2/2] (2.96ns)   --->   "%p_773 = hmul i16 %a_18, i16 0.0598755" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3380 'hmul' 'p_773' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3381 [1/2] (5.90ns)   --->   "%sum_800 = hadd i16 %sum_799, i16 %p_799" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3381 'hadd' 'sum_800' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3382 '%p_800 = hmul i16 %a_18, i16 0.544922'
ST_48 : Operation 3382 [2/2] (2.96ns)   --->   "%p_800 = hmul i16 %a_18, i16 0.544922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3382 'hmul' 'p_800' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3383 [1/2] (5.90ns)   --->   "%sum_827 = hadd i16 %sum_826, i16 %p_826" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3383 'hadd' 'sum_827' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3384 '%p_827 = hmul i16 %a_18, i16 0.925781'
ST_48 : Operation 3384 [2/2] (2.96ns)   --->   "%p_827 = hmul i16 %a_18, i16 0.925781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3384 'hmul' 'p_827' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3385 [1/2] (5.90ns)   --->   "%sum_854 = hadd i16 %sum_853, i16 %p_853" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3385 'hadd' 'sum_854' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.76ns)   --->   Input mux for Operation 3386 '%p_854 = hmul i16 %a_18, i16 -0.0308228'
ST_48 : Operation 3386 [2/2] (2.96ns)   --->   "%p_854 = hmul i16 %a_18, i16 -0.0308228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3386 'hmul' 'p_854' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.6>
ST_49 : Operation 3387 [1/2] (4.72ns)   --->   "%p_18 = hmul i16 %a_18, i16 0.00529861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3387 'hmul' 'p_18' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3388 '%sum_18 = hadd i16 %sum_17, i16 %p_18'
ST_49 : Operation 3388 [2/2] (4.14ns)   --->   "%sum_18 = hadd i16 %sum_17, i16 %p_18" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3388 'hadd' 'sum_18' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3389 [1/2] (4.72ns)   --->   "%p_44 = hmul i16 %a_18, i16 -0.381592" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3389 'hmul' 'p_44' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3390 '%sum_45 = hadd i16 %sum_44, i16 %p_44'
ST_49 : Operation 3390 [2/2] (4.14ns)   --->   "%sum_45 = hadd i16 %sum_44, i16 %p_44" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3390 'hadd' 'sum_45' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3391 [1/2] (4.72ns)   --->   "%p_71 = hmul i16 %a_18, i16 -0.578613" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3391 'hmul' 'p_71' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3392 '%sum_72 = hadd i16 %sum_71, i16 %p_71'
ST_49 : Operation 3392 [2/2] (4.14ns)   --->   "%sum_72 = hadd i16 %sum_71, i16 %p_71" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3392 'hadd' 'sum_72' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3393 [1/2] (4.72ns)   --->   "%p_98 = hmul i16 %a_18, i16 0.0465088" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3393 'hmul' 'p_98' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3394 '%sum_99 = hadd i16 %sum_98, i16 %p_98'
ST_49 : Operation 3394 [2/2] (4.14ns)   --->   "%sum_99 = hadd i16 %sum_98, i16 %p_98" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3394 'hadd' 'sum_99' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3395 [1/2] (4.72ns)   --->   "%p_125 = hmul i16 %a_18, i16 0.0452881" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3395 'hmul' 'p_125' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3396 '%sum_126 = hadd i16 %sum_125, i16 %p_125'
ST_49 : Operation 3396 [2/2] (4.14ns)   --->   "%sum_126 = hadd i16 %sum_125, i16 %p_125" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3396 'hadd' 'sum_126' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3397 [1/2] (4.72ns)   --->   "%p_152 = hmul i16 %a_18, i16 -0.17334" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3397 'hmul' 'p_152' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3398 '%sum_153 = hadd i16 %sum_152, i16 %p_152'
ST_49 : Operation 3398 [2/2] (4.14ns)   --->   "%sum_153 = hadd i16 %sum_152, i16 %p_152" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3398 'hadd' 'sum_153' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3399 [1/2] (4.72ns)   --->   "%p_179 = hmul i16 %a_18, i16 0.0905151" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3399 'hmul' 'p_179' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3400 '%sum_180 = hadd i16 %sum_179, i16 %p_179'
ST_49 : Operation 3400 [2/2] (4.14ns)   --->   "%sum_180 = hadd i16 %sum_179, i16 %p_179" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3400 'hadd' 'sum_180' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3401 [1/2] (4.72ns)   --->   "%p_206 = hmul i16 %a_18, i16 -0.00386429" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3401 'hmul' 'p_206' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3402 '%sum_207 = hadd i16 %sum_206, i16 %p_206'
ST_49 : Operation 3402 [2/2] (4.14ns)   --->   "%sum_207 = hadd i16 %sum_206, i16 %p_206" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3402 'hadd' 'sum_207' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3403 [1/2] (4.72ns)   --->   "%p_233 = hmul i16 %a_18, i16 0.0137253" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3403 'hmul' 'p_233' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3404 '%sum_234 = hadd i16 %sum_233, i16 %p_233'
ST_49 : Operation 3404 [2/2] (4.14ns)   --->   "%sum_234 = hadd i16 %sum_233, i16 %p_233" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3404 'hadd' 'sum_234' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3405 [1/2] (4.72ns)   --->   "%p_260 = hmul i16 %a_18, i16 0.000451326" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3405 'hmul' 'p_260' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3406 '%sum_261 = hadd i16 %sum_260, i16 %p_260'
ST_49 : Operation 3406 [2/2] (4.14ns)   --->   "%sum_261 = hadd i16 %sum_260, i16 %p_260" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3406 'hadd' 'sum_261' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3407 [1/2] (4.72ns)   --->   "%p_287 = hmul i16 %a_18, i16 0.117188" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3407 'hmul' 'p_287' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3408 '%sum_288 = hadd i16 %sum_287, i16 %p_287'
ST_49 : Operation 3408 [2/2] (4.14ns)   --->   "%sum_288 = hadd i16 %sum_287, i16 %p_287" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3408 'hadd' 'sum_288' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3409 [1/2] (4.72ns)   --->   "%p_314 = hmul i16 %a_18, i16 -0.0367432" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3409 'hmul' 'p_314' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3410 '%sum_315 = hadd i16 %sum_314, i16 %p_314'
ST_49 : Operation 3410 [2/2] (4.14ns)   --->   "%sum_315 = hadd i16 %sum_314, i16 %p_314" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3410 'hadd' 'sum_315' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3411 [1/2] (4.72ns)   --->   "%p_341 = hmul i16 %a_18, i16 -0.081543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3411 'hmul' 'p_341' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3412 '%sum_342 = hadd i16 %sum_341, i16 %p_341'
ST_49 : Operation 3412 [2/2] (4.14ns)   --->   "%sum_342 = hadd i16 %sum_341, i16 %p_341" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3412 'hadd' 'sum_342' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3413 [1/2] (4.72ns)   --->   "%p_368 = hmul i16 %a_18, i16 -0.00969696" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3413 'hmul' 'p_368' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3414 '%sum_369 = hadd i16 %sum_368, i16 %p_368'
ST_49 : Operation 3414 [2/2] (4.14ns)   --->   "%sum_369 = hadd i16 %sum_368, i16 %p_368" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3414 'hadd' 'sum_369' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3415 [1/2] (4.72ns)   --->   "%p_395 = hmul i16 %a_18, i16 0.00638962" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3415 'hmul' 'p_395' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3416 '%sum_396 = hadd i16 %sum_395, i16 %p_395'
ST_49 : Operation 3416 [2/2] (4.14ns)   --->   "%sum_396 = hadd i16 %sum_395, i16 %p_395" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3416 'hadd' 'sum_396' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3417 [1/2] (4.72ns)   --->   "%p_422 = hmul i16 %a_18, i16 0.00690079" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3417 'hmul' 'p_422' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3418 '%sum_423 = hadd i16 %sum_422, i16 %p_422'
ST_49 : Operation 3418 [2/2] (4.14ns)   --->   "%sum_423 = hadd i16 %sum_422, i16 %p_422" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3418 'hadd' 'sum_423' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3419 [1/2] (4.72ns)   --->   "%p_449 = hmul i16 %a_18, i16 0.00195694" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3419 'hmul' 'p_449' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3420 '%sum_450 = hadd i16 %sum_449, i16 %p_449'
ST_49 : Operation 3420 [2/2] (4.14ns)   --->   "%sum_450 = hadd i16 %sum_449, i16 %p_449" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3420 'hadd' 'sum_450' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3421 [1/2] (4.72ns)   --->   "%p_476 = hmul i16 %a_18, i16 -0.000848293" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3421 'hmul' 'p_476' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3422 '%sum_477 = hadd i16 %sum_476, i16 %p_476'
ST_49 : Operation 3422 [2/2] (4.14ns)   --->   "%sum_477 = hadd i16 %sum_476, i16 %p_476" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3422 'hadd' 'sum_477' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3423 [1/2] (4.72ns)   --->   "%p_503 = hmul i16 %a_18, i16 -0.0341492" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3423 'hmul' 'p_503' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3424 '%sum_504 = hadd i16 %sum_503, i16 %p_503'
ST_49 : Operation 3424 [2/2] (4.14ns)   --->   "%sum_504 = hadd i16 %sum_503, i16 %p_503" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3424 'hadd' 'sum_504' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3425 [1/2] (4.72ns)   --->   "%p_530 = hmul i16 %a_18, i16 -0.230103" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3425 'hmul' 'p_530' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3426 '%sum_531 = hadd i16 %sum_530, i16 %p_530'
ST_49 : Operation 3426 [2/2] (4.14ns)   --->   "%sum_531 = hadd i16 %sum_530, i16 %p_530" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3426 'hadd' 'sum_531' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3427 [1/2] (4.72ns)   --->   "%p_557 = hmul i16 %a_18, i16 0.126709" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3427 'hmul' 'p_557' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3428 '%sum_558 = hadd i16 %sum_557, i16 %p_557'
ST_49 : Operation 3428 [2/2] (4.14ns)   --->   "%sum_558 = hadd i16 %sum_557, i16 %p_557" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3428 'hadd' 'sum_558' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3429 [1/2] (4.72ns)   --->   "%p_584 = hmul i16 %a_18, i16 -0.107361" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3429 'hmul' 'p_584' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3430 '%sum_585 = hadd i16 %sum_584, i16 %p_584'
ST_49 : Operation 3430 [2/2] (4.14ns)   --->   "%sum_585 = hadd i16 %sum_584, i16 %p_584" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3430 'hadd' 'sum_585' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3431 [1/2] (4.72ns)   --->   "%p_611 = hmul i16 %a_18, i16 -0.536133" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3431 'hmul' 'p_611' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3432 '%sum_612 = hadd i16 %sum_611, i16 %p_611'
ST_49 : Operation 3432 [2/2] (4.14ns)   --->   "%sum_612 = hadd i16 %sum_611, i16 %p_611" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3432 'hadd' 'sum_612' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3433 [1/2] (4.72ns)   --->   "%p_638 = hmul i16 %a_18, i16 0.000282288" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3433 'hmul' 'p_638' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3434 '%sum_639 = hadd i16 %sum_638, i16 %p_638'
ST_49 : Operation 3434 [2/2] (4.14ns)   --->   "%sum_639 = hadd i16 %sum_638, i16 %p_638" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3434 'hadd' 'sum_639' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3435 [1/2] (4.72ns)   --->   "%p_665 = hmul i16 %a_18, i16 -0.0492554" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3435 'hmul' 'p_665' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3436 '%sum_666 = hadd i16 %sum_665, i16 %p_665'
ST_49 : Operation 3436 [2/2] (4.14ns)   --->   "%sum_666 = hadd i16 %sum_665, i16 %p_665" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3436 'hadd' 'sum_666' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3437 [1/2] (4.72ns)   --->   "%p_692 = hmul i16 %a_18, i16 0.074646" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3437 'hmul' 'p_692' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3438 '%sum_693 = hadd i16 %sum_692, i16 %p_692'
ST_49 : Operation 3438 [2/2] (4.14ns)   --->   "%sum_693 = hadd i16 %sum_692, i16 %p_692" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3438 'hadd' 'sum_693' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3439 [1/2] (4.72ns)   --->   "%p_719 = hmul i16 %a_18, i16 0.0121307" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3439 'hmul' 'p_719' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3440 '%sum_720 = hadd i16 %sum_719, i16 %p_719'
ST_49 : Operation 3440 [2/2] (4.14ns)   --->   "%sum_720 = hadd i16 %sum_719, i16 %p_719" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3440 'hadd' 'sum_720' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3441 [1/2] (4.72ns)   --->   "%p_746 = hmul i16 %a_18, i16 0.369873" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3441 'hmul' 'p_746' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3442 '%sum_747 = hadd i16 %sum_746, i16 %p_746'
ST_49 : Operation 3442 [2/2] (4.14ns)   --->   "%sum_747 = hadd i16 %sum_746, i16 %p_746" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3442 'hadd' 'sum_747' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3443 [1/2] (4.72ns)   --->   "%p_773 = hmul i16 %a_18, i16 0.0598755" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3443 'hmul' 'p_773' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3444 '%sum_774 = hadd i16 %sum_773, i16 %p_773'
ST_49 : Operation 3444 [2/2] (4.14ns)   --->   "%sum_774 = hadd i16 %sum_773, i16 %p_773" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3444 'hadd' 'sum_774' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3445 [1/2] (4.72ns)   --->   "%p_800 = hmul i16 %a_18, i16 0.544922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3445 'hmul' 'p_800' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3446 '%sum_801 = hadd i16 %sum_800, i16 %p_800'
ST_49 : Operation 3446 [2/2] (4.14ns)   --->   "%sum_801 = hadd i16 %sum_800, i16 %p_800" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3446 'hadd' 'sum_801' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3447 [1/2] (4.72ns)   --->   "%p_827 = hmul i16 %a_18, i16 0.925781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3447 'hmul' 'p_827' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3448 '%sum_828 = hadd i16 %sum_827, i16 %p_827'
ST_49 : Operation 3448 [2/2] (4.14ns)   --->   "%sum_828 = hadd i16 %sum_827, i16 %p_827" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3448 'hadd' 'sum_828' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3449 [1/2] (4.72ns)   --->   "%p_854 = hmul i16 %a_18, i16 -0.0308228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3449 'hmul' 'p_854' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.76ns)   --->   Input mux for Operation 3450 '%sum_855 = hadd i16 %sum_854, i16 %p_854'
ST_49 : Operation 3450 [2/2] (4.14ns)   --->   "%sum_855 = hadd i16 %sum_854, i16 %p_854" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3450 'hadd' 'sum_855' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.90>
ST_50 : Operation 3451 [1/2] (5.90ns)   --->   "%sum_18 = hadd i16 %sum_17, i16 %p_18" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3451 'hadd' 'sum_18' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3452 '%p_19 = hmul i16 %a_19, i16 0.00588226'
ST_50 : Operation 3452 [2/2] (2.96ns)   --->   "%p_19 = hmul i16 %a_19, i16 0.00588226" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3452 'hmul' 'p_19' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3453 [1/2] (5.90ns)   --->   "%sum_45 = hadd i16 %sum_44, i16 %p_44" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3453 'hadd' 'sum_45' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3454 '%p_45 = hmul i16 %a_19, i16 -0.658691'
ST_50 : Operation 3454 [2/2] (2.96ns)   --->   "%p_45 = hmul i16 %a_19, i16 -0.658691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3454 'hmul' 'p_45' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3455 [1/2] (5.90ns)   --->   "%sum_72 = hadd i16 %sum_71, i16 %p_71" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3455 'hadd' 'sum_72' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3456 '%p_72 = hmul i16 %a_19, i16 -0.905273'
ST_50 : Operation 3456 [2/2] (2.96ns)   --->   "%p_72 = hmul i16 %a_19, i16 -0.905273" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3456 'hmul' 'p_72' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3457 [1/2] (5.90ns)   --->   "%sum_99 = hadd i16 %sum_98, i16 %p_98" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3457 'hadd' 'sum_99' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3458 '%p_99 = hmul i16 %a_19, i16 0.11438'
ST_50 : Operation 3458 [2/2] (2.96ns)   --->   "%p_99 = hmul i16 %a_19, i16 0.11438" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3458 'hmul' 'p_99' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3459 [1/2] (5.90ns)   --->   "%sum_126 = hadd i16 %sum_125, i16 %p_125" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3459 'hadd' 'sum_126' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3460 '%p_126 = hmul i16 %a_19, i16 0.0804443'
ST_50 : Operation 3460 [2/2] (2.96ns)   --->   "%p_126 = hmul i16 %a_19, i16 0.0804443" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3460 'hmul' 'p_126' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3461 [1/2] (5.90ns)   --->   "%sum_153 = hadd i16 %sum_152, i16 %p_152" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3461 'hadd' 'sum_153' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3462 '%p_153 = hmul i16 %a_19, i16 -0.0246277'
ST_50 : Operation 3462 [2/2] (2.96ns)   --->   "%p_153 = hmul i16 %a_19, i16 -0.0246277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3462 'hmul' 'p_153' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3463 [1/2] (5.90ns)   --->   "%sum_180 = hadd i16 %sum_179, i16 %p_179" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3463 'hadd' 'sum_180' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3464 '%p_180 = hmul i16 %a_19, i16 0.182861'
ST_50 : Operation 3464 [2/2] (2.96ns)   --->   "%p_180 = hmul i16 %a_19, i16 0.182861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3464 'hmul' 'p_180' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3465 [1/2] (5.90ns)   --->   "%sum_207 = hadd i16 %sum_206, i16 %p_206" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3465 'hadd' 'sum_207' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3466 '%p_207 = hmul i16 %a_19, i16 0.00316811'
ST_50 : Operation 3466 [2/2] (2.96ns)   --->   "%p_207 = hmul i16 %a_19, i16 0.00316811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3466 'hmul' 'p_207' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3467 [1/2] (5.90ns)   --->   "%sum_234 = hadd i16 %sum_233, i16 %p_233" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3467 'hadd' 'sum_234' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3468 '%p_234 = hmul i16 %a_19, i16 0.00574112'
ST_50 : Operation 3468 [2/2] (2.96ns)   --->   "%p_234 = hmul i16 %a_19, i16 0.00574112" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3468 'hmul' 'p_234' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3469 [1/2] (5.90ns)   --->   "%sum_261 = hadd i16 %sum_260, i16 %p_260" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3469 'hadd' 'sum_261' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3470 '%p_261 = hmul i16 %a_19, i16 0.00120926'
ST_50 : Operation 3470 [2/2] (2.96ns)   --->   "%p_261 = hmul i16 %a_19, i16 0.00120926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3470 'hmul' 'p_261' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3471 [1/2] (5.90ns)   --->   "%sum_288 = hadd i16 %sum_287, i16 %p_287" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3471 'hadd' 'sum_288' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3472 '%p_288 = hmul i16 %a_19, i16 1.22559'
ST_50 : Operation 3472 [2/2] (2.96ns)   --->   "%p_288 = hmul i16 %a_19, i16 1.22559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3472 'hmul' 'p_288' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3473 [1/2] (5.90ns)   --->   "%sum_315 = hadd i16 %sum_314, i16 %p_314" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3473 'hadd' 'sum_315' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3474 '%p_315 = hmul i16 %a_19, i16 -0.0491638'
ST_50 : Operation 3474 [2/2] (2.96ns)   --->   "%p_315 = hmul i16 %a_19, i16 -0.0491638" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3474 'hmul' 'p_315' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3475 [1/2] (5.90ns)   --->   "%sum_342 = hadd i16 %sum_341, i16 %p_341" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3475 'hadd' 'sum_342' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3476 '%p_342 = hmul i16 %a_19, i16 -0.190063'
ST_50 : Operation 3476 [2/2] (2.96ns)   --->   "%p_342 = hmul i16 %a_19, i16 -0.190063" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3476 'hmul' 'p_342' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3477 [1/2] (5.90ns)   --->   "%sum_369 = hadd i16 %sum_368, i16 %p_368" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3477 'hadd' 'sum_369' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3478 '%p_369 = hmul i16 %a_19, i16 -0.0831909'
ST_50 : Operation 3478 [2/2] (2.96ns)   --->   "%p_369 = hmul i16 %a_19, i16 -0.0831909" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3478 'hmul' 'p_369' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3479 [1/2] (5.90ns)   --->   "%sum_396 = hadd i16 %sum_395, i16 %p_395" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3479 'hadd' 'sum_396' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3480 '%p_396 = hmul i16 %a_19, i16 0.00484467'
ST_50 : Operation 3480 [2/2] (2.96ns)   --->   "%p_396 = hmul i16 %a_19, i16 0.00484467" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3480 'hmul' 'p_396' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3481 [1/2] (5.90ns)   --->   "%sum_423 = hadd i16 %sum_422, i16 %p_422" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3481 'hadd' 'sum_423' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3482 '%p_423 = hmul i16 %a_19, i16 0.000766277'
ST_50 : Operation 3482 [2/2] (2.96ns)   --->   "%p_423 = hmul i16 %a_19, i16 0.000766277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3482 'hmul' 'p_423' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3483 [1/2] (5.90ns)   --->   "%sum_450 = hadd i16 %sum_449, i16 %p_449" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3483 'hadd' 'sum_450' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3484 '%p_450 = hmul i16 %a_19, i16 -0.00124741'
ST_50 : Operation 3484 [2/2] (2.96ns)   --->   "%p_450 = hmul i16 %a_19, i16 -0.00124741" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3484 'hmul' 'p_450' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3485 [1/2] (5.90ns)   --->   "%sum_477 = hadd i16 %sum_476, i16 %p_476" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3485 'hadd' 'sum_477' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3486 '%p_477 = hmul i16 %a_19, i16 -0.00268364'
ST_50 : Operation 3486 [2/2] (2.96ns)   --->   "%p_477 = hmul i16 %a_19, i16 -0.00268364" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3486 'hmul' 'p_477' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3487 [1/2] (5.90ns)   --->   "%sum_504 = hadd i16 %sum_503, i16 %p_503" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3487 'hadd' 'sum_504' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3488 '%p_504 = hmul i16 %a_19, i16 -0.0415039'
ST_50 : Operation 3488 [2/2] (2.96ns)   --->   "%p_504 = hmul i16 %a_19, i16 -0.0415039" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3488 'hmul' 'p_504' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3489 [1/2] (5.90ns)   --->   "%sum_531 = hadd i16 %sum_530, i16 %p_530" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3489 'hadd' 'sum_531' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3490 '%p_531 = hmul i16 %a_19, i16 0.200928'
ST_50 : Operation 3490 [2/2] (2.96ns)   --->   "%p_531 = hmul i16 %a_19, i16 0.200928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3490 'hmul' 'p_531' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3491 [1/2] (5.90ns)   --->   "%sum_558 = hadd i16 %sum_557, i16 %p_557" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3491 'hadd' 'sum_558' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3492 '%p_558 = hmul i16 %a_19, i16 -0.19873'
ST_50 : Operation 3492 [2/2] (2.96ns)   --->   "%p_558 = hmul i16 %a_19, i16 -0.19873" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3492 'hmul' 'p_558' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3493 [1/2] (5.90ns)   --->   "%sum_585 = hadd i16 %sum_584, i16 %p_584" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3493 'hadd' 'sum_585' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3494 '%p_585 = hmul i16 %a_19, i16 -0.129761'
ST_50 : Operation 3494 [2/2] (2.96ns)   --->   "%p_585 = hmul i16 %a_19, i16 -0.129761" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3494 'hmul' 'p_585' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3495 [1/2] (5.90ns)   --->   "%sum_612 = hadd i16 %sum_611, i16 %p_611" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3495 'hadd' 'sum_612' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3496 '%p_612 = hmul i16 %a_19, i16 -1.27344'
ST_50 : Operation 3496 [2/2] (2.96ns)   --->   "%p_612 = hmul i16 %a_19, i16 -1.27344" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3496 'hmul' 'p_612' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3497 [1/2] (5.90ns)   --->   "%sum_639 = hadd i16 %sum_638, i16 %p_638" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3497 'hadd' 'sum_639' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3498 '%p_639 = hmul i16 %a_19, i16 0.000438929'
ST_50 : Operation 3498 [2/2] (2.96ns)   --->   "%p_639 = hmul i16 %a_19, i16 0.000438929" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3498 'hmul' 'p_639' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3499 [1/2] (5.90ns)   --->   "%sum_666 = hadd i16 %sum_665, i16 %p_665" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3499 'hadd' 'sum_666' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3500 '%p_666 = hmul i16 %a_19, i16 0.177979'
ST_50 : Operation 3500 [2/2] (2.96ns)   --->   "%p_666 = hmul i16 %a_19, i16 0.177979" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3500 'hmul' 'p_666' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3501 [1/2] (5.90ns)   --->   "%sum_693 = hadd i16 %sum_692, i16 %p_692" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3501 'hadd' 'sum_693' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3502 '%p_693 = hmul i16 %a_19, i16 0.141724'
ST_50 : Operation 3502 [2/2] (2.96ns)   --->   "%p_693 = hmul i16 %a_19, i16 0.141724" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3502 'hmul' 'p_693' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3503 [1/2] (5.90ns)   --->   "%sum_720 = hadd i16 %sum_719, i16 %p_719" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3503 'hadd' 'sum_720' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3504 '%p_720 = hmul i16 %a_19, i16 0.192505'
ST_50 : Operation 3504 [2/2] (2.96ns)   --->   "%p_720 = hmul i16 %a_19, i16 0.192505" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3504 'hmul' 'p_720' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3505 [1/2] (5.90ns)   --->   "%sum_747 = hadd i16 %sum_746, i16 %p_746" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3505 'hadd' 'sum_747' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3506 '%p_747 = hmul i16 %a_19, i16 0.414795'
ST_50 : Operation 3506 [2/2] (2.96ns)   --->   "%p_747 = hmul i16 %a_19, i16 0.414795" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3506 'hmul' 'p_747' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3507 [1/2] (5.90ns)   --->   "%sum_774 = hadd i16 %sum_773, i16 %p_773" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3507 'hadd' 'sum_774' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3508 '%p_774 = hmul i16 %a_19, i16 0.174194'
ST_50 : Operation 3508 [2/2] (2.96ns)   --->   "%p_774 = hmul i16 %a_19, i16 0.174194" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3508 'hmul' 'p_774' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3509 [1/2] (5.90ns)   --->   "%sum_801 = hadd i16 %sum_800, i16 %p_800" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3509 'hadd' 'sum_801' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3510 '%p_801 = hmul i16 %a_19, i16 0.654297'
ST_50 : Operation 3510 [2/2] (2.96ns)   --->   "%p_801 = hmul i16 %a_19, i16 0.654297" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3510 'hmul' 'p_801' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3511 [1/2] (5.90ns)   --->   "%sum_828 = hadd i16 %sum_827, i16 %p_827" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3511 'hadd' 'sum_828' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3512 '%p_828 = hmul i16 %a_19, i16 -0.489746'
ST_50 : Operation 3512 [2/2] (2.96ns)   --->   "%p_828 = hmul i16 %a_19, i16 -0.489746" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3512 'hmul' 'p_828' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3513 [1/2] (5.90ns)   --->   "%sum_855 = hadd i16 %sum_854, i16 %p_854" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3513 'hadd' 'sum_855' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.76ns)   --->   Input mux for Operation 3514 '%p_855 = hmul i16 %a_19, i16 0.0381165'
ST_50 : Operation 3514 [2/2] (2.96ns)   --->   "%p_855 = hmul i16 %a_19, i16 0.0381165" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3514 'hmul' 'p_855' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.6>
ST_51 : Operation 3515 [1/2] (4.72ns)   --->   "%p_19 = hmul i16 %a_19, i16 0.00588226" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3515 'hmul' 'p_19' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3516 '%sum_19 = hadd i16 %sum_18, i16 %p_19'
ST_51 : Operation 3516 [2/2] (4.14ns)   --->   "%sum_19 = hadd i16 %sum_18, i16 %p_19" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3516 'hadd' 'sum_19' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3517 [1/2] (4.72ns)   --->   "%p_45 = hmul i16 %a_19, i16 -0.658691" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3517 'hmul' 'p_45' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3518 '%sum_46 = hadd i16 %sum_45, i16 %p_45'
ST_51 : Operation 3518 [2/2] (4.14ns)   --->   "%sum_46 = hadd i16 %sum_45, i16 %p_45" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3518 'hadd' 'sum_46' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3519 [1/2] (4.72ns)   --->   "%p_72 = hmul i16 %a_19, i16 -0.905273" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3519 'hmul' 'p_72' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3520 '%sum_73 = hadd i16 %sum_72, i16 %p_72'
ST_51 : Operation 3520 [2/2] (4.14ns)   --->   "%sum_73 = hadd i16 %sum_72, i16 %p_72" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3520 'hadd' 'sum_73' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3521 [1/2] (4.72ns)   --->   "%p_99 = hmul i16 %a_19, i16 0.11438" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3521 'hmul' 'p_99' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3522 '%sum_100 = hadd i16 %sum_99, i16 %p_99'
ST_51 : Operation 3522 [2/2] (4.14ns)   --->   "%sum_100 = hadd i16 %sum_99, i16 %p_99" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3522 'hadd' 'sum_100' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3523 [1/2] (4.72ns)   --->   "%p_126 = hmul i16 %a_19, i16 0.0804443" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3523 'hmul' 'p_126' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3524 '%sum_127 = hadd i16 %sum_126, i16 %p_126'
ST_51 : Operation 3524 [2/2] (4.14ns)   --->   "%sum_127 = hadd i16 %sum_126, i16 %p_126" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3524 'hadd' 'sum_127' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3525 [1/2] (4.72ns)   --->   "%p_153 = hmul i16 %a_19, i16 -0.0246277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3525 'hmul' 'p_153' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3526 '%sum_154 = hadd i16 %sum_153, i16 %p_153'
ST_51 : Operation 3526 [2/2] (4.14ns)   --->   "%sum_154 = hadd i16 %sum_153, i16 %p_153" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3526 'hadd' 'sum_154' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3527 [1/2] (4.72ns)   --->   "%p_180 = hmul i16 %a_19, i16 0.182861" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3527 'hmul' 'p_180' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3528 '%sum_181 = hadd i16 %sum_180, i16 %p_180'
ST_51 : Operation 3528 [2/2] (4.14ns)   --->   "%sum_181 = hadd i16 %sum_180, i16 %p_180" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3528 'hadd' 'sum_181' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3529 [1/2] (4.72ns)   --->   "%p_207 = hmul i16 %a_19, i16 0.00316811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3529 'hmul' 'p_207' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3530 '%sum_208 = hadd i16 %sum_207, i16 %p_207'
ST_51 : Operation 3530 [2/2] (4.14ns)   --->   "%sum_208 = hadd i16 %sum_207, i16 %p_207" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3530 'hadd' 'sum_208' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3531 [1/2] (4.72ns)   --->   "%p_234 = hmul i16 %a_19, i16 0.00574112" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3531 'hmul' 'p_234' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3532 '%sum_235 = hadd i16 %sum_234, i16 %p_234'
ST_51 : Operation 3532 [2/2] (4.14ns)   --->   "%sum_235 = hadd i16 %sum_234, i16 %p_234" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3532 'hadd' 'sum_235' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3533 [1/2] (4.72ns)   --->   "%p_261 = hmul i16 %a_19, i16 0.00120926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3533 'hmul' 'p_261' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3534 '%sum_262 = hadd i16 %sum_261, i16 %p_261'
ST_51 : Operation 3534 [2/2] (4.14ns)   --->   "%sum_262 = hadd i16 %sum_261, i16 %p_261" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3534 'hadd' 'sum_262' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3535 [1/2] (4.72ns)   --->   "%p_288 = hmul i16 %a_19, i16 1.22559" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3535 'hmul' 'p_288' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3536 '%sum_289 = hadd i16 %sum_288, i16 %p_288'
ST_51 : Operation 3536 [2/2] (4.14ns)   --->   "%sum_289 = hadd i16 %sum_288, i16 %p_288" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3536 'hadd' 'sum_289' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3537 [1/2] (4.72ns)   --->   "%p_315 = hmul i16 %a_19, i16 -0.0491638" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3537 'hmul' 'p_315' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3538 '%sum_316 = hadd i16 %sum_315, i16 %p_315'
ST_51 : Operation 3538 [2/2] (4.14ns)   --->   "%sum_316 = hadd i16 %sum_315, i16 %p_315" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3538 'hadd' 'sum_316' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3539 [1/2] (4.72ns)   --->   "%p_342 = hmul i16 %a_19, i16 -0.190063" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3539 'hmul' 'p_342' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3540 '%sum_343 = hadd i16 %sum_342, i16 %p_342'
ST_51 : Operation 3540 [2/2] (4.14ns)   --->   "%sum_343 = hadd i16 %sum_342, i16 %p_342" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3540 'hadd' 'sum_343' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3541 [1/2] (4.72ns)   --->   "%p_369 = hmul i16 %a_19, i16 -0.0831909" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3541 'hmul' 'p_369' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3542 '%sum_370 = hadd i16 %sum_369, i16 %p_369'
ST_51 : Operation 3542 [2/2] (4.14ns)   --->   "%sum_370 = hadd i16 %sum_369, i16 %p_369" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3542 'hadd' 'sum_370' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3543 [1/2] (4.72ns)   --->   "%p_396 = hmul i16 %a_19, i16 0.00484467" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3543 'hmul' 'p_396' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3544 '%sum_397 = hadd i16 %sum_396, i16 %p_396'
ST_51 : Operation 3544 [2/2] (4.14ns)   --->   "%sum_397 = hadd i16 %sum_396, i16 %p_396" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3544 'hadd' 'sum_397' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3545 [1/2] (4.72ns)   --->   "%p_423 = hmul i16 %a_19, i16 0.000766277" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3545 'hmul' 'p_423' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3546 '%sum_424 = hadd i16 %sum_423, i16 %p_423'
ST_51 : Operation 3546 [2/2] (4.14ns)   --->   "%sum_424 = hadd i16 %sum_423, i16 %p_423" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3546 'hadd' 'sum_424' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3547 [1/2] (4.72ns)   --->   "%p_450 = hmul i16 %a_19, i16 -0.00124741" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3547 'hmul' 'p_450' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3548 '%sum_451 = hadd i16 %sum_450, i16 %p_450'
ST_51 : Operation 3548 [2/2] (4.14ns)   --->   "%sum_451 = hadd i16 %sum_450, i16 %p_450" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3548 'hadd' 'sum_451' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3549 [1/2] (4.72ns)   --->   "%p_477 = hmul i16 %a_19, i16 -0.00268364" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3549 'hmul' 'p_477' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3550 '%sum_478 = hadd i16 %sum_477, i16 %p_477'
ST_51 : Operation 3550 [2/2] (4.14ns)   --->   "%sum_478 = hadd i16 %sum_477, i16 %p_477" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3550 'hadd' 'sum_478' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3551 [1/2] (4.72ns)   --->   "%p_504 = hmul i16 %a_19, i16 -0.0415039" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3551 'hmul' 'p_504' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3552 '%sum_505 = hadd i16 %sum_504, i16 %p_504'
ST_51 : Operation 3552 [2/2] (4.14ns)   --->   "%sum_505 = hadd i16 %sum_504, i16 %p_504" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3552 'hadd' 'sum_505' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3553 [1/2] (4.72ns)   --->   "%p_531 = hmul i16 %a_19, i16 0.200928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3553 'hmul' 'p_531' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3554 '%sum_532 = hadd i16 %sum_531, i16 %p_531'
ST_51 : Operation 3554 [2/2] (4.14ns)   --->   "%sum_532 = hadd i16 %sum_531, i16 %p_531" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3554 'hadd' 'sum_532' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3555 [1/2] (4.72ns)   --->   "%p_558 = hmul i16 %a_19, i16 -0.19873" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3555 'hmul' 'p_558' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3556 '%sum_559 = hadd i16 %sum_558, i16 %p_558'
ST_51 : Operation 3556 [2/2] (4.14ns)   --->   "%sum_559 = hadd i16 %sum_558, i16 %p_558" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3556 'hadd' 'sum_559' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3557 [1/2] (4.72ns)   --->   "%p_585 = hmul i16 %a_19, i16 -0.129761" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3557 'hmul' 'p_585' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3558 '%sum_586 = hadd i16 %sum_585, i16 %p_585'
ST_51 : Operation 3558 [2/2] (4.14ns)   --->   "%sum_586 = hadd i16 %sum_585, i16 %p_585" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3558 'hadd' 'sum_586' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3559 [1/2] (4.72ns)   --->   "%p_612 = hmul i16 %a_19, i16 -1.27344" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3559 'hmul' 'p_612' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3560 '%sum_613 = hadd i16 %sum_612, i16 %p_612'
ST_51 : Operation 3560 [2/2] (4.14ns)   --->   "%sum_613 = hadd i16 %sum_612, i16 %p_612" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3560 'hadd' 'sum_613' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3561 [1/2] (4.72ns)   --->   "%p_639 = hmul i16 %a_19, i16 0.000438929" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3561 'hmul' 'p_639' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3562 '%sum_640 = hadd i16 %sum_639, i16 %p_639'
ST_51 : Operation 3562 [2/2] (4.14ns)   --->   "%sum_640 = hadd i16 %sum_639, i16 %p_639" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3562 'hadd' 'sum_640' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3563 [1/2] (4.72ns)   --->   "%p_666 = hmul i16 %a_19, i16 0.177979" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3563 'hmul' 'p_666' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3564 '%sum_667 = hadd i16 %sum_666, i16 %p_666'
ST_51 : Operation 3564 [2/2] (4.14ns)   --->   "%sum_667 = hadd i16 %sum_666, i16 %p_666" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3564 'hadd' 'sum_667' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3565 [1/2] (4.72ns)   --->   "%p_693 = hmul i16 %a_19, i16 0.141724" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3565 'hmul' 'p_693' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3566 '%sum_694 = hadd i16 %sum_693, i16 %p_693'
ST_51 : Operation 3566 [2/2] (4.14ns)   --->   "%sum_694 = hadd i16 %sum_693, i16 %p_693" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3566 'hadd' 'sum_694' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3567 [1/2] (4.72ns)   --->   "%p_720 = hmul i16 %a_19, i16 0.192505" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3567 'hmul' 'p_720' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3568 '%sum_721 = hadd i16 %sum_720, i16 %p_720'
ST_51 : Operation 3568 [2/2] (4.14ns)   --->   "%sum_721 = hadd i16 %sum_720, i16 %p_720" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3568 'hadd' 'sum_721' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3569 [1/2] (4.72ns)   --->   "%p_747 = hmul i16 %a_19, i16 0.414795" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3569 'hmul' 'p_747' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3570 '%sum_748 = hadd i16 %sum_747, i16 %p_747'
ST_51 : Operation 3570 [2/2] (4.14ns)   --->   "%sum_748 = hadd i16 %sum_747, i16 %p_747" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3570 'hadd' 'sum_748' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3571 [1/2] (4.72ns)   --->   "%p_774 = hmul i16 %a_19, i16 0.174194" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3571 'hmul' 'p_774' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3572 '%sum_775 = hadd i16 %sum_774, i16 %p_774'
ST_51 : Operation 3572 [2/2] (4.14ns)   --->   "%sum_775 = hadd i16 %sum_774, i16 %p_774" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3572 'hadd' 'sum_775' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3573 [1/2] (4.72ns)   --->   "%p_801 = hmul i16 %a_19, i16 0.654297" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3573 'hmul' 'p_801' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3574 '%sum_802 = hadd i16 %sum_801, i16 %p_801'
ST_51 : Operation 3574 [2/2] (4.14ns)   --->   "%sum_802 = hadd i16 %sum_801, i16 %p_801" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3574 'hadd' 'sum_802' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3575 [1/2] (4.72ns)   --->   "%p_828 = hmul i16 %a_19, i16 -0.489746" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3575 'hmul' 'p_828' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3576 '%sum_829 = hadd i16 %sum_828, i16 %p_828'
ST_51 : Operation 3576 [2/2] (4.14ns)   --->   "%sum_829 = hadd i16 %sum_828, i16 %p_828" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3576 'hadd' 'sum_829' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3577 [1/2] (4.72ns)   --->   "%p_855 = hmul i16 %a_19, i16 0.0381165" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3577 'hmul' 'p_855' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.76ns)   --->   Input mux for Operation 3578 '%sum_856 = hadd i16 %sum_855, i16 %p_855'
ST_51 : Operation 3578 [2/2] (4.14ns)   --->   "%sum_856 = hadd i16 %sum_855, i16 %p_855" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3578 'hadd' 'sum_856' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.90>
ST_52 : Operation 3579 [1/2] (5.90ns)   --->   "%sum_19 = hadd i16 %sum_18, i16 %p_19" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3579 'hadd' 'sum_19' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3580 '%p_20 = hmul i16 %a_20, i16 -0.0166168'
ST_52 : Operation 3580 [2/2] (2.96ns)   --->   "%p_20 = hmul i16 %a_20, i16 -0.0166168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3580 'hmul' 'p_20' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3581 [1/2] (5.90ns)   --->   "%sum_46 = hadd i16 %sum_45, i16 %p_45" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3581 'hadd' 'sum_46' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3582 '%p_46 = hmul i16 %a_20, i16 -0.12262'
ST_52 : Operation 3582 [2/2] (2.96ns)   --->   "%p_46 = hmul i16 %a_20, i16 -0.12262" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3582 'hmul' 'p_46' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3583 [1/2] (5.90ns)   --->   "%sum_73 = hadd i16 %sum_72, i16 %p_72" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3583 'hadd' 'sum_73' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3584 '%p_73 = hmul i16 %a_20, i16 -0.241577'
ST_52 : Operation 3584 [2/2] (2.96ns)   --->   "%p_73 = hmul i16 %a_20, i16 -0.241577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3584 'hmul' 'p_73' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3585 [1/2] (5.90ns)   --->   "%sum_100 = hadd i16 %sum_99, i16 %p_99" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3585 'hadd' 'sum_100' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3586 '%p_100 = hmul i16 %a_20, i16 0.0227814'
ST_52 : Operation 3586 [2/2] (2.96ns)   --->   "%p_100 = hmul i16 %a_20, i16 0.0227814" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3586 'hmul' 'p_100' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3587 [1/2] (5.90ns)   --->   "%sum_127 = hadd i16 %sum_126, i16 %p_126" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3587 'hadd' 'sum_127' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3588 '%p_127 = hmul i16 %a_20, i16 0.0118256'
ST_52 : Operation 3588 [2/2] (2.96ns)   --->   "%p_127 = hmul i16 %a_20, i16 0.0118256" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3588 'hmul' 'p_127' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3589 [1/2] (5.90ns)   --->   "%sum_154 = hadd i16 %sum_153, i16 %p_153" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3589 'hadd' 'sum_154' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3590 '%p_154 = hmul i16 %a_20, i16 0.187012'
ST_52 : Operation 3590 [2/2] (2.96ns)   --->   "%p_154 = hmul i16 %a_20, i16 0.187012" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3590 'hmul' 'p_154' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3591 [1/2] (5.90ns)   --->   "%sum_181 = hadd i16 %sum_180, i16 %p_180" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3591 'hadd' 'sum_181' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3592 '%p_181 = hmul i16 %a_20, i16 0.048645'
ST_52 : Operation 3592 [2/2] (2.96ns)   --->   "%p_181 = hmul i16 %a_20, i16 0.048645" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3592 'hmul' 'p_181' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3593 [1/2] (5.90ns)   --->   "%sum_208 = hadd i16 %sum_207, i16 %p_207" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3593 'hadd' 'sum_208' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3594 '%p_208 = hmul i16 %a_20, i16 0.0115128'
ST_52 : Operation 3594 [2/2] (2.96ns)   --->   "%p_208 = hmul i16 %a_20, i16 0.0115128" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3594 'hmul' 'p_208' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3595 [1/2] (5.90ns)   --->   "%sum_235 = hadd i16 %sum_234, i16 %p_234" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3595 'hadd' 'sum_235' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3596 '%p_235 = hmul i16 %a_20, i16 0.00535202'
ST_52 : Operation 3596 [2/2] (2.96ns)   --->   "%p_235 = hmul i16 %a_20, i16 0.00535202" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3596 'hmul' 'p_235' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3597 [1/2] (5.90ns)   --->   "%sum_262 = hadd i16 %sum_261, i16 %p_261" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3597 'hadd' 'sum_262' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3598 '%p_262 = hmul i16 %a_20, i16 0.00191498'
ST_52 : Operation 3598 [2/2] (2.96ns)   --->   "%p_262 = hmul i16 %a_20, i16 0.00191498" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3598 'hmul' 'p_262' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3599 [1/2] (5.90ns)   --->   "%sum_289 = hadd i16 %sum_288, i16 %p_288" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3599 'hadd' 'sum_289' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3600 '%p_289 = hmul i16 %a_20, i16 -0.193115'
ST_52 : Operation 3600 [2/2] (2.96ns)   --->   "%p_289 = hmul i16 %a_20, i16 -0.193115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3600 'hmul' 'p_289' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3601 [1/2] (5.90ns)   --->   "%sum_316 = hadd i16 %sum_315, i16 %p_315" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3601 'hadd' 'sum_316' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3602 '%p_316 = hmul i16 %a_20, i16 -0.0371704'
ST_52 : Operation 3602 [2/2] (2.96ns)   --->   "%p_316 = hmul i16 %a_20, i16 -0.0371704" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3602 'hmul' 'p_316' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3603 [1/2] (5.90ns)   --->   "%sum_343 = hadd i16 %sum_342, i16 %p_342" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3603 'hadd' 'sum_343' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3604 '%p_343 = hmul i16 %a_20, i16 -0.0524292'
ST_52 : Operation 3604 [2/2] (2.96ns)   --->   "%p_343 = hmul i16 %a_20, i16 -0.0524292" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3604 'hmul' 'p_343' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3605 [1/2] (5.90ns)   --->   "%sum_370 = hadd i16 %sum_369, i16 %p_369" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3605 'hadd' 'sum_370' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3606 '%p_370 = hmul i16 %a_20, i16 0.0224609'
ST_52 : Operation 3606 [2/2] (2.96ns)   --->   "%p_370 = hmul i16 %a_20, i16 0.0224609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3606 'hmul' 'p_370' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3607 [1/2] (5.90ns)   --->   "%sum_397 = hadd i16 %sum_396, i16 %p_396" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3607 'hadd' 'sum_397' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3608 '%p_397 = hmul i16 %a_20, i16 0.00247383'
ST_52 : Operation 3608 [2/2] (2.96ns)   --->   "%p_397 = hmul i16 %a_20, i16 0.00247383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3608 'hmul' 'p_397' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3609 [1/2] (5.90ns)   --->   "%sum_424 = hadd i16 %sum_423, i16 %p_423" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3609 'hadd' 'sum_424' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3610 '%p_424 = hmul i16 %a_20, i16 0.00282478'
ST_52 : Operation 3610 [2/2] (2.96ns)   --->   "%p_424 = hmul i16 %a_20, i16 0.00282478" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3610 'hmul' 'p_424' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3611 [1/2] (5.90ns)   --->   "%sum_451 = hadd i16 %sum_450, i16 %p_450" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3611 'hadd' 'sum_451' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3612 '%p_451 = hmul i16 %a_20, i16 -0.000355005'
ST_52 : Operation 3612 [2/2] (2.96ns)   --->   "%p_451 = hmul i16 %a_20, i16 -0.000355005" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3612 'hmul' 'p_451' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3613 [1/2] (5.90ns)   --->   "%sum_478 = hadd i16 %sum_477, i16 %p_477" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3613 'hadd' 'sum_478' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3614 '%p_478 = hmul i16 %a_20, i16 -0.00092411'
ST_52 : Operation 3614 [2/2] (2.96ns)   --->   "%p_478 = hmul i16 %a_20, i16 -0.00092411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3614 'hmul' 'p_478' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3615 [1/2] (5.90ns)   --->   "%sum_505 = hadd i16 %sum_504, i16 %p_504" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3615 'hadd' 'sum_505' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3616 '%p_505 = hmul i16 %a_20, i16 -0.0108261'
ST_52 : Operation 3616 [2/2] (2.96ns)   --->   "%p_505 = hmul i16 %a_20, i16 -0.0108261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3616 'hmul' 'p_505' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3617 [1/2] (5.90ns)   --->   "%sum_532 = hadd i16 %sum_531, i16 %p_531" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3617 'hadd' 'sum_532' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3618 '%p_532 = hmul i16 %a_20, i16 0.00084734'
ST_52 : Operation 3618 [2/2] (2.96ns)   --->   "%p_532 = hmul i16 %a_20, i16 0.00084734" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3618 'hmul' 'p_532' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3619 [1/2] (5.90ns)   --->   "%sum_559 = hadd i16 %sum_558, i16 %p_558" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3619 'hadd' 'sum_559' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3620 '%p_559 = hmul i16 %a_20, i16 -0.00735092'
ST_52 : Operation 3620 [2/2] (2.96ns)   --->   "%p_559 = hmul i16 %a_20, i16 -0.00735092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3620 'hmul' 'p_559' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3621 [1/2] (5.90ns)   --->   "%sum_586 = hadd i16 %sum_585, i16 %p_585" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3621 'hadd' 'sum_586' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3622 '%p_586 = hmul i16 %a_20, i16 -0.107483'
ST_52 : Operation 3622 [2/2] (2.96ns)   --->   "%p_586 = hmul i16 %a_20, i16 -0.107483" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3622 'hmul' 'p_586' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3623 [1/2] (5.90ns)   --->   "%sum_613 = hadd i16 %sum_612, i16 %p_612" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3623 'hadd' 'sum_613' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3624 '%p_613 = hmul i16 %a_20, i16 0.429688'
ST_52 : Operation 3624 [2/2] (2.96ns)   --->   "%p_613 = hmul i16 %a_20, i16 0.429688" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3624 'hmul' 'p_613' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3625 [1/2] (5.90ns)   --->   "%sum_640 = hadd i16 %sum_639, i16 %p_639" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3625 'hadd' 'sum_640' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3626 '%p_640 = hmul i16 %a_20, i16 1.03116e-05'
ST_52 : Operation 3626 [2/2] (2.96ns)   --->   "%p_640 = hmul i16 %a_20, i16 1.03116e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3626 'hmul' 'p_640' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3627 [1/2] (5.90ns)   --->   "%sum_667 = hadd i16 %sum_666, i16 %p_666" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3627 'hadd' 'sum_667' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3628 '%p_667 = hmul i16 %a_20, i16 -0.196411'
ST_52 : Operation 3628 [2/2] (2.96ns)   --->   "%p_667 = hmul i16 %a_20, i16 -0.196411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3628 'hmul' 'p_667' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3629 [1/2] (5.90ns)   --->   "%sum_694 = hadd i16 %sum_693, i16 %p_693" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3629 'hadd' 'sum_694' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3630 '%p_694 = hmul i16 %a_20, i16 0.043335'
ST_52 : Operation 3630 [2/2] (2.96ns)   --->   "%p_694 = hmul i16 %a_20, i16 0.043335" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3630 'hmul' 'p_694' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3631 [1/2] (5.90ns)   --->   "%sum_721 = hadd i16 %sum_720, i16 %p_720" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3631 'hadd' 'sum_721' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3632 '%p_721 = hmul i16 %a_20, i16 0.0220184'
ST_52 : Operation 3632 [2/2] (2.96ns)   --->   "%p_721 = hmul i16 %a_20, i16 0.0220184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3632 'hmul' 'p_721' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3633 [1/2] (5.90ns)   --->   "%sum_748 = hadd i16 %sum_747, i16 %p_747" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3633 'hadd' 'sum_748' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3634 '%p_748 = hmul i16 %a_20, i16 0.247192'
ST_52 : Operation 3634 [2/2] (2.96ns)   --->   "%p_748 = hmul i16 %a_20, i16 0.247192" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3634 'hmul' 'p_748' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3635 [1/2] (5.90ns)   --->   "%sum_775 = hadd i16 %sum_774, i16 %p_774" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3635 'hadd' 'sum_775' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3636 '%p_775 = hmul i16 %a_20, i16 -0.0496826'
ST_52 : Operation 3636 [2/2] (2.96ns)   --->   "%p_775 = hmul i16 %a_20, i16 -0.0496826" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3636 'hmul' 'p_775' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3637 [1/2] (5.90ns)   --->   "%sum_802 = hadd i16 %sum_801, i16 %p_801" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3637 'hadd' 'sum_802' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3638 '%p_802 = hmul i16 %a_20, i16 0.604004'
ST_52 : Operation 3638 [2/2] (2.96ns)   --->   "%p_802 = hmul i16 %a_20, i16 0.604004" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3638 'hmul' 'p_802' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3639 [1/2] (5.90ns)   --->   "%sum_829 = hadd i16 %sum_828, i16 %p_828" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3639 'hadd' 'sum_829' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3640 '%p_829 = hmul i16 %a_20, i16 -0.59668'
ST_52 : Operation 3640 [2/2] (2.96ns)   --->   "%p_829 = hmul i16 %a_20, i16 -0.59668" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3640 'hmul' 'p_829' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3641 [1/2] (5.90ns)   --->   "%sum_856 = hadd i16 %sum_855, i16 %p_855" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3641 'hadd' 'sum_856' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.76ns)   --->   Input mux for Operation 3642 '%p_856 = hmul i16 %a_20, i16 -0.00295067'
ST_52 : Operation 3642 [2/2] (2.96ns)   --->   "%p_856 = hmul i16 %a_20, i16 -0.00295067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3642 'hmul' 'p_856' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.6>
ST_53 : Operation 3643 [1/2] (4.72ns)   --->   "%p_20 = hmul i16 %a_20, i16 -0.0166168" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3643 'hmul' 'p_20' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3644 '%sum_20 = hadd i16 %sum_19, i16 %p_20'
ST_53 : Operation 3644 [2/2] (4.14ns)   --->   "%sum_20 = hadd i16 %sum_19, i16 %p_20" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3644 'hadd' 'sum_20' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3645 [1/2] (4.72ns)   --->   "%p_46 = hmul i16 %a_20, i16 -0.12262" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3645 'hmul' 'p_46' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3646 '%sum_47 = hadd i16 %sum_46, i16 %p_46'
ST_53 : Operation 3646 [2/2] (4.14ns)   --->   "%sum_47 = hadd i16 %sum_46, i16 %p_46" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3646 'hadd' 'sum_47' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3647 [1/2] (4.72ns)   --->   "%p_73 = hmul i16 %a_20, i16 -0.241577" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3647 'hmul' 'p_73' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3648 '%sum_74 = hadd i16 %sum_73, i16 %p_73'
ST_53 : Operation 3648 [2/2] (4.14ns)   --->   "%sum_74 = hadd i16 %sum_73, i16 %p_73" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3648 'hadd' 'sum_74' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3649 [1/2] (4.72ns)   --->   "%p_100 = hmul i16 %a_20, i16 0.0227814" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3649 'hmul' 'p_100' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3650 '%sum_101 = hadd i16 %sum_100, i16 %p_100'
ST_53 : Operation 3650 [2/2] (4.14ns)   --->   "%sum_101 = hadd i16 %sum_100, i16 %p_100" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3650 'hadd' 'sum_101' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3651 [1/2] (4.72ns)   --->   "%p_127 = hmul i16 %a_20, i16 0.0118256" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3651 'hmul' 'p_127' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3652 '%sum_128 = hadd i16 %sum_127, i16 %p_127'
ST_53 : Operation 3652 [2/2] (4.14ns)   --->   "%sum_128 = hadd i16 %sum_127, i16 %p_127" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3652 'hadd' 'sum_128' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3653 [1/2] (4.72ns)   --->   "%p_154 = hmul i16 %a_20, i16 0.187012" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3653 'hmul' 'p_154' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3654 '%sum_155 = hadd i16 %sum_154, i16 %p_154'
ST_53 : Operation 3654 [2/2] (4.14ns)   --->   "%sum_155 = hadd i16 %sum_154, i16 %p_154" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3654 'hadd' 'sum_155' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3655 [1/2] (4.72ns)   --->   "%p_181 = hmul i16 %a_20, i16 0.048645" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3655 'hmul' 'p_181' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3656 '%sum_182 = hadd i16 %sum_181, i16 %p_181'
ST_53 : Operation 3656 [2/2] (4.14ns)   --->   "%sum_182 = hadd i16 %sum_181, i16 %p_181" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3656 'hadd' 'sum_182' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3657 [1/2] (4.72ns)   --->   "%p_208 = hmul i16 %a_20, i16 0.0115128" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3657 'hmul' 'p_208' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3658 '%sum_209 = hadd i16 %sum_208, i16 %p_208'
ST_53 : Operation 3658 [2/2] (4.14ns)   --->   "%sum_209 = hadd i16 %sum_208, i16 %p_208" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3658 'hadd' 'sum_209' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3659 [1/2] (4.72ns)   --->   "%p_235 = hmul i16 %a_20, i16 0.00535202" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3659 'hmul' 'p_235' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3660 '%sum_236 = hadd i16 %sum_235, i16 %p_235'
ST_53 : Operation 3660 [2/2] (4.14ns)   --->   "%sum_236 = hadd i16 %sum_235, i16 %p_235" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3660 'hadd' 'sum_236' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3661 [1/2] (4.72ns)   --->   "%p_262 = hmul i16 %a_20, i16 0.00191498" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3661 'hmul' 'p_262' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3662 '%sum_263 = hadd i16 %sum_262, i16 %p_262'
ST_53 : Operation 3662 [2/2] (4.14ns)   --->   "%sum_263 = hadd i16 %sum_262, i16 %p_262" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3662 'hadd' 'sum_263' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3663 [1/2] (4.72ns)   --->   "%p_289 = hmul i16 %a_20, i16 -0.193115" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3663 'hmul' 'p_289' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3664 '%sum_290 = hadd i16 %sum_289, i16 %p_289'
ST_53 : Operation 3664 [2/2] (4.14ns)   --->   "%sum_290 = hadd i16 %sum_289, i16 %p_289" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3664 'hadd' 'sum_290' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3665 [1/2] (4.72ns)   --->   "%p_316 = hmul i16 %a_20, i16 -0.0371704" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3665 'hmul' 'p_316' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3666 '%sum_317 = hadd i16 %sum_316, i16 %p_316'
ST_53 : Operation 3666 [2/2] (4.14ns)   --->   "%sum_317 = hadd i16 %sum_316, i16 %p_316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3666 'hadd' 'sum_317' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3667 [1/2] (4.72ns)   --->   "%p_343 = hmul i16 %a_20, i16 -0.0524292" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3667 'hmul' 'p_343' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3668 '%sum_344 = hadd i16 %sum_343, i16 %p_343'
ST_53 : Operation 3668 [2/2] (4.14ns)   --->   "%sum_344 = hadd i16 %sum_343, i16 %p_343" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3668 'hadd' 'sum_344' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3669 [1/2] (4.72ns)   --->   "%p_370 = hmul i16 %a_20, i16 0.0224609" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3669 'hmul' 'p_370' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3670 '%sum_371 = hadd i16 %sum_370, i16 %p_370'
ST_53 : Operation 3670 [2/2] (4.14ns)   --->   "%sum_371 = hadd i16 %sum_370, i16 %p_370" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3670 'hadd' 'sum_371' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3671 [1/2] (4.72ns)   --->   "%p_397 = hmul i16 %a_20, i16 0.00247383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3671 'hmul' 'p_397' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3672 '%sum_398 = hadd i16 %sum_397, i16 %p_397'
ST_53 : Operation 3672 [2/2] (4.14ns)   --->   "%sum_398 = hadd i16 %sum_397, i16 %p_397" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3672 'hadd' 'sum_398' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3673 [1/2] (4.72ns)   --->   "%p_424 = hmul i16 %a_20, i16 0.00282478" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3673 'hmul' 'p_424' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3674 '%sum_425 = hadd i16 %sum_424, i16 %p_424'
ST_53 : Operation 3674 [2/2] (4.14ns)   --->   "%sum_425 = hadd i16 %sum_424, i16 %p_424" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3674 'hadd' 'sum_425' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3675 [1/2] (4.72ns)   --->   "%p_451 = hmul i16 %a_20, i16 -0.000355005" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3675 'hmul' 'p_451' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3676 '%sum_452 = hadd i16 %sum_451, i16 %p_451'
ST_53 : Operation 3676 [2/2] (4.14ns)   --->   "%sum_452 = hadd i16 %sum_451, i16 %p_451" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3676 'hadd' 'sum_452' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3677 [1/2] (4.72ns)   --->   "%p_478 = hmul i16 %a_20, i16 -0.00092411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3677 'hmul' 'p_478' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3678 '%sum_479 = hadd i16 %sum_478, i16 %p_478'
ST_53 : Operation 3678 [2/2] (4.14ns)   --->   "%sum_479 = hadd i16 %sum_478, i16 %p_478" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3678 'hadd' 'sum_479' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3679 [1/2] (4.72ns)   --->   "%p_505 = hmul i16 %a_20, i16 -0.0108261" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3679 'hmul' 'p_505' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3680 '%sum_506 = hadd i16 %sum_505, i16 %p_505'
ST_53 : Operation 3680 [2/2] (4.14ns)   --->   "%sum_506 = hadd i16 %sum_505, i16 %p_505" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3680 'hadd' 'sum_506' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3681 [1/2] (4.72ns)   --->   "%p_532 = hmul i16 %a_20, i16 0.00084734" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3681 'hmul' 'p_532' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3682 '%sum_533 = hadd i16 %sum_532, i16 %p_532'
ST_53 : Operation 3682 [2/2] (4.14ns)   --->   "%sum_533 = hadd i16 %sum_532, i16 %p_532" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3682 'hadd' 'sum_533' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3683 [1/2] (4.72ns)   --->   "%p_559 = hmul i16 %a_20, i16 -0.00735092" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3683 'hmul' 'p_559' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3684 '%sum_560 = hadd i16 %sum_559, i16 %p_559'
ST_53 : Operation 3684 [2/2] (4.14ns)   --->   "%sum_560 = hadd i16 %sum_559, i16 %p_559" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3684 'hadd' 'sum_560' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3685 [1/2] (4.72ns)   --->   "%p_586 = hmul i16 %a_20, i16 -0.107483" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3685 'hmul' 'p_586' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3686 '%sum_587 = hadd i16 %sum_586, i16 %p_586'
ST_53 : Operation 3686 [2/2] (4.14ns)   --->   "%sum_587 = hadd i16 %sum_586, i16 %p_586" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3686 'hadd' 'sum_587' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3687 [1/2] (4.72ns)   --->   "%p_613 = hmul i16 %a_20, i16 0.429688" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3687 'hmul' 'p_613' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3688 '%sum_614 = hadd i16 %sum_613, i16 %p_613'
ST_53 : Operation 3688 [2/2] (4.14ns)   --->   "%sum_614 = hadd i16 %sum_613, i16 %p_613" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3688 'hadd' 'sum_614' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3689 [1/2] (4.72ns)   --->   "%p_640 = hmul i16 %a_20, i16 1.03116e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3689 'hmul' 'p_640' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3690 '%sum_641 = hadd i16 %sum_640, i16 %p_640'
ST_53 : Operation 3690 [2/2] (4.14ns)   --->   "%sum_641 = hadd i16 %sum_640, i16 %p_640" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3690 'hadd' 'sum_641' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3691 [1/2] (4.72ns)   --->   "%p_667 = hmul i16 %a_20, i16 -0.196411" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3691 'hmul' 'p_667' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3692 '%sum_668 = hadd i16 %sum_667, i16 %p_667'
ST_53 : Operation 3692 [2/2] (4.14ns)   --->   "%sum_668 = hadd i16 %sum_667, i16 %p_667" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3692 'hadd' 'sum_668' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3693 [1/2] (4.72ns)   --->   "%p_694 = hmul i16 %a_20, i16 0.043335" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3693 'hmul' 'p_694' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3694 '%sum_695 = hadd i16 %sum_694, i16 %p_694'
ST_53 : Operation 3694 [2/2] (4.14ns)   --->   "%sum_695 = hadd i16 %sum_694, i16 %p_694" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3694 'hadd' 'sum_695' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3695 [1/2] (4.72ns)   --->   "%p_721 = hmul i16 %a_20, i16 0.0220184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3695 'hmul' 'p_721' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3696 '%sum_722 = hadd i16 %sum_721, i16 %p_721'
ST_53 : Operation 3696 [2/2] (4.14ns)   --->   "%sum_722 = hadd i16 %sum_721, i16 %p_721" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3696 'hadd' 'sum_722' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3697 [1/2] (4.72ns)   --->   "%p_748 = hmul i16 %a_20, i16 0.247192" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3697 'hmul' 'p_748' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3698 '%sum_749 = hadd i16 %sum_748, i16 %p_748'
ST_53 : Operation 3698 [2/2] (4.14ns)   --->   "%sum_749 = hadd i16 %sum_748, i16 %p_748" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3698 'hadd' 'sum_749' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3699 [1/2] (4.72ns)   --->   "%p_775 = hmul i16 %a_20, i16 -0.0496826" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3699 'hmul' 'p_775' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3700 '%sum_776 = hadd i16 %sum_775, i16 %p_775'
ST_53 : Operation 3700 [2/2] (4.14ns)   --->   "%sum_776 = hadd i16 %sum_775, i16 %p_775" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3700 'hadd' 'sum_776' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3701 [1/2] (4.72ns)   --->   "%p_802 = hmul i16 %a_20, i16 0.604004" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3701 'hmul' 'p_802' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3702 '%sum_803 = hadd i16 %sum_802, i16 %p_802'
ST_53 : Operation 3702 [2/2] (4.14ns)   --->   "%sum_803 = hadd i16 %sum_802, i16 %p_802" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3702 'hadd' 'sum_803' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3703 [1/2] (4.72ns)   --->   "%p_829 = hmul i16 %a_20, i16 -0.59668" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3703 'hmul' 'p_829' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3704 '%sum_830 = hadd i16 %sum_829, i16 %p_829'
ST_53 : Operation 3704 [2/2] (4.14ns)   --->   "%sum_830 = hadd i16 %sum_829, i16 %p_829" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3704 'hadd' 'sum_830' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 3705 [1/2] (4.72ns)   --->   "%p_856 = hmul i16 %a_20, i16 -0.00295067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3705 'hmul' 'p_856' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.76ns)   --->   Input mux for Operation 3706 '%sum_857 = hadd i16 %sum_856, i16 %p_856'
ST_53 : Operation 3706 [2/2] (4.14ns)   --->   "%sum_857 = hadd i16 %sum_856, i16 %p_856" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3706 'hadd' 'sum_857' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.90>
ST_54 : Operation 3707 [1/2] (5.90ns)   --->   "%sum_20 = hadd i16 %sum_19, i16 %p_20" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3707 'hadd' 'sum_20' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3708 '%p_21 = hmul i16 %a_21, i16 -0.0230713'
ST_54 : Operation 3708 [2/2] (2.96ns)   --->   "%p_21 = hmul i16 %a_21, i16 -0.0230713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3708 'hmul' 'p_21' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3709 [1/2] (5.90ns)   --->   "%sum_47 = hadd i16 %sum_46, i16 %p_46" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3709 'hadd' 'sum_47' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3710 '%p_47 = hmul i16 %a_21, i16 -0.563477'
ST_54 : Operation 3710 [2/2] (2.96ns)   --->   "%p_47 = hmul i16 %a_21, i16 -0.563477" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3710 'hmul' 'p_47' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3711 [1/2] (5.90ns)   --->   "%sum_74 = hadd i16 %sum_73, i16 %p_73" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3711 'hadd' 'sum_74' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3712 '%p_74 = hmul i16 %a_21, i16 0.794434'
ST_54 : Operation 3712 [2/2] (2.96ns)   --->   "%p_74 = hmul i16 %a_21, i16 0.794434" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3712 'hmul' 'p_74' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3713 [1/2] (5.90ns)   --->   "%sum_101 = hadd i16 %sum_100, i16 %p_100" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3713 'hadd' 'sum_101' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3714 '%p_101 = hmul i16 %a_21, i16 0.73584'
ST_54 : Operation 3714 [2/2] (2.96ns)   --->   "%p_101 = hmul i16 %a_21, i16 0.73584" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3714 'hmul' 'p_101' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3715 [1/2] (5.90ns)   --->   "%sum_128 = hadd i16 %sum_127, i16 %p_127" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3715 'hadd' 'sum_128' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3716 '%p_128 = hmul i16 %a_21, i16 -0.0505676'
ST_54 : Operation 3716 [2/2] (2.96ns)   --->   "%p_128 = hmul i16 %a_21, i16 -0.0505676" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3716 'hmul' 'p_128' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3717 [1/2] (5.90ns)   --->   "%sum_155 = hadd i16 %sum_154, i16 %p_154" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3717 'hadd' 'sum_155' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3718 '%p_155 = hmul i16 %a_21, i16 0.692383'
ST_54 : Operation 3718 [2/2] (2.96ns)   --->   "%p_155 = hmul i16 %a_21, i16 0.692383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3718 'hmul' 'p_155' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3719 [1/2] (5.90ns)   --->   "%sum_182 = hadd i16 %sum_181, i16 %p_181" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3719 'hadd' 'sum_182' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3720 '%p_182 = hmul i16 %a_21, i16 -0.0844727'
ST_54 : Operation 3720 [2/2] (2.96ns)   --->   "%p_182 = hmul i16 %a_21, i16 -0.0844727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3720 'hmul' 'p_182' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3721 [1/2] (5.90ns)   --->   "%sum_209 = hadd i16 %sum_208, i16 %p_208" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3721 'hadd' 'sum_209' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3722 '%p_209 = hmul i16 %a_21, i16 0.093811'
ST_54 : Operation 3722 [2/2] (2.96ns)   --->   "%p_209 = hmul i16 %a_21, i16 0.093811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3722 'hmul' 'p_209' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3723 [1/2] (5.90ns)   --->   "%sum_236 = hadd i16 %sum_235, i16 %p_235" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3723 'hadd' 'sum_236' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3724 '%p_236 = hmul i16 %a_21, i16 0.341309'
ST_54 : Operation 3724 [2/2] (2.96ns)   --->   "%p_236 = hmul i16 %a_21, i16 0.341309" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3724 'hmul' 'p_236' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3725 [1/2] (5.90ns)   --->   "%sum_263 = hadd i16 %sum_262, i16 %p_262" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3725 'hadd' 'sum_263' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3726 '%p_263 = hmul i16 %a_21, i16 -0.000654697'
ST_54 : Operation 3726 [2/2] (2.96ns)   --->   "%p_263 = hmul i16 %a_21, i16 -0.000654697" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3726 'hmul' 'p_263' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3727 [1/2] (5.90ns)   --->   "%sum_290 = hadd i16 %sum_289, i16 %p_289" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3727 'hadd' 'sum_290' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3728 '%p_290 = hmul i16 %a_21, i16 -0.0141678'
ST_54 : Operation 3728 [2/2] (2.96ns)   --->   "%p_290 = hmul i16 %a_21, i16 -0.0141678" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3728 'hmul' 'p_290' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3729 [1/2] (5.90ns)   --->   "%sum_317 = hadd i16 %sum_316, i16 %p_316" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3729 'hadd' 'sum_317' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3730 '%p_317 = hmul i16 %a_21, i16 0.113525'
ST_54 : Operation 3730 [2/2] (2.96ns)   --->   "%p_317 = hmul i16 %a_21, i16 0.113525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3730 'hmul' 'p_317' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3731 [1/2] (5.90ns)   --->   "%sum_344 = hadd i16 %sum_343, i16 %p_343" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3731 'hadd' 'sum_344' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3732 '%p_344 = hmul i16 %a_21, i16 -0.0545959'
ST_54 : Operation 3732 [2/2] (2.96ns)   --->   "%p_344 = hmul i16 %a_21, i16 -0.0545959" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3732 'hmul' 'p_344' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3733 [1/2] (5.90ns)   --->   "%sum_371 = hadd i16 %sum_370, i16 %p_370" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3733 'hadd' 'sum_371' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3734 '%p_371 = hmul i16 %a_21, i16 -0.0214539'
ST_54 : Operation 3734 [2/2] (2.96ns)   --->   "%p_371 = hmul i16 %a_21, i16 -0.0214539" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3734 'hmul' 'p_371' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3735 [1/2] (5.90ns)   --->   "%sum_398 = hadd i16 %sum_397, i16 %p_397" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3735 'hadd' 'sum_398' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3736 '%p_398 = hmul i16 %a_21, i16 0.00406647'
ST_54 : Operation 3736 [2/2] (2.96ns)   --->   "%p_398 = hmul i16 %a_21, i16 0.00406647" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3736 'hmul' 'p_398' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3737 [1/2] (5.90ns)   --->   "%sum_425 = hadd i16 %sum_424, i16 %p_424" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3737 'hadd' 'sum_425' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3738 '%p_425 = hmul i16 %a_21, i16 0.00122547'
ST_54 : Operation 3738 [2/2] (2.96ns)   --->   "%p_425 = hmul i16 %a_21, i16 0.00122547" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3738 'hmul' 'p_425' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3739 [1/2] (5.90ns)   --->   "%sum_452 = hadd i16 %sum_451, i16 %p_451" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3739 'hadd' 'sum_452' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3740 '%p_452 = hmul i16 %a_21, i16 -0.00195122'
ST_54 : Operation 3740 [2/2] (2.96ns)   --->   "%p_452 = hmul i16 %a_21, i16 -0.00195122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3740 'hmul' 'p_452' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3741 [1/2] (5.90ns)   --->   "%sum_479 = hadd i16 %sum_478, i16 %p_478" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3741 'hadd' 'sum_479' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3742 '%p_479 = hmul i16 %a_21, i16 -0.000884533'
ST_54 : Operation 3742 [2/2] (2.96ns)   --->   "%p_479 = hmul i16 %a_21, i16 -0.000884533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3742 'hmul' 'p_479' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3743 [1/2] (5.90ns)   --->   "%sum_506 = hadd i16 %sum_505, i16 %p_505" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3743 'hadd' 'sum_506' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3744 '%p_506 = hmul i16 %a_21, i16 0.0420227'
ST_54 : Operation 3744 [2/2] (2.96ns)   --->   "%p_506 = hmul i16 %a_21, i16 0.0420227" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3744 'hmul' 'p_506' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3745 [1/2] (5.90ns)   --->   "%sum_533 = hadd i16 %sum_532, i16 %p_532" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3745 'hadd' 'sum_533' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3746 '%p_533 = hmul i16 %a_21, i16 -0.505859'
ST_54 : Operation 3746 [2/2] (2.96ns)   --->   "%p_533 = hmul i16 %a_21, i16 -0.505859" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3746 'hmul' 'p_533' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3747 [1/2] (5.90ns)   --->   "%sum_560 = hadd i16 %sum_559, i16 %p_559" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3747 'hadd' 'sum_560' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3748 '%p_560 = hmul i16 %a_21, i16 0.122009'
ST_54 : Operation 3748 [2/2] (2.96ns)   --->   "%p_560 = hmul i16 %a_21, i16 0.122009" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3748 'hmul' 'p_560' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3749 [1/2] (5.90ns)   --->   "%sum_587 = hadd i16 %sum_586, i16 %p_586" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3749 'hadd' 'sum_587' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3750 '%p_587 = hmul i16 %a_21, i16 0.0654297'
ST_54 : Operation 3750 [2/2] (2.96ns)   --->   "%p_587 = hmul i16 %a_21, i16 0.0654297" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3750 'hmul' 'p_587' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3751 [1/2] (5.90ns)   --->   "%sum_614 = hadd i16 %sum_613, i16 %p_613" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3751 'hadd' 'sum_614' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3752 '%p_614 = hmul i16 %a_21, i16 -0.0436096'
ST_54 : Operation 3752 [2/2] (2.96ns)   --->   "%p_614 = hmul i16 %a_21, i16 -0.0436096" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3752 'hmul' 'p_614' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3753 [1/2] (5.90ns)   --->   "%sum_641 = hadd i16 %sum_640, i16 %p_640" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3753 'hadd' 'sum_641' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3754 '%p_641 = hmul i16 %a_21, i16 -0.00185585'
ST_54 : Operation 3754 [2/2] (2.96ns)   --->   "%p_641 = hmul i16 %a_21, i16 -0.00185585" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3754 'hmul' 'p_641' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3755 [1/2] (5.90ns)   --->   "%sum_668 = hadd i16 %sum_667, i16 %p_667" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3755 'hadd' 'sum_668' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3756 '%p_668 = hmul i16 %a_21, i16 0.0460815'
ST_54 : Operation 3756 [2/2] (2.96ns)   --->   "%p_668 = hmul i16 %a_21, i16 0.0460815" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3756 'hmul' 'p_668' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3757 [1/2] (5.90ns)   --->   "%sum_695 = hadd i16 %sum_694, i16 %p_694" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3757 'hadd' 'sum_695' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3758 '%p_695 = hmul i16 %a_21, i16 -0.300781'
ST_54 : Operation 3758 [2/2] (2.96ns)   --->   "%p_695 = hmul i16 %a_21, i16 -0.300781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3758 'hmul' 'p_695' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3759 [1/2] (5.90ns)   --->   "%sum_722 = hadd i16 %sum_721, i16 %p_721" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3759 'hadd' 'sum_722' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3760 '%p_722 = hmul i16 %a_21, i16 -0.0712891'
ST_54 : Operation 3760 [2/2] (2.96ns)   --->   "%p_722 = hmul i16 %a_21, i16 -0.0712891" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3760 'hmul' 'p_722' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3761 [1/2] (5.90ns)   --->   "%sum_749 = hadd i16 %sum_748, i16 %p_748" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3761 'hadd' 'sum_749' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3762 '%p_749 = hmul i16 %a_21, i16 0.390869'
ST_54 : Operation 3762 [2/2] (2.96ns)   --->   "%p_749 = hmul i16 %a_21, i16 0.390869" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3762 'hmul' 'p_749' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3763 [1/2] (5.90ns)   --->   "%sum_776 = hadd i16 %sum_775, i16 %p_775" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3763 'hadd' 'sum_776' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3764 '%p_776 = hmul i16 %a_21, i16 -0.267822'
ST_54 : Operation 3764 [2/2] (2.96ns)   --->   "%p_776 = hmul i16 %a_21, i16 -0.267822" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3764 'hmul' 'p_776' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3765 [1/2] (5.90ns)   --->   "%sum_803 = hadd i16 %sum_802, i16 %p_802" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3765 'hadd' 'sum_803' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3766 '%p_803 = hmul i16 %a_21, i16 -0.183228'
ST_54 : Operation 3766 [2/2] (2.96ns)   --->   "%p_803 = hmul i16 %a_21, i16 -0.183228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3766 'hmul' 'p_803' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3767 [1/2] (5.90ns)   --->   "%sum_830 = hadd i16 %sum_829, i16 %p_829" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3767 'hadd' 'sum_830' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3768 '%p_830 = hmul i16 %a_21, i16 1.20508'
ST_54 : Operation 3768 [2/2] (2.96ns)   --->   "%p_830 = hmul i16 %a_21, i16 1.20508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3768 'hmul' 'p_830' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 3769 [1/2] (5.90ns)   --->   "%sum_857 = hadd i16 %sum_856, i16 %p_856" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3769 'hadd' 'sum_857' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.76ns)   --->   Input mux for Operation 3770 '%p_857 = hmul i16 %a_21, i16 0.0335388'
ST_54 : Operation 3770 [2/2] (2.96ns)   --->   "%p_857 = hmul i16 %a_21, i16 0.0335388" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3770 'hmul' 'p_857' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.6>
ST_55 : Operation 3771 [1/2] (4.72ns)   --->   "%p_21 = hmul i16 %a_21, i16 -0.0230713" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3771 'hmul' 'p_21' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3772 '%sum_21 = hadd i16 %sum_20, i16 %p_21'
ST_55 : Operation 3772 [2/2] (4.14ns)   --->   "%sum_21 = hadd i16 %sum_20, i16 %p_21" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3772 'hadd' 'sum_21' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3773 [1/2] (4.72ns)   --->   "%p_47 = hmul i16 %a_21, i16 -0.563477" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3773 'hmul' 'p_47' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3774 '%sum_48 = hadd i16 %sum_47, i16 %p_47'
ST_55 : Operation 3774 [2/2] (4.14ns)   --->   "%sum_48 = hadd i16 %sum_47, i16 %p_47" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3774 'hadd' 'sum_48' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3775 [1/2] (4.72ns)   --->   "%p_74 = hmul i16 %a_21, i16 0.794434" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3775 'hmul' 'p_74' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3776 '%sum_75 = hadd i16 %sum_74, i16 %p_74'
ST_55 : Operation 3776 [2/2] (4.14ns)   --->   "%sum_75 = hadd i16 %sum_74, i16 %p_74" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3776 'hadd' 'sum_75' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3777 [1/2] (4.72ns)   --->   "%p_101 = hmul i16 %a_21, i16 0.73584" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3777 'hmul' 'p_101' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3778 '%sum_102 = hadd i16 %sum_101, i16 %p_101'
ST_55 : Operation 3778 [2/2] (4.14ns)   --->   "%sum_102 = hadd i16 %sum_101, i16 %p_101" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3778 'hadd' 'sum_102' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3779 [1/2] (4.72ns)   --->   "%p_128 = hmul i16 %a_21, i16 -0.0505676" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3779 'hmul' 'p_128' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3780 '%sum_129 = hadd i16 %sum_128, i16 %p_128'
ST_55 : Operation 3780 [2/2] (4.14ns)   --->   "%sum_129 = hadd i16 %sum_128, i16 %p_128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3780 'hadd' 'sum_129' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3781 [1/2] (4.72ns)   --->   "%p_155 = hmul i16 %a_21, i16 0.692383" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3781 'hmul' 'p_155' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3782 '%sum_156 = hadd i16 %sum_155, i16 %p_155'
ST_55 : Operation 3782 [2/2] (4.14ns)   --->   "%sum_156 = hadd i16 %sum_155, i16 %p_155" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3782 'hadd' 'sum_156' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3783 [1/2] (4.72ns)   --->   "%p_182 = hmul i16 %a_21, i16 -0.0844727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3783 'hmul' 'p_182' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3784 '%sum_183 = hadd i16 %sum_182, i16 %p_182'
ST_55 : Operation 3784 [2/2] (4.14ns)   --->   "%sum_183 = hadd i16 %sum_182, i16 %p_182" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3784 'hadd' 'sum_183' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3785 [1/2] (4.72ns)   --->   "%p_209 = hmul i16 %a_21, i16 0.093811" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3785 'hmul' 'p_209' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3786 '%sum_210 = hadd i16 %sum_209, i16 %p_209'
ST_55 : Operation 3786 [2/2] (4.14ns)   --->   "%sum_210 = hadd i16 %sum_209, i16 %p_209" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3786 'hadd' 'sum_210' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3787 [1/2] (4.72ns)   --->   "%p_236 = hmul i16 %a_21, i16 0.341309" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3787 'hmul' 'p_236' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3788 '%sum_237 = hadd i16 %sum_236, i16 %p_236'
ST_55 : Operation 3788 [2/2] (4.14ns)   --->   "%sum_237 = hadd i16 %sum_236, i16 %p_236" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3788 'hadd' 'sum_237' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3789 [1/2] (4.72ns)   --->   "%p_263 = hmul i16 %a_21, i16 -0.000654697" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3789 'hmul' 'p_263' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3790 '%sum_264 = hadd i16 %sum_263, i16 %p_263'
ST_55 : Operation 3790 [2/2] (4.14ns)   --->   "%sum_264 = hadd i16 %sum_263, i16 %p_263" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3790 'hadd' 'sum_264' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3791 [1/2] (4.72ns)   --->   "%p_290 = hmul i16 %a_21, i16 -0.0141678" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3791 'hmul' 'p_290' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3792 '%sum_291 = hadd i16 %sum_290, i16 %p_290'
ST_55 : Operation 3792 [2/2] (4.14ns)   --->   "%sum_291 = hadd i16 %sum_290, i16 %p_290" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3792 'hadd' 'sum_291' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3793 [1/2] (4.72ns)   --->   "%p_317 = hmul i16 %a_21, i16 0.113525" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3793 'hmul' 'p_317' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3794 '%sum_318 = hadd i16 %sum_317, i16 %p_317'
ST_55 : Operation 3794 [2/2] (4.14ns)   --->   "%sum_318 = hadd i16 %sum_317, i16 %p_317" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3794 'hadd' 'sum_318' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3795 [1/2] (4.72ns)   --->   "%p_344 = hmul i16 %a_21, i16 -0.0545959" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3795 'hmul' 'p_344' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3796 '%sum_345 = hadd i16 %sum_344, i16 %p_344'
ST_55 : Operation 3796 [2/2] (4.14ns)   --->   "%sum_345 = hadd i16 %sum_344, i16 %p_344" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3796 'hadd' 'sum_345' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3797 [1/2] (4.72ns)   --->   "%p_371 = hmul i16 %a_21, i16 -0.0214539" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3797 'hmul' 'p_371' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3798 '%sum_372 = hadd i16 %sum_371, i16 %p_371'
ST_55 : Operation 3798 [2/2] (4.14ns)   --->   "%sum_372 = hadd i16 %sum_371, i16 %p_371" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3798 'hadd' 'sum_372' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3799 [1/2] (4.72ns)   --->   "%p_398 = hmul i16 %a_21, i16 0.00406647" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3799 'hmul' 'p_398' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3800 '%sum_399 = hadd i16 %sum_398, i16 %p_398'
ST_55 : Operation 3800 [2/2] (4.14ns)   --->   "%sum_399 = hadd i16 %sum_398, i16 %p_398" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3800 'hadd' 'sum_399' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3801 [1/2] (4.72ns)   --->   "%p_425 = hmul i16 %a_21, i16 0.00122547" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3801 'hmul' 'p_425' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3802 '%sum_426 = hadd i16 %sum_425, i16 %p_425'
ST_55 : Operation 3802 [2/2] (4.14ns)   --->   "%sum_426 = hadd i16 %sum_425, i16 %p_425" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3802 'hadd' 'sum_426' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3803 [1/2] (4.72ns)   --->   "%p_452 = hmul i16 %a_21, i16 -0.00195122" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3803 'hmul' 'p_452' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3804 '%sum_453 = hadd i16 %sum_452, i16 %p_452'
ST_55 : Operation 3804 [2/2] (4.14ns)   --->   "%sum_453 = hadd i16 %sum_452, i16 %p_452" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3804 'hadd' 'sum_453' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3805 [1/2] (4.72ns)   --->   "%p_479 = hmul i16 %a_21, i16 -0.000884533" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3805 'hmul' 'p_479' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3806 '%sum_480 = hadd i16 %sum_479, i16 %p_479'
ST_55 : Operation 3806 [2/2] (4.14ns)   --->   "%sum_480 = hadd i16 %sum_479, i16 %p_479" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3806 'hadd' 'sum_480' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3807 [1/2] (4.72ns)   --->   "%p_506 = hmul i16 %a_21, i16 0.0420227" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3807 'hmul' 'p_506' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3808 '%sum_507 = hadd i16 %sum_506, i16 %p_506'
ST_55 : Operation 3808 [2/2] (4.14ns)   --->   "%sum_507 = hadd i16 %sum_506, i16 %p_506" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3808 'hadd' 'sum_507' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3809 [1/2] (4.72ns)   --->   "%p_533 = hmul i16 %a_21, i16 -0.505859" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3809 'hmul' 'p_533' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3810 '%sum_534 = hadd i16 %sum_533, i16 %p_533'
ST_55 : Operation 3810 [2/2] (4.14ns)   --->   "%sum_534 = hadd i16 %sum_533, i16 %p_533" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3810 'hadd' 'sum_534' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3811 [1/2] (4.72ns)   --->   "%p_560 = hmul i16 %a_21, i16 0.122009" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3811 'hmul' 'p_560' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3812 '%sum_561 = hadd i16 %sum_560, i16 %p_560'
ST_55 : Operation 3812 [2/2] (4.14ns)   --->   "%sum_561 = hadd i16 %sum_560, i16 %p_560" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3812 'hadd' 'sum_561' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3813 [1/2] (4.72ns)   --->   "%p_587 = hmul i16 %a_21, i16 0.0654297" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3813 'hmul' 'p_587' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3814 '%sum_588 = hadd i16 %sum_587, i16 %p_587'
ST_55 : Operation 3814 [2/2] (4.14ns)   --->   "%sum_588 = hadd i16 %sum_587, i16 %p_587" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3814 'hadd' 'sum_588' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3815 [1/2] (4.72ns)   --->   "%p_614 = hmul i16 %a_21, i16 -0.0436096" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3815 'hmul' 'p_614' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3816 '%sum_615 = hadd i16 %sum_614, i16 %p_614'
ST_55 : Operation 3816 [2/2] (4.14ns)   --->   "%sum_615 = hadd i16 %sum_614, i16 %p_614" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3816 'hadd' 'sum_615' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3817 [1/2] (4.72ns)   --->   "%p_641 = hmul i16 %a_21, i16 -0.00185585" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3817 'hmul' 'p_641' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3818 '%sum_642 = hadd i16 %sum_641, i16 %p_641'
ST_55 : Operation 3818 [2/2] (4.14ns)   --->   "%sum_642 = hadd i16 %sum_641, i16 %p_641" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3818 'hadd' 'sum_642' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3819 [1/2] (4.72ns)   --->   "%p_668 = hmul i16 %a_21, i16 0.0460815" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3819 'hmul' 'p_668' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3820 '%sum_669 = hadd i16 %sum_668, i16 %p_668'
ST_55 : Operation 3820 [2/2] (4.14ns)   --->   "%sum_669 = hadd i16 %sum_668, i16 %p_668" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3820 'hadd' 'sum_669' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3821 [1/2] (4.72ns)   --->   "%p_695 = hmul i16 %a_21, i16 -0.300781" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3821 'hmul' 'p_695' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3822 '%sum_696 = hadd i16 %sum_695, i16 %p_695'
ST_55 : Operation 3822 [2/2] (4.14ns)   --->   "%sum_696 = hadd i16 %sum_695, i16 %p_695" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3822 'hadd' 'sum_696' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3823 [1/2] (4.72ns)   --->   "%p_722 = hmul i16 %a_21, i16 -0.0712891" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3823 'hmul' 'p_722' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3824 '%sum_723 = hadd i16 %sum_722, i16 %p_722'
ST_55 : Operation 3824 [2/2] (4.14ns)   --->   "%sum_723 = hadd i16 %sum_722, i16 %p_722" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3824 'hadd' 'sum_723' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3825 [1/2] (4.72ns)   --->   "%p_749 = hmul i16 %a_21, i16 0.390869" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3825 'hmul' 'p_749' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3826 '%sum_750 = hadd i16 %sum_749, i16 %p_749'
ST_55 : Operation 3826 [2/2] (4.14ns)   --->   "%sum_750 = hadd i16 %sum_749, i16 %p_749" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3826 'hadd' 'sum_750' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3827 [1/2] (4.72ns)   --->   "%p_776 = hmul i16 %a_21, i16 -0.267822" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3827 'hmul' 'p_776' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3828 '%sum_777 = hadd i16 %sum_776, i16 %p_776'
ST_55 : Operation 3828 [2/2] (4.14ns)   --->   "%sum_777 = hadd i16 %sum_776, i16 %p_776" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3828 'hadd' 'sum_777' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3829 [1/2] (4.72ns)   --->   "%p_803 = hmul i16 %a_21, i16 -0.183228" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3829 'hmul' 'p_803' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3830 '%sum_804 = hadd i16 %sum_803, i16 %p_803'
ST_55 : Operation 3830 [2/2] (4.14ns)   --->   "%sum_804 = hadd i16 %sum_803, i16 %p_803" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3830 'hadd' 'sum_804' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3831 [1/2] (4.72ns)   --->   "%p_830 = hmul i16 %a_21, i16 1.20508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3831 'hmul' 'p_830' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3832 '%sum_831 = hadd i16 %sum_830, i16 %p_830'
ST_55 : Operation 3832 [2/2] (4.14ns)   --->   "%sum_831 = hadd i16 %sum_830, i16 %p_830" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3832 'hadd' 'sum_831' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3833 [1/2] (4.72ns)   --->   "%p_857 = hmul i16 %a_21, i16 0.0335388" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3833 'hmul' 'p_857' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.76ns)   --->   Input mux for Operation 3834 '%sum_858 = hadd i16 %sum_857, i16 %p_857'
ST_55 : Operation 3834 [2/2] (4.14ns)   --->   "%sum_858 = hadd i16 %sum_857, i16 %p_857" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3834 'hadd' 'sum_858' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.90>
ST_56 : Operation 3835 [1/2] (5.90ns)   --->   "%sum_21 = hadd i16 %sum_20, i16 %p_21" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3835 'hadd' 'sum_21' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3836 '%p_22 = hmul i16 %a_22, i16 -0.0204773'
ST_56 : Operation 3836 [2/2] (2.96ns)   --->   "%p_22 = hmul i16 %a_22, i16 -0.0204773" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3836 'hmul' 'p_22' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3837 [1/2] (5.90ns)   --->   "%sum_48 = hadd i16 %sum_47, i16 %p_47" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3837 'hadd' 'sum_48' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3838 '%p_48 = hmul i16 %a_22, i16 -1.19727'
ST_56 : Operation 3838 [2/2] (2.96ns)   --->   "%p_48 = hmul i16 %a_22, i16 -1.19727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3838 'hmul' 'p_48' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3839 [1/2] (5.90ns)   --->   "%sum_75 = hadd i16 %sum_74, i16 %p_74" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3839 'hadd' 'sum_75' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3840 '%p_75 = hmul i16 %a_22, i16 1.26855'
ST_56 : Operation 3840 [2/2] (2.96ns)   --->   "%p_75 = hmul i16 %a_22, i16 1.26855" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3840 'hmul' 'p_75' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3841 [1/2] (5.90ns)   --->   "%sum_102 = hadd i16 %sum_101, i16 %p_101" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3841 'hadd' 'sum_102' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3842 '%p_102 = hmul i16 %a_22, i16 1.5332'
ST_56 : Operation 3842 [2/2] (2.96ns)   --->   "%p_102 = hmul i16 %a_22, i16 1.5332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3842 'hmul' 'p_102' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3843 [1/2] (5.90ns)   --->   "%sum_129 = hadd i16 %sum_128, i16 %p_128" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3843 'hadd' 'sum_129' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3844 '%p_129 = hmul i16 %a_22, i16 -0.0861816'
ST_56 : Operation 3844 [2/2] (2.96ns)   --->   "%p_129 = hmul i16 %a_22, i16 -0.0861816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3844 'hmul' 'p_129' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3845 [1/2] (5.90ns)   --->   "%sum_156 = hadd i16 %sum_155, i16 %p_155" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3845 'hadd' 'sum_156' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3846 '%p_156 = hmul i16 %a_22, i16 -0.218262'
ST_56 : Operation 3846 [2/2] (2.96ns)   --->   "%p_156 = hmul i16 %a_22, i16 -0.218262" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3846 'hmul' 'p_156' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3847 [1/2] (5.90ns)   --->   "%sum_183 = hadd i16 %sum_182, i16 %p_182" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3847 'hadd' 'sum_183' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3848 '%p_183 = hmul i16 %a_22, i16 -0.184326'
ST_56 : Operation 3848 [2/2] (2.96ns)   --->   "%p_183 = hmul i16 %a_22, i16 -0.184326" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3848 'hmul' 'p_183' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3849 [1/2] (5.90ns)   --->   "%sum_210 = hadd i16 %sum_209, i16 %p_209" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3849 'hadd' 'sum_210' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3850 '%p_210 = hmul i16 %a_22, i16 0.191528'
ST_56 : Operation 3850 [2/2] (2.96ns)   --->   "%p_210 = hmul i16 %a_22, i16 0.191528" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3850 'hmul' 'p_210' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3851 [1/2] (5.90ns)   --->   "%sum_237 = hadd i16 %sum_236, i16 %p_236" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3851 'hadd' 'sum_237' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3852 '%p_237 = hmul i16 %a_22, i16 0.488281'
ST_56 : Operation 3852 [2/2] (2.96ns)   --->   "%p_237 = hmul i16 %a_22, i16 0.488281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3852 'hmul' 'p_237' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3853 [1/2] (5.90ns)   --->   "%sum_264 = hadd i16 %sum_263, i16 %p_263" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3853 'hadd' 'sum_264' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3854 '%p_264 = hmul i16 %a_22, i16 0.000495911'
ST_56 : Operation 3854 [2/2] (2.96ns)   --->   "%p_264 = hmul i16 %a_22, i16 0.000495911" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3854 'hmul' 'p_264' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3855 [1/2] (5.90ns)   --->   "%sum_291 = hadd i16 %sum_290, i16 %p_290" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3855 'hadd' 'sum_291' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3856 '%p_291 = hmul i16 %a_22, i16 1.63184'
ST_56 : Operation 3856 [2/2] (2.96ns)   --->   "%p_291 = hmul i16 %a_22, i16 1.63184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3856 'hmul' 'p_291' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3857 [1/2] (5.90ns)   --->   "%sum_318 = hadd i16 %sum_317, i16 %p_317" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3857 'hadd' 'sum_318' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3858 '%p_318 = hmul i16 %a_22, i16 0.158813'
ST_56 : Operation 3858 [2/2] (2.96ns)   --->   "%p_318 = hmul i16 %a_22, i16 0.158813" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3858 'hmul' 'p_318' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3859 [1/2] (5.90ns)   --->   "%sum_345 = hadd i16 %sum_344, i16 %p_344" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3859 'hadd' 'sum_345' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3860 '%p_345 = hmul i16 %a_22, i16 -0.151489'
ST_56 : Operation 3860 [2/2] (2.96ns)   --->   "%p_345 = hmul i16 %a_22, i16 -0.151489" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3860 'hmul' 'p_345' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3861 [1/2] (5.90ns)   --->   "%sum_372 = hadd i16 %sum_371, i16 %p_371" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3861 'hadd' 'sum_372' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3862 '%p_372 = hmul i16 %a_22, i16 -0.0111847'
ST_56 : Operation 3862 [2/2] (2.96ns)   --->   "%p_372 = hmul i16 %a_22, i16 -0.0111847" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3862 'hmul' 'p_372' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3863 [1/2] (5.90ns)   --->   "%sum_399 = hadd i16 %sum_398, i16 %p_398" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3863 'hadd' 'sum_399' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3864 '%p_399 = hmul i16 %a_22, i16 0.00175476'
ST_56 : Operation 3864 [2/2] (2.96ns)   --->   "%p_399 = hmul i16 %a_22, i16 0.00175476" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3864 'hmul' 'p_399' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3865 [1/2] (5.90ns)   --->   "%sum_426 = hadd i16 %sum_425, i16 %p_425" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3865 'hadd' 'sum_426' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3866 '%p_426 = hmul i16 %a_22, i16 0.00106907'
ST_56 : Operation 3866 [2/2] (2.96ns)   --->   "%p_426 = hmul i16 %a_22, i16 0.00106907" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3866 'hmul' 'p_426' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3867 [1/2] (5.90ns)   --->   "%sum_453 = hadd i16 %sum_452, i16 %p_452" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3867 'hadd' 'sum_453' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3868 '%p_453 = hmul i16 %a_22, i16 -0.0035305'
ST_56 : Operation 3868 [2/2] (2.96ns)   --->   "%p_453 = hmul i16 %a_22, i16 -0.0035305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3868 'hmul' 'p_453' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3869 [1/2] (5.90ns)   --->   "%sum_480 = hadd i16 %sum_479, i16 %p_479" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3869 'hadd' 'sum_480' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3870 '%p_480 = hmul i16 %a_22, i16 -0.00205231'
ST_56 : Operation 3870 [2/2] (2.96ns)   --->   "%p_480 = hmul i16 %a_22, i16 -0.00205231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3870 'hmul' 'p_480' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3871 [1/2] (5.90ns)   --->   "%sum_507 = hadd i16 %sum_506, i16 %p_506" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3871 'hadd' 'sum_507' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3872 '%p_507 = hmul i16 %a_22, i16 0.121582'
ST_56 : Operation 3872 [2/2] (2.96ns)   --->   "%p_507 = hmul i16 %a_22, i16 0.121582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3872 'hmul' 'p_507' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3873 [1/2] (5.90ns)   --->   "%sum_534 = hadd i16 %sum_533, i16 %p_533" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3873 'hadd' 'sum_534' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3874 '%p_534 = hmul i16 %a_22, i16 0.144653'
ST_56 : Operation 3874 [2/2] (2.96ns)   --->   "%p_534 = hmul i16 %a_22, i16 0.144653" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3874 'hmul' 'p_534' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3875 [1/2] (5.90ns)   --->   "%sum_561 = hadd i16 %sum_560, i16 %p_560" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3875 'hadd' 'sum_561' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3876 '%p_561 = hmul i16 %a_22, i16 0.023468'
ST_56 : Operation 3876 [2/2] (2.96ns)   --->   "%p_561 = hmul i16 %a_22, i16 0.023468" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3876 'hmul' 'p_561' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3877 [1/2] (5.90ns)   --->   "%sum_588 = hadd i16 %sum_587, i16 %p_587" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3877 'hadd' 'sum_588' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3878 '%p_588 = hmul i16 %a_22, i16 -0.00873566'
ST_56 : Operation 3878 [2/2] (2.96ns)   --->   "%p_588 = hmul i16 %a_22, i16 -0.00873566" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3878 'hmul' 'p_588' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3879 [1/2] (5.90ns)   --->   "%sum_615 = hadd i16 %sum_614, i16 %p_614" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3879 'hadd' 'sum_615' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3880 '%p_615 = hmul i16 %a_22, i16 -1.94922'
ST_56 : Operation 3880 [2/2] (2.96ns)   --->   "%p_615 = hmul i16 %a_22, i16 -1.94922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3880 'hmul' 'p_615' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3881 [1/2] (5.90ns)   --->   "%sum_642 = hadd i16 %sum_641, i16 %p_641" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3881 'hadd' 'sum_642' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3882 '%p_642 = hmul i16 %a_22, i16 0.000347137'
ST_56 : Operation 3882 [2/2] (2.96ns)   --->   "%p_642 = hmul i16 %a_22, i16 0.000347137" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3882 'hmul' 'p_642' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3883 [1/2] (5.90ns)   --->   "%sum_669 = hadd i16 %sum_668, i16 %p_668" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3883 'hadd' 'sum_669' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3884 '%p_669 = hmul i16 %a_22, i16 0.22937'
ST_56 : Operation 3884 [2/2] (2.96ns)   --->   "%p_669 = hmul i16 %a_22, i16 0.22937" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3884 'hmul' 'p_669' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3885 [1/2] (5.90ns)   --->   "%sum_696 = hadd i16 %sum_695, i16 %p_695" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3885 'hadd' 'sum_696' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3886 '%p_696 = hmul i16 %a_22, i16 -0.55957'
ST_56 : Operation 3886 [2/2] (2.96ns)   --->   "%p_696 = hmul i16 %a_22, i16 -0.55957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3886 'hmul' 'p_696' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3887 [1/2] (5.90ns)   --->   "%sum_723 = hadd i16 %sum_722, i16 %p_722" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3887 'hadd' 'sum_723' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3888 '%p_723 = hmul i16 %a_22, i16 -0.212524'
ST_56 : Operation 3888 [2/2] (2.96ns)   --->   "%p_723 = hmul i16 %a_22, i16 -0.212524" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3888 'hmul' 'p_723' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3889 [1/2] (5.90ns)   --->   "%sum_750 = hadd i16 %sum_749, i16 %p_749" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3889 'hadd' 'sum_750' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3890 '%p_750 = hmul i16 %a_22, i16 0.273926'
ST_56 : Operation 3890 [2/2] (2.96ns)   --->   "%p_750 = hmul i16 %a_22, i16 0.273926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3890 'hmul' 'p_750' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3891 [1/2] (5.90ns)   --->   "%sum_777 = hadd i16 %sum_776, i16 %p_776" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3891 'hadd' 'sum_777' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3892 '%p_777 = hmul i16 %a_22, i16 -0.232666'
ST_56 : Operation 3892 [2/2] (2.96ns)   --->   "%p_777 = hmul i16 %a_22, i16 -0.232666" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3892 'hmul' 'p_777' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3893 [1/2] (5.90ns)   --->   "%sum_804 = hadd i16 %sum_803, i16 %p_803" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3893 'hadd' 'sum_804' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3894 '%p_804 = hmul i16 %a_22, i16 -0.291504'
ST_56 : Operation 3894 [2/2] (2.96ns)   --->   "%p_804 = hmul i16 %a_22, i16 -0.291504" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3894 'hmul' 'p_804' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3895 [1/2] (5.90ns)   --->   "%sum_831 = hadd i16 %sum_830, i16 %p_830" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3895 'hadd' 'sum_831' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3896 '%p_831 = hmul i16 %a_22, i16 -0.819824'
ST_56 : Operation 3896 [2/2] (2.96ns)   --->   "%p_831 = hmul i16 %a_22, i16 -0.819824" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3896 'hmul' 'p_831' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 3897 [1/2] (5.90ns)   --->   "%sum_858 = hadd i16 %sum_857, i16 %p_857" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3897 'hadd' 'sum_858' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.76ns)   --->   Input mux for Operation 3898 '%p_858 = hmul i16 %a_22, i16 0.0803223'
ST_56 : Operation 3898 [2/2] (2.96ns)   --->   "%p_858 = hmul i16 %a_22, i16 0.0803223" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3898 'hmul' 'p_858' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.6>
ST_57 : Operation 3899 [1/2] (4.72ns)   --->   "%p_22 = hmul i16 %a_22, i16 -0.0204773" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3899 'hmul' 'p_22' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3900 '%sum_22 = hadd i16 %sum_21, i16 %p_22'
ST_57 : Operation 3900 [2/2] (4.14ns)   --->   "%sum_22 = hadd i16 %sum_21, i16 %p_22" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3900 'hadd' 'sum_22' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3901 [1/2] (4.72ns)   --->   "%p_48 = hmul i16 %a_22, i16 -1.19727" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3901 'hmul' 'p_48' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3902 '%sum_49 = hadd i16 %sum_48, i16 %p_48'
ST_57 : Operation 3902 [2/2] (4.14ns)   --->   "%sum_49 = hadd i16 %sum_48, i16 %p_48" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3902 'hadd' 'sum_49' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3903 [1/2] (4.72ns)   --->   "%p_75 = hmul i16 %a_22, i16 1.26855" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3903 'hmul' 'p_75' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3904 '%sum_76 = hadd i16 %sum_75, i16 %p_75'
ST_57 : Operation 3904 [2/2] (4.14ns)   --->   "%sum_76 = hadd i16 %sum_75, i16 %p_75" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3904 'hadd' 'sum_76' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3905 [1/2] (4.72ns)   --->   "%p_102 = hmul i16 %a_22, i16 1.5332" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3905 'hmul' 'p_102' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3906 '%sum_103 = hadd i16 %sum_102, i16 %p_102'
ST_57 : Operation 3906 [2/2] (4.14ns)   --->   "%sum_103 = hadd i16 %sum_102, i16 %p_102" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3906 'hadd' 'sum_103' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3907 [1/2] (4.72ns)   --->   "%p_129 = hmul i16 %a_22, i16 -0.0861816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3907 'hmul' 'p_129' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3908 '%sum_130 = hadd i16 %sum_129, i16 %p_129'
ST_57 : Operation 3908 [2/2] (4.14ns)   --->   "%sum_130 = hadd i16 %sum_129, i16 %p_129" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3908 'hadd' 'sum_130' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3909 [1/2] (4.72ns)   --->   "%p_156 = hmul i16 %a_22, i16 -0.218262" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3909 'hmul' 'p_156' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3910 '%sum_157 = hadd i16 %sum_156, i16 %p_156'
ST_57 : Operation 3910 [2/2] (4.14ns)   --->   "%sum_157 = hadd i16 %sum_156, i16 %p_156" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3910 'hadd' 'sum_157' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3911 [1/2] (4.72ns)   --->   "%p_183 = hmul i16 %a_22, i16 -0.184326" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3911 'hmul' 'p_183' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3912 '%sum_184 = hadd i16 %sum_183, i16 %p_183'
ST_57 : Operation 3912 [2/2] (4.14ns)   --->   "%sum_184 = hadd i16 %sum_183, i16 %p_183" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3912 'hadd' 'sum_184' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3913 [1/2] (4.72ns)   --->   "%p_210 = hmul i16 %a_22, i16 0.191528" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3913 'hmul' 'p_210' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3914 '%sum_211 = hadd i16 %sum_210, i16 %p_210'
ST_57 : Operation 3914 [2/2] (4.14ns)   --->   "%sum_211 = hadd i16 %sum_210, i16 %p_210" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3914 'hadd' 'sum_211' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3915 [1/2] (4.72ns)   --->   "%p_237 = hmul i16 %a_22, i16 0.488281" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3915 'hmul' 'p_237' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3916 '%sum_238 = hadd i16 %sum_237, i16 %p_237'
ST_57 : Operation 3916 [2/2] (4.14ns)   --->   "%sum_238 = hadd i16 %sum_237, i16 %p_237" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3916 'hadd' 'sum_238' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3917 [1/2] (4.72ns)   --->   "%p_264 = hmul i16 %a_22, i16 0.000495911" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3917 'hmul' 'p_264' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3918 '%sum_265 = hadd i16 %sum_264, i16 %p_264'
ST_57 : Operation 3918 [2/2] (4.14ns)   --->   "%sum_265 = hadd i16 %sum_264, i16 %p_264" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3918 'hadd' 'sum_265' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3919 [1/2] (4.72ns)   --->   "%p_291 = hmul i16 %a_22, i16 1.63184" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3919 'hmul' 'p_291' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3920 '%sum_292 = hadd i16 %sum_291, i16 %p_291'
ST_57 : Operation 3920 [2/2] (4.14ns)   --->   "%sum_292 = hadd i16 %sum_291, i16 %p_291" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3920 'hadd' 'sum_292' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3921 [1/2] (4.72ns)   --->   "%p_318 = hmul i16 %a_22, i16 0.158813" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3921 'hmul' 'p_318' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3922 '%sum_319 = hadd i16 %sum_318, i16 %p_318'
ST_57 : Operation 3922 [2/2] (4.14ns)   --->   "%sum_319 = hadd i16 %sum_318, i16 %p_318" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3922 'hadd' 'sum_319' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3923 [1/2] (4.72ns)   --->   "%p_345 = hmul i16 %a_22, i16 -0.151489" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3923 'hmul' 'p_345' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3924 '%sum_346 = hadd i16 %sum_345, i16 %p_345'
ST_57 : Operation 3924 [2/2] (4.14ns)   --->   "%sum_346 = hadd i16 %sum_345, i16 %p_345" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3924 'hadd' 'sum_346' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3925 [1/2] (4.72ns)   --->   "%p_372 = hmul i16 %a_22, i16 -0.0111847" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3925 'hmul' 'p_372' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3926 '%sum_373 = hadd i16 %sum_372, i16 %p_372'
ST_57 : Operation 3926 [2/2] (4.14ns)   --->   "%sum_373 = hadd i16 %sum_372, i16 %p_372" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3926 'hadd' 'sum_373' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3927 [1/2] (4.72ns)   --->   "%p_399 = hmul i16 %a_22, i16 0.00175476" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3927 'hmul' 'p_399' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3928 '%sum_400 = hadd i16 %sum_399, i16 %p_399'
ST_57 : Operation 3928 [2/2] (4.14ns)   --->   "%sum_400 = hadd i16 %sum_399, i16 %p_399" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3928 'hadd' 'sum_400' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3929 [1/2] (4.72ns)   --->   "%p_426 = hmul i16 %a_22, i16 0.00106907" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3929 'hmul' 'p_426' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3930 '%sum_427 = hadd i16 %sum_426, i16 %p_426'
ST_57 : Operation 3930 [2/2] (4.14ns)   --->   "%sum_427 = hadd i16 %sum_426, i16 %p_426" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3930 'hadd' 'sum_427' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3931 [1/2] (4.72ns)   --->   "%p_453 = hmul i16 %a_22, i16 -0.0035305" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3931 'hmul' 'p_453' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3932 '%sum_454 = hadd i16 %sum_453, i16 %p_453'
ST_57 : Operation 3932 [2/2] (4.14ns)   --->   "%sum_454 = hadd i16 %sum_453, i16 %p_453" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3932 'hadd' 'sum_454' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3933 [1/2] (4.72ns)   --->   "%p_480 = hmul i16 %a_22, i16 -0.00205231" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3933 'hmul' 'p_480' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3934 '%sum_481 = hadd i16 %sum_480, i16 %p_480'
ST_57 : Operation 3934 [2/2] (4.14ns)   --->   "%sum_481 = hadd i16 %sum_480, i16 %p_480" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3934 'hadd' 'sum_481' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3935 [1/2] (4.72ns)   --->   "%p_507 = hmul i16 %a_22, i16 0.121582" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3935 'hmul' 'p_507' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3936 '%sum_508 = hadd i16 %sum_507, i16 %p_507'
ST_57 : Operation 3936 [2/2] (4.14ns)   --->   "%sum_508 = hadd i16 %sum_507, i16 %p_507" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3936 'hadd' 'sum_508' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3937 [1/2] (4.72ns)   --->   "%p_534 = hmul i16 %a_22, i16 0.144653" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3937 'hmul' 'p_534' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3938 '%sum_535 = hadd i16 %sum_534, i16 %p_534'
ST_57 : Operation 3938 [2/2] (4.14ns)   --->   "%sum_535 = hadd i16 %sum_534, i16 %p_534" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3938 'hadd' 'sum_535' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3939 [1/2] (4.72ns)   --->   "%p_561 = hmul i16 %a_22, i16 0.023468" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3939 'hmul' 'p_561' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3940 '%sum_562 = hadd i16 %sum_561, i16 %p_561'
ST_57 : Operation 3940 [2/2] (4.14ns)   --->   "%sum_562 = hadd i16 %sum_561, i16 %p_561" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3940 'hadd' 'sum_562' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3941 [1/2] (4.72ns)   --->   "%p_588 = hmul i16 %a_22, i16 -0.00873566" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3941 'hmul' 'p_588' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3942 '%sum_589 = hadd i16 %sum_588, i16 %p_588'
ST_57 : Operation 3942 [2/2] (4.14ns)   --->   "%sum_589 = hadd i16 %sum_588, i16 %p_588" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3942 'hadd' 'sum_589' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3943 [1/2] (4.72ns)   --->   "%p_615 = hmul i16 %a_22, i16 -1.94922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3943 'hmul' 'p_615' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3944 '%sum_616 = hadd i16 %sum_615, i16 %p_615'
ST_57 : Operation 3944 [2/2] (4.14ns)   --->   "%sum_616 = hadd i16 %sum_615, i16 %p_615" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3944 'hadd' 'sum_616' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3945 [1/2] (4.72ns)   --->   "%p_642 = hmul i16 %a_22, i16 0.000347137" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3945 'hmul' 'p_642' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3946 '%sum_643 = hadd i16 %sum_642, i16 %p_642'
ST_57 : Operation 3946 [2/2] (4.14ns)   --->   "%sum_643 = hadd i16 %sum_642, i16 %p_642" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3946 'hadd' 'sum_643' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3947 [1/2] (4.72ns)   --->   "%p_669 = hmul i16 %a_22, i16 0.22937" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3947 'hmul' 'p_669' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3948 '%sum_670 = hadd i16 %sum_669, i16 %p_669'
ST_57 : Operation 3948 [2/2] (4.14ns)   --->   "%sum_670 = hadd i16 %sum_669, i16 %p_669" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3948 'hadd' 'sum_670' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3949 [1/2] (4.72ns)   --->   "%p_696 = hmul i16 %a_22, i16 -0.55957" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3949 'hmul' 'p_696' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3950 '%sum_697 = hadd i16 %sum_696, i16 %p_696'
ST_57 : Operation 3950 [2/2] (4.14ns)   --->   "%sum_697 = hadd i16 %sum_696, i16 %p_696" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3950 'hadd' 'sum_697' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3951 [1/2] (4.72ns)   --->   "%p_723 = hmul i16 %a_22, i16 -0.212524" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3951 'hmul' 'p_723' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3952 '%sum_724 = hadd i16 %sum_723, i16 %p_723'
ST_57 : Operation 3952 [2/2] (4.14ns)   --->   "%sum_724 = hadd i16 %sum_723, i16 %p_723" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3952 'hadd' 'sum_724' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3953 [1/2] (4.72ns)   --->   "%p_750 = hmul i16 %a_22, i16 0.273926" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3953 'hmul' 'p_750' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3954 '%sum_751 = hadd i16 %sum_750, i16 %p_750'
ST_57 : Operation 3954 [2/2] (4.14ns)   --->   "%sum_751 = hadd i16 %sum_750, i16 %p_750" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3954 'hadd' 'sum_751' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3955 [1/2] (4.72ns)   --->   "%p_777 = hmul i16 %a_22, i16 -0.232666" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3955 'hmul' 'p_777' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3956 '%sum_778 = hadd i16 %sum_777, i16 %p_777'
ST_57 : Operation 3956 [2/2] (4.14ns)   --->   "%sum_778 = hadd i16 %sum_777, i16 %p_777" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3956 'hadd' 'sum_778' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3957 [1/2] (4.72ns)   --->   "%p_804 = hmul i16 %a_22, i16 -0.291504" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3957 'hmul' 'p_804' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3958 '%sum_805 = hadd i16 %sum_804, i16 %p_804'
ST_57 : Operation 3958 [2/2] (4.14ns)   --->   "%sum_805 = hadd i16 %sum_804, i16 %p_804" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3958 'hadd' 'sum_805' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3959 [1/2] (4.72ns)   --->   "%p_831 = hmul i16 %a_22, i16 -0.819824" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3959 'hmul' 'p_831' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3960 '%sum_832 = hadd i16 %sum_831, i16 %p_831'
ST_57 : Operation 3960 [2/2] (4.14ns)   --->   "%sum_832 = hadd i16 %sum_831, i16 %p_831" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3960 'hadd' 'sum_832' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 3961 [1/2] (4.72ns)   --->   "%p_858 = hmul i16 %a_22, i16 0.0803223" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3961 'hmul' 'p_858' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.76ns)   --->   Input mux for Operation 3962 '%sum_859 = hadd i16 %sum_858, i16 %p_858'
ST_57 : Operation 3962 [2/2] (4.14ns)   --->   "%sum_859 = hadd i16 %sum_858, i16 %p_858" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3962 'hadd' 'sum_859' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.90>
ST_58 : Operation 3963 [1/2] (5.90ns)   --->   "%sum_22 = hadd i16 %sum_21, i16 %p_22" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3963 'hadd' 'sum_22' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3964 '%p_23 = hmul i16 %a_23, i16 -0.0207825'
ST_58 : Operation 3964 [2/2] (2.96ns)   --->   "%p_23 = hmul i16 %a_23, i16 -0.0207825" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3964 'hmul' 'p_23' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3965 [1/2] (5.90ns)   --->   "%sum_49 = hadd i16 %sum_48, i16 %p_48" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3965 'hadd' 'sum_49' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3966 '%p_49 = hmul i16 %a_23, i16 -0.325684'
ST_58 : Operation 3966 [2/2] (2.96ns)   --->   "%p_49 = hmul i16 %a_23, i16 -0.325684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3966 'hmul' 'p_49' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3967 [1/2] (5.90ns)   --->   "%sum_76 = hadd i16 %sum_75, i16 %p_75" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3967 'hadd' 'sum_76' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3968 '%p_76 = hmul i16 %a_23, i16 0.372314'
ST_58 : Operation 3968 [2/2] (2.96ns)   --->   "%p_76 = hmul i16 %a_23, i16 0.372314" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3968 'hmul' 'p_76' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3969 [1/2] (5.90ns)   --->   "%sum_103 = hadd i16 %sum_102, i16 %p_102" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3969 'hadd' 'sum_103' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3970 '%p_103 = hmul i16 %a_23, i16 0.22583'
ST_58 : Operation 3970 [2/2] (2.96ns)   --->   "%p_103 = hmul i16 %a_23, i16 0.22583" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3970 'hmul' 'p_103' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3971 [1/2] (5.90ns)   --->   "%sum_130 = hadd i16 %sum_129, i16 %p_129" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3971 'hadd' 'sum_130' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3972 '%p_130 = hmul i16 %a_23, i16 -0.0282135'
ST_58 : Operation 3972 [2/2] (2.96ns)   --->   "%p_130 = hmul i16 %a_23, i16 -0.0282135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3972 'hmul' 'p_130' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3973 [1/2] (5.90ns)   --->   "%sum_157 = hadd i16 %sum_156, i16 %p_156" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3973 'hadd' 'sum_157' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3974 '%p_157 = hmul i16 %a_23, i16 -0.428711'
ST_58 : Operation 3974 [2/2] (2.96ns)   --->   "%p_157 = hmul i16 %a_23, i16 -0.428711" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3974 'hmul' 'p_157' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3975 [1/2] (5.90ns)   --->   "%sum_184 = hadd i16 %sum_183, i16 %p_183" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3975 'hadd' 'sum_184' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3976 '%p_184 = hmul i16 %a_23, i16 -0.0259552'
ST_58 : Operation 3976 [2/2] (2.96ns)   --->   "%p_184 = hmul i16 %a_23, i16 -0.0259552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3976 'hmul' 'p_184' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3977 [1/2] (5.90ns)   --->   "%sum_211 = hadd i16 %sum_210, i16 %p_210" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3977 'hadd' 'sum_211' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3978 '%p_211 = hmul i16 %a_23, i16 0.0506897'
ST_58 : Operation 3978 [2/2] (2.96ns)   --->   "%p_211 = hmul i16 %a_23, i16 0.0506897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3978 'hmul' 'p_211' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3979 [1/2] (5.90ns)   --->   "%sum_238 = hadd i16 %sum_237, i16 %p_237" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3979 'hadd' 'sum_238' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3980 '%p_238 = hmul i16 %a_23, i16 0.184814'
ST_58 : Operation 3980 [2/2] (2.96ns)   --->   "%p_238 = hmul i16 %a_23, i16 0.184814" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3980 'hmul' 'p_238' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3981 [1/2] (5.90ns)   --->   "%sum_265 = hadd i16 %sum_264, i16 %p_264" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3981 'hadd' 'sum_265' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3982 '%p_265 = hmul i16 %a_23, i16 0.00250816'
ST_58 : Operation 3982 [2/2] (2.96ns)   --->   "%p_265 = hmul i16 %a_23, i16 0.00250816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3982 'hmul' 'p_265' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3983 [1/2] (5.90ns)   --->   "%sum_292 = hadd i16 %sum_291, i16 %p_291" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3983 'hadd' 'sum_292' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3984 '%p_292 = hmul i16 %a_23, i16 -0.286865'
ST_58 : Operation 3984 [2/2] (2.96ns)   --->   "%p_292 = hmul i16 %a_23, i16 -0.286865" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3984 'hmul' 'p_292' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3985 [1/2] (5.90ns)   --->   "%sum_319 = hadd i16 %sum_318, i16 %p_318" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3985 'hadd' 'sum_319' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3986 '%p_319 = hmul i16 %a_23, i16 0.0782471'
ST_58 : Operation 3986 [2/2] (2.96ns)   --->   "%p_319 = hmul i16 %a_23, i16 0.0782471" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3986 'hmul' 'p_319' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3987 [1/2] (5.90ns)   --->   "%sum_346 = hadd i16 %sum_345, i16 %p_345" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3987 'hadd' 'sum_346' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3988 '%p_346 = hmul i16 %a_23, i16 -0.0353699'
ST_58 : Operation 3988 [2/2] (2.96ns)   --->   "%p_346 = hmul i16 %a_23, i16 -0.0353699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3988 'hmul' 'p_346' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3989 [1/2] (5.90ns)   --->   "%sum_373 = hadd i16 %sum_372, i16 %p_372" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3989 'hadd' 'sum_373' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3990 '%p_373 = hmul i16 %a_23, i16 0.123596'
ST_58 : Operation 3990 [2/2] (2.96ns)   --->   "%p_373 = hmul i16 %a_23, i16 0.123596" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3990 'hmul' 'p_373' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3991 [1/2] (5.90ns)   --->   "%sum_400 = hadd i16 %sum_399, i16 %p_399" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3991 'hadd' 'sum_400' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3992 '%p_400 = hmul i16 %a_23, i16 0.00427628'
ST_58 : Operation 3992 [2/2] (2.96ns)   --->   "%p_400 = hmul i16 %a_23, i16 0.00427628" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3992 'hmul' 'p_400' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3993 [1/2] (5.90ns)   --->   "%sum_427 = hadd i16 %sum_426, i16 %p_426" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3993 'hadd' 'sum_427' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3994 '%p_427 = hmul i16 %a_23, i16 0.00279427'
ST_58 : Operation 3994 [2/2] (2.96ns)   --->   "%p_427 = hmul i16 %a_23, i16 0.00279427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3994 'hmul' 'p_427' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3995 [1/2] (5.90ns)   --->   "%sum_454 = hadd i16 %sum_453, i16 %p_453" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3995 'hadd' 'sum_454' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3996 '%p_454 = hmul i16 %a_23, i16 -0.00551605'
ST_58 : Operation 3996 [2/2] (2.96ns)   --->   "%p_454 = hmul i16 %a_23, i16 -0.00551605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3996 'hmul' 'p_454' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3997 [1/2] (5.90ns)   --->   "%sum_481 = hadd i16 %sum_480, i16 %p_480" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3997 'hadd' 'sum_481' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 3998 '%p_481 = hmul i16 %a_23, i16 -0.000782013'
ST_58 : Operation 3998 [2/2] (2.96ns)   --->   "%p_481 = hmul i16 %a_23, i16 -0.000782013" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 3998 'hmul' 'p_481' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 3999 [1/2] (5.90ns)   --->   "%sum_508 = hadd i16 %sum_507, i16 %p_507" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 3999 'hadd' 'sum_508' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4000 '%p_508 = hmul i16 %a_23, i16 0.00836182'
ST_58 : Operation 4000 [2/2] (2.96ns)   --->   "%p_508 = hmul i16 %a_23, i16 0.00836182" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4000 'hmul' 'p_508' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4001 [1/2] (5.90ns)   --->   "%sum_535 = hadd i16 %sum_534, i16 %p_534" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4001 'hadd' 'sum_535' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4002 '%p_535 = hmul i16 %a_23, i16 0.453857'
ST_58 : Operation 4002 [2/2] (2.96ns)   --->   "%p_535 = hmul i16 %a_23, i16 0.453857" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4002 'hmul' 'p_535' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4003 [1/2] (5.90ns)   --->   "%sum_562 = hadd i16 %sum_561, i16 %p_561" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4003 'hadd' 'sum_562' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4004 '%p_562 = hmul i16 %a_23, i16 0.00722504'
ST_58 : Operation 4004 [2/2] (2.96ns)   --->   "%p_562 = hmul i16 %a_23, i16 0.00722504" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4004 'hmul' 'p_562' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4005 [1/2] (5.90ns)   --->   "%sum_589 = hadd i16 %sum_588, i16 %p_588" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4005 'hadd' 'sum_589' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4006 '%p_589 = hmul i16 %a_23, i16 0.135376'
ST_58 : Operation 4006 [2/2] (2.96ns)   --->   "%p_589 = hmul i16 %a_23, i16 0.135376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4006 'hmul' 'p_589' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4007 [1/2] (5.90ns)   --->   "%sum_616 = hadd i16 %sum_615, i16 %p_615" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4007 'hadd' 'sum_616' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4008 '%p_616 = hmul i16 %a_23, i16 0.64502'
ST_58 : Operation 4008 [2/2] (2.96ns)   --->   "%p_616 = hmul i16 %a_23, i16 0.64502" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4008 'hmul' 'p_616' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4009 [1/2] (5.90ns)   --->   "%sum_643 = hadd i16 %sum_642, i16 %p_642" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4009 'hadd' 'sum_643' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4010 '%p_643 = hmul i16 %a_23, i16 -7.28369e-05'
ST_58 : Operation 4010 [2/2] (2.96ns)   --->   "%p_643 = hmul i16 %a_23, i16 -7.28369e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4010 'hmul' 'p_643' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4011 [1/2] (5.90ns)   --->   "%sum_670 = hadd i16 %sum_669, i16 %p_669" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4011 'hadd' 'sum_670' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4012 '%p_670 = hmul i16 %a_23, i16 0.0740967'
ST_58 : Operation 4012 [2/2] (2.96ns)   --->   "%p_670 = hmul i16 %a_23, i16 0.0740967" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4012 'hmul' 'p_670' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4013 [1/2] (5.90ns)   --->   "%sum_697 = hadd i16 %sum_696, i16 %p_696" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4013 'hadd' 'sum_697' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4014 '%p_697 = hmul i16 %a_23, i16 -0.174805'
ST_58 : Operation 4014 [2/2] (2.96ns)   --->   "%p_697 = hmul i16 %a_23, i16 -0.174805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4014 'hmul' 'p_697' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4015 [1/2] (5.90ns)   --->   "%sum_724 = hadd i16 %sum_723, i16 %p_723" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4015 'hadd' 'sum_724' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4016 '%p_724 = hmul i16 %a_23, i16 0.0493774'
ST_58 : Operation 4016 [2/2] (2.96ns)   --->   "%p_724 = hmul i16 %a_23, i16 0.0493774" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4016 'hmul' 'p_724' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4017 [1/2] (5.90ns)   --->   "%sum_751 = hadd i16 %sum_750, i16 %p_750" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4017 'hadd' 'sum_751' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4018 '%p_751 = hmul i16 %a_23, i16 0.374512'
ST_58 : Operation 4018 [2/2] (2.96ns)   --->   "%p_751 = hmul i16 %a_23, i16 0.374512" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4018 'hmul' 'p_751' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4019 [1/2] (5.90ns)   --->   "%sum_778 = hadd i16 %sum_777, i16 %p_777" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4019 'hadd' 'sum_778' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4020 '%p_778 = hmul i16 %a_23, i16 -0.443359'
ST_58 : Operation 4020 [2/2] (2.96ns)   --->   "%p_778 = hmul i16 %a_23, i16 -0.443359" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4020 'hmul' 'p_778' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4021 [1/2] (5.90ns)   --->   "%sum_805 = hadd i16 %sum_804, i16 %p_804" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4021 'hadd' 'sum_805' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4022 '%p_805 = hmul i16 %a_23, i16 -0.272461'
ST_58 : Operation 4022 [2/2] (2.96ns)   --->   "%p_805 = hmul i16 %a_23, i16 -0.272461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4022 'hmul' 'p_805' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4023 [1/2] (5.90ns)   --->   "%sum_832 = hadd i16 %sum_831, i16 %p_831" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4023 'hadd' 'sum_832' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4024 '%p_832 = hmul i16 %a_23, i16 -0.505371'
ST_58 : Operation 4024 [2/2] (2.96ns)   --->   "%p_832 = hmul i16 %a_23, i16 -0.505371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4024 'hmul' 'p_832' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4025 [1/2] (5.90ns)   --->   "%sum_859 = hadd i16 %sum_858, i16 %p_858" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4025 'hadd' 'sum_859' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.76ns)   --->   Input mux for Operation 4026 '%p_859 = hmul i16 %a_23, i16 0.0475769'
ST_58 : Operation 4026 [2/2] (2.96ns)   --->   "%p_859 = hmul i16 %a_23, i16 0.0475769" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4026 'hmul' 'p_859' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.6>
ST_59 : Operation 4027 [1/2] (4.72ns)   --->   "%p_23 = hmul i16 %a_23, i16 -0.0207825" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4027 'hmul' 'p_23' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4028 '%sum_23 = hadd i16 %sum_22, i16 %p_23'
ST_59 : Operation 4028 [2/2] (4.14ns)   --->   "%sum_23 = hadd i16 %sum_22, i16 %p_23" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4028 'hadd' 'sum_23' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4029 [1/2] (4.72ns)   --->   "%p_49 = hmul i16 %a_23, i16 -0.325684" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4029 'hmul' 'p_49' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4030 '%sum_50 = hadd i16 %sum_49, i16 %p_49'
ST_59 : Operation 4030 [2/2] (4.14ns)   --->   "%sum_50 = hadd i16 %sum_49, i16 %p_49" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4030 'hadd' 'sum_50' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4031 [1/2] (4.72ns)   --->   "%p_76 = hmul i16 %a_23, i16 0.372314" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4031 'hmul' 'p_76' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4032 '%sum_77 = hadd i16 %sum_76, i16 %p_76'
ST_59 : Operation 4032 [2/2] (4.14ns)   --->   "%sum_77 = hadd i16 %sum_76, i16 %p_76" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4032 'hadd' 'sum_77' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4033 [1/2] (4.72ns)   --->   "%p_103 = hmul i16 %a_23, i16 0.22583" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4033 'hmul' 'p_103' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4034 '%sum_104 = hadd i16 %sum_103, i16 %p_103'
ST_59 : Operation 4034 [2/2] (4.14ns)   --->   "%sum_104 = hadd i16 %sum_103, i16 %p_103" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4034 'hadd' 'sum_104' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4035 [1/2] (4.72ns)   --->   "%p_130 = hmul i16 %a_23, i16 -0.0282135" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4035 'hmul' 'p_130' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4036 '%sum_131 = hadd i16 %sum_130, i16 %p_130'
ST_59 : Operation 4036 [2/2] (4.14ns)   --->   "%sum_131 = hadd i16 %sum_130, i16 %p_130" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4036 'hadd' 'sum_131' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4037 [1/2] (4.72ns)   --->   "%p_157 = hmul i16 %a_23, i16 -0.428711" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4037 'hmul' 'p_157' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4038 '%sum_158 = hadd i16 %sum_157, i16 %p_157'
ST_59 : Operation 4038 [2/2] (4.14ns)   --->   "%sum_158 = hadd i16 %sum_157, i16 %p_157" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4038 'hadd' 'sum_158' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4039 [1/2] (4.72ns)   --->   "%p_184 = hmul i16 %a_23, i16 -0.0259552" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4039 'hmul' 'p_184' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4040 '%sum_185 = hadd i16 %sum_184, i16 %p_184'
ST_59 : Operation 4040 [2/2] (4.14ns)   --->   "%sum_185 = hadd i16 %sum_184, i16 %p_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4040 'hadd' 'sum_185' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4041 [1/2] (4.72ns)   --->   "%p_211 = hmul i16 %a_23, i16 0.0506897" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4041 'hmul' 'p_211' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4042 '%sum_212 = hadd i16 %sum_211, i16 %p_211'
ST_59 : Operation 4042 [2/2] (4.14ns)   --->   "%sum_212 = hadd i16 %sum_211, i16 %p_211" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4042 'hadd' 'sum_212' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4043 [1/2] (4.72ns)   --->   "%p_238 = hmul i16 %a_23, i16 0.184814" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4043 'hmul' 'p_238' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4044 '%sum_239 = hadd i16 %sum_238, i16 %p_238'
ST_59 : Operation 4044 [2/2] (4.14ns)   --->   "%sum_239 = hadd i16 %sum_238, i16 %p_238" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4044 'hadd' 'sum_239' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4045 [1/2] (4.72ns)   --->   "%p_265 = hmul i16 %a_23, i16 0.00250816" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4045 'hmul' 'p_265' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4046 '%sum_266 = hadd i16 %sum_265, i16 %p_265'
ST_59 : Operation 4046 [2/2] (4.14ns)   --->   "%sum_266 = hadd i16 %sum_265, i16 %p_265" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4046 'hadd' 'sum_266' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4047 [1/2] (4.72ns)   --->   "%p_292 = hmul i16 %a_23, i16 -0.286865" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4047 'hmul' 'p_292' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4048 '%sum_293 = hadd i16 %sum_292, i16 %p_292'
ST_59 : Operation 4048 [2/2] (4.14ns)   --->   "%sum_293 = hadd i16 %sum_292, i16 %p_292" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4048 'hadd' 'sum_293' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4049 [1/2] (4.72ns)   --->   "%p_319 = hmul i16 %a_23, i16 0.0782471" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4049 'hmul' 'p_319' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4050 '%sum_320 = hadd i16 %sum_319, i16 %p_319'
ST_59 : Operation 4050 [2/2] (4.14ns)   --->   "%sum_320 = hadd i16 %sum_319, i16 %p_319" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4050 'hadd' 'sum_320' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4051 [1/2] (4.72ns)   --->   "%p_346 = hmul i16 %a_23, i16 -0.0353699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4051 'hmul' 'p_346' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4052 '%sum_347 = hadd i16 %sum_346, i16 %p_346'
ST_59 : Operation 4052 [2/2] (4.14ns)   --->   "%sum_347 = hadd i16 %sum_346, i16 %p_346" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4052 'hadd' 'sum_347' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4053 [1/2] (4.72ns)   --->   "%p_373 = hmul i16 %a_23, i16 0.123596" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4053 'hmul' 'p_373' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4054 '%sum_374 = hadd i16 %sum_373, i16 %p_373'
ST_59 : Operation 4054 [2/2] (4.14ns)   --->   "%sum_374 = hadd i16 %sum_373, i16 %p_373" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4054 'hadd' 'sum_374' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4055 [1/2] (4.72ns)   --->   "%p_400 = hmul i16 %a_23, i16 0.00427628" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4055 'hmul' 'p_400' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4056 '%sum_401 = hadd i16 %sum_400, i16 %p_400'
ST_59 : Operation 4056 [2/2] (4.14ns)   --->   "%sum_401 = hadd i16 %sum_400, i16 %p_400" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4056 'hadd' 'sum_401' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4057 [1/2] (4.72ns)   --->   "%p_427 = hmul i16 %a_23, i16 0.00279427" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4057 'hmul' 'p_427' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4058 '%sum_428 = hadd i16 %sum_427, i16 %p_427'
ST_59 : Operation 4058 [2/2] (4.14ns)   --->   "%sum_428 = hadd i16 %sum_427, i16 %p_427" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4058 'hadd' 'sum_428' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4059 [1/2] (4.72ns)   --->   "%p_454 = hmul i16 %a_23, i16 -0.00551605" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4059 'hmul' 'p_454' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4060 '%sum_455 = hadd i16 %sum_454, i16 %p_454'
ST_59 : Operation 4060 [2/2] (4.14ns)   --->   "%sum_455 = hadd i16 %sum_454, i16 %p_454" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4060 'hadd' 'sum_455' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4061 [1/2] (4.72ns)   --->   "%p_481 = hmul i16 %a_23, i16 -0.000782013" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4061 'hmul' 'p_481' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4062 '%sum_482 = hadd i16 %sum_481, i16 %p_481'
ST_59 : Operation 4062 [2/2] (4.14ns)   --->   "%sum_482 = hadd i16 %sum_481, i16 %p_481" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4062 'hadd' 'sum_482' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4063 [1/2] (4.72ns)   --->   "%p_508 = hmul i16 %a_23, i16 0.00836182" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4063 'hmul' 'p_508' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4064 '%sum_509 = hadd i16 %sum_508, i16 %p_508'
ST_59 : Operation 4064 [2/2] (4.14ns)   --->   "%sum_509 = hadd i16 %sum_508, i16 %p_508" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4064 'hadd' 'sum_509' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4065 [1/2] (4.72ns)   --->   "%p_535 = hmul i16 %a_23, i16 0.453857" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4065 'hmul' 'p_535' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4066 '%sum_536 = hadd i16 %sum_535, i16 %p_535'
ST_59 : Operation 4066 [2/2] (4.14ns)   --->   "%sum_536 = hadd i16 %sum_535, i16 %p_535" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4066 'hadd' 'sum_536' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4067 [1/2] (4.72ns)   --->   "%p_562 = hmul i16 %a_23, i16 0.00722504" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4067 'hmul' 'p_562' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4068 '%sum_563 = hadd i16 %sum_562, i16 %p_562'
ST_59 : Operation 4068 [2/2] (4.14ns)   --->   "%sum_563 = hadd i16 %sum_562, i16 %p_562" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4068 'hadd' 'sum_563' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4069 [1/2] (4.72ns)   --->   "%p_589 = hmul i16 %a_23, i16 0.135376" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4069 'hmul' 'p_589' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4070 '%sum_590 = hadd i16 %sum_589, i16 %p_589'
ST_59 : Operation 4070 [2/2] (4.14ns)   --->   "%sum_590 = hadd i16 %sum_589, i16 %p_589" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4070 'hadd' 'sum_590' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4071 [1/2] (4.72ns)   --->   "%p_616 = hmul i16 %a_23, i16 0.64502" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4071 'hmul' 'p_616' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4072 '%sum_617 = hadd i16 %sum_616, i16 %p_616'
ST_59 : Operation 4072 [2/2] (4.14ns)   --->   "%sum_617 = hadd i16 %sum_616, i16 %p_616" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4072 'hadd' 'sum_617' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4073 [1/2] (4.72ns)   --->   "%p_643 = hmul i16 %a_23, i16 -7.28369e-05" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4073 'hmul' 'p_643' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4074 '%sum_644 = hadd i16 %sum_643, i16 %p_643'
ST_59 : Operation 4074 [2/2] (4.14ns)   --->   "%sum_644 = hadd i16 %sum_643, i16 %p_643" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4074 'hadd' 'sum_644' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4075 [1/2] (4.72ns)   --->   "%p_670 = hmul i16 %a_23, i16 0.0740967" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4075 'hmul' 'p_670' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4076 '%sum_671 = hadd i16 %sum_670, i16 %p_670'
ST_59 : Operation 4076 [2/2] (4.14ns)   --->   "%sum_671 = hadd i16 %sum_670, i16 %p_670" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4076 'hadd' 'sum_671' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4077 [1/2] (4.72ns)   --->   "%p_697 = hmul i16 %a_23, i16 -0.174805" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4077 'hmul' 'p_697' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4078 '%sum_698 = hadd i16 %sum_697, i16 %p_697'
ST_59 : Operation 4078 [2/2] (4.14ns)   --->   "%sum_698 = hadd i16 %sum_697, i16 %p_697" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4078 'hadd' 'sum_698' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4079 [1/2] (4.72ns)   --->   "%p_724 = hmul i16 %a_23, i16 0.0493774" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4079 'hmul' 'p_724' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4080 '%sum_725 = hadd i16 %sum_724, i16 %p_724'
ST_59 : Operation 4080 [2/2] (4.14ns)   --->   "%sum_725 = hadd i16 %sum_724, i16 %p_724" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4080 'hadd' 'sum_725' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4081 [1/2] (4.72ns)   --->   "%p_751 = hmul i16 %a_23, i16 0.374512" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4081 'hmul' 'p_751' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4082 '%sum_752 = hadd i16 %sum_751, i16 %p_751'
ST_59 : Operation 4082 [2/2] (4.14ns)   --->   "%sum_752 = hadd i16 %sum_751, i16 %p_751" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4082 'hadd' 'sum_752' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4083 [1/2] (4.72ns)   --->   "%p_778 = hmul i16 %a_23, i16 -0.443359" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4083 'hmul' 'p_778' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4084 '%sum_779 = hadd i16 %sum_778, i16 %p_778'
ST_59 : Operation 4084 [2/2] (4.14ns)   --->   "%sum_779 = hadd i16 %sum_778, i16 %p_778" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4084 'hadd' 'sum_779' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4085 [1/2] (4.72ns)   --->   "%p_805 = hmul i16 %a_23, i16 -0.272461" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4085 'hmul' 'p_805' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4086 '%sum_806 = hadd i16 %sum_805, i16 %p_805'
ST_59 : Operation 4086 [2/2] (4.14ns)   --->   "%sum_806 = hadd i16 %sum_805, i16 %p_805" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4086 'hadd' 'sum_806' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4087 [1/2] (4.72ns)   --->   "%p_832 = hmul i16 %a_23, i16 -0.505371" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4087 'hmul' 'p_832' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4088 '%sum_833 = hadd i16 %sum_832, i16 %p_832'
ST_59 : Operation 4088 [2/2] (4.14ns)   --->   "%sum_833 = hadd i16 %sum_832, i16 %p_832" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4088 'hadd' 'sum_833' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4089 [1/2] (4.72ns)   --->   "%p_859 = hmul i16 %a_23, i16 0.0475769" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4089 'hmul' 'p_859' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.76ns)   --->   Input mux for Operation 4090 '%sum_860 = hadd i16 %sum_859, i16 %p_859'
ST_59 : Operation 4090 [2/2] (4.14ns)   --->   "%sum_860 = hadd i16 %sum_859, i16 %p_859" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4090 'hadd' 'sum_860' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.90>
ST_60 : Operation 4091 [1/2] (5.90ns)   --->   "%sum_23 = hadd i16 %sum_22, i16 %p_23" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4091 'hadd' 'sum_23' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4092 '%p_24 = hmul i16 %a_24, i16 -0.00962067'
ST_60 : Operation 4092 [2/2] (2.96ns)   --->   "%p_24 = hmul i16 %a_24, i16 -0.00962067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4092 'hmul' 'p_24' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4093 [1/2] (5.90ns)   --->   "%sum_50 = hadd i16 %sum_49, i16 %p_49" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4093 'hadd' 'sum_50' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4094 '%p_50 = hmul i16 %a_24, i16 -0.0621643'
ST_60 : Operation 4094 [2/2] (2.96ns)   --->   "%p_50 = hmul i16 %a_24, i16 -0.0621643" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4094 'hmul' 'p_50' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4095 [1/2] (5.90ns)   --->   "%sum_77 = hadd i16 %sum_76, i16 %p_76" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4095 'hadd' 'sum_77' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4096 '%p_77 = hmul i16 %a_24, i16 -0.256104'
ST_60 : Operation 4096 [2/2] (2.96ns)   --->   "%p_77 = hmul i16 %a_24, i16 -0.256104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4096 'hmul' 'p_77' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4097 [1/2] (5.90ns)   --->   "%sum_104 = hadd i16 %sum_103, i16 %p_103" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4097 'hadd' 'sum_104' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4098 '%p_104 = hmul i16 %a_24, i16 -0.801758'
ST_60 : Operation 4098 [2/2] (2.96ns)   --->   "%p_104 = hmul i16 %a_24, i16 -0.801758" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4098 'hmul' 'p_104' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4099 [1/2] (5.90ns)   --->   "%sum_131 = hadd i16 %sum_130, i16 %p_130" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4099 'hadd' 'sum_131' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4100 '%p_131 = hmul i16 %a_24, i16 -0.125732'
ST_60 : Operation 4100 [2/2] (2.96ns)   --->   "%p_131 = hmul i16 %a_24, i16 -0.125732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4100 'hmul' 'p_131' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4101 [1/2] (5.90ns)   --->   "%sum_158 = hadd i16 %sum_157, i16 %p_157" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4101 'hadd' 'sum_158' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4102 '%p_158 = hmul i16 %a_24, i16 0.744629'
ST_60 : Operation 4102 [2/2] (2.96ns)   --->   "%p_158 = hmul i16 %a_24, i16 0.744629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4102 'hmul' 'p_158' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4103 [1/2] (5.90ns)   --->   "%sum_185 = hadd i16 %sum_184, i16 %p_184" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4103 'hadd' 'sum_185' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4104 '%p_185 = hmul i16 %a_24, i16 -0.0530701'
ST_60 : Operation 4104 [2/2] (2.96ns)   --->   "%p_185 = hmul i16 %a_24, i16 -0.0530701" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4104 'hmul' 'p_185' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4105 [1/2] (5.90ns)   --->   "%sum_212 = hadd i16 %sum_211, i16 %p_211" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4105 'hadd' 'sum_212' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4106 '%p_212 = hmul i16 %a_24, i16 0.208374'
ST_60 : Operation 4106 [2/2] (2.96ns)   --->   "%p_212 = hmul i16 %a_24, i16 0.208374" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4106 'hmul' 'p_212' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4107 [1/2] (5.90ns)   --->   "%sum_239 = hadd i16 %sum_238, i16 %p_238" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4107 'hadd' 'sum_239' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4108 '%p_239 = hmul i16 %a_24, i16 -0.322998'
ST_60 : Operation 4108 [2/2] (2.96ns)   --->   "%p_239 = hmul i16 %a_24, i16 -0.322998" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4108 'hmul' 'p_239' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4109 [1/2] (5.90ns)   --->   "%sum_266 = hadd i16 %sum_265, i16 %p_265" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4109 'hadd' 'sum_266' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4110 '%p_266 = hmul i16 %a_24, i16 0.000964642'
ST_60 : Operation 4110 [2/2] (2.96ns)   --->   "%p_266 = hmul i16 %a_24, i16 0.000964642" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4110 'hmul' 'p_266' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4111 [1/2] (5.90ns)   --->   "%sum_293 = hadd i16 %sum_292, i16 %p_292" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4111 'hadd' 'sum_293' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4112 '%p_293 = hmul i16 %a_24, i16 -0.31958'
ST_60 : Operation 4112 [2/2] (2.96ns)   --->   "%p_293 = hmul i16 %a_24, i16 -0.31958" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4112 'hmul' 'p_293' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4113 [1/2] (5.90ns)   --->   "%sum_320 = hadd i16 %sum_319, i16 %p_319" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4113 'hadd' 'sum_320' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4114 '%p_320 = hmul i16 %a_24, i16 0.081543'
ST_60 : Operation 4114 [2/2] (2.96ns)   --->   "%p_320 = hmul i16 %a_24, i16 0.081543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4114 'hmul' 'p_320' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4115 [1/2] (5.90ns)   --->   "%sum_347 = hadd i16 %sum_346, i16 %p_346" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4115 'hadd' 'sum_347' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4116 '%p_347 = hmul i16 %a_24, i16 0.0471497'
ST_60 : Operation 4116 [2/2] (2.96ns)   --->   "%p_347 = hmul i16 %a_24, i16 0.0471497" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4116 'hmul' 'p_347' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4117 [1/2] (5.90ns)   --->   "%sum_374 = hadd i16 %sum_373, i16 %p_373" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4117 'hadd' 'sum_374' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4118 '%p_374 = hmul i16 %a_24, i16 -0.0385437'
ST_60 : Operation 4118 [2/2] (2.96ns)   --->   "%p_374 = hmul i16 %a_24, i16 -0.0385437" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4118 'hmul' 'p_374' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4119 [1/2] (5.90ns)   --->   "%sum_401 = hadd i16 %sum_400, i16 %p_400" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4119 'hadd' 'sum_401' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4120 '%p_401 = hmul i16 %a_24, i16 0.00533295'
ST_60 : Operation 4120 [2/2] (2.96ns)   --->   "%p_401 = hmul i16 %a_24, i16 0.00533295" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4120 'hmul' 'p_401' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4121 [1/2] (5.90ns)   --->   "%sum_428 = hadd i16 %sum_427, i16 %p_427" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4121 'hadd' 'sum_428' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4122 '%p_428 = hmul i16 %a_24, i16 0.00338936'
ST_60 : Operation 4122 [2/2] (2.96ns)   --->   "%p_428 = hmul i16 %a_24, i16 0.00338936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4122 'hmul' 'p_428' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4123 [1/2] (5.90ns)   --->   "%sum_455 = hadd i16 %sum_454, i16 %p_454" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4123 'hadd' 'sum_455' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4124 '%p_455 = hmul i16 %a_24, i16 0.00011903'
ST_60 : Operation 4124 [2/2] (2.96ns)   --->   "%p_455 = hmul i16 %a_24, i16 0.00011903" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4124 'hmul' 'p_455' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4125 [1/2] (5.90ns)   --->   "%sum_482 = hadd i16 %sum_481, i16 %p_481" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4125 'hadd' 'sum_482' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4126 '%p_482 = hmul i16 %a_24, i16 0.00011754'
ST_60 : Operation 4126 [2/2] (2.96ns)   --->   "%p_482 = hmul i16 %a_24, i16 0.00011754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4126 'hmul' 'p_482' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4127 [1/2] (5.90ns)   --->   "%sum_509 = hadd i16 %sum_508, i16 %p_508" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4127 'hadd' 'sum_509' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4128 '%p_509 = hmul i16 %a_24, i16 0.104248'
ST_60 : Operation 4128 [2/2] (2.96ns)   --->   "%p_509 = hmul i16 %a_24, i16 0.104248" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4128 'hmul' 'p_509' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4129 [1/2] (5.90ns)   --->   "%sum_536 = hadd i16 %sum_535, i16 %p_535" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4129 'hadd' 'sum_536' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4130 '%p_536 = hmul i16 %a_24, i16 -0.551758'
ST_60 : Operation 4130 [2/2] (2.96ns)   --->   "%p_536 = hmul i16 %a_24, i16 -0.551758" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4130 'hmul' 'p_536' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4131 [1/2] (5.90ns)   --->   "%sum_563 = hadd i16 %sum_562, i16 %p_562" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4131 'hadd' 'sum_563' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4132 '%p_563 = hmul i16 %a_24, i16 0.185913'
ST_60 : Operation 4132 [2/2] (2.96ns)   --->   "%p_563 = hmul i16 %a_24, i16 0.185913" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4132 'hmul' 'p_563' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4133 [1/2] (5.90ns)   --->   "%sum_590 = hadd i16 %sum_589, i16 %p_589" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4133 'hadd' 'sum_590' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4134 '%p_590 = hmul i16 %a_24, i16 -0.0929565'
ST_60 : Operation 4134 [2/2] (2.96ns)   --->   "%p_590 = hmul i16 %a_24, i16 -0.0929565" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4134 'hmul' 'p_590' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4135 [1/2] (5.90ns)   --->   "%sum_617 = hadd i16 %sum_616, i16 %p_616" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4135 'hadd' 'sum_617' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4136 '%p_617 = hmul i16 %a_24, i16 1.08008'
ST_60 : Operation 4136 [2/2] (2.96ns)   --->   "%p_617 = hmul i16 %a_24, i16 1.08008" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4136 'hmul' 'p_617' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4137 [1/2] (5.90ns)   --->   "%sum_644 = hadd i16 %sum_643, i16 %p_643" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4137 'hadd' 'sum_644' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4138 '%p_644 = hmul i16 %a_24, i16 -0.00304604'
ST_60 : Operation 4138 [2/2] (2.96ns)   --->   "%p_644 = hmul i16 %a_24, i16 -0.00304604" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4138 'hmul' 'p_644' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4139 [1/2] (5.90ns)   --->   "%sum_671 = hadd i16 %sum_670, i16 %p_670" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4139 'hadd' 'sum_671' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4140 '%p_671 = hmul i16 %a_24, i16 0.264893'
ST_60 : Operation 4140 [2/2] (2.96ns)   --->   "%p_671 = hmul i16 %a_24, i16 0.264893" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4140 'hmul' 'p_671' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4141 [1/2] (5.90ns)   --->   "%sum_698 = hadd i16 %sum_697, i16 %p_697" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4141 'hadd' 'sum_698' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4142 '%p_698 = hmul i16 %a_24, i16 -0.498047'
ST_60 : Operation 4142 [2/2] (2.96ns)   --->   "%p_698 = hmul i16 %a_24, i16 -0.498047" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4142 'hmul' 'p_698' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4143 [1/2] (5.90ns)   --->   "%sum_725 = hadd i16 %sum_724, i16 %p_724" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4143 'hadd' 'sum_725' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4144 '%p_725 = hmul i16 %a_24, i16 -0.3125'
ST_60 : Operation 4144 [2/2] (2.96ns)   --->   "%p_725 = hmul i16 %a_24, i16 -0.3125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4144 'hmul' 'p_725' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4145 [1/2] (5.90ns)   --->   "%sum_752 = hadd i16 %sum_751, i16 %p_751" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4145 'hadd' 'sum_752' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4146 '%p_752 = hmul i16 %a_24, i16 0.0793457'
ST_60 : Operation 4146 [2/2] (2.96ns)   --->   "%p_752 = hmul i16 %a_24, i16 0.0793457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4146 'hmul' 'p_752' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4147 [1/2] (5.90ns)   --->   "%sum_779 = hadd i16 %sum_778, i16 %p_778" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4147 'hadd' 'sum_779' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4148 '%p_779 = hmul i16 %a_24, i16 -0.0753784'
ST_60 : Operation 4148 [2/2] (2.96ns)   --->   "%p_779 = hmul i16 %a_24, i16 -0.0753784" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4148 'hmul' 'p_779' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4149 [1/2] (5.90ns)   --->   "%sum_806 = hadd i16 %sum_805, i16 %p_805" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4149 'hadd' 'sum_806' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4150 '%p_806 = hmul i16 %a_24, i16 -0.61084'
ST_60 : Operation 4150 [2/2] (2.96ns)   --->   "%p_806 = hmul i16 %a_24, i16 -0.61084" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4150 'hmul' 'p_806' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4151 [1/2] (5.90ns)   --->   "%sum_833 = hadd i16 %sum_832, i16 %p_832" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4151 'hadd' 'sum_833' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4152 '%p_833 = hmul i16 %a_24, i16 0.408936'
ST_60 : Operation 4152 [2/2] (2.96ns)   --->   "%p_833 = hmul i16 %a_24, i16 0.408936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4152 'hmul' 'p_833' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4153 [1/2] (5.90ns)   --->   "%sum_860 = hadd i16 %sum_859, i16 %p_859" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4153 'hadd' 'sum_860' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.76ns)   --->   Input mux for Operation 4154 '%p_860 = hmul i16 %a_24, i16 0.188354'
ST_60 : Operation 4154 [2/2] (2.96ns)   --->   "%p_860 = hmul i16 %a_24, i16 0.188354" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4154 'hmul' 'p_860' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.6>
ST_61 : Operation 4155 [1/2] (4.72ns)   --->   "%p_24 = hmul i16 %a_24, i16 -0.00962067" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4155 'hmul' 'p_24' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4156 '%sum_24 = hadd i16 %sum_23, i16 %p_24'
ST_61 : Operation 4156 [2/2] (4.14ns)   --->   "%sum_24 = hadd i16 %sum_23, i16 %p_24" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4156 'hadd' 'sum_24' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4157 [1/2] (4.72ns)   --->   "%p_50 = hmul i16 %a_24, i16 -0.0621643" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4157 'hmul' 'p_50' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4158 '%sum_51 = hadd i16 %sum_50, i16 %p_50'
ST_61 : Operation 4158 [2/2] (4.14ns)   --->   "%sum_51 = hadd i16 %sum_50, i16 %p_50" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4158 'hadd' 'sum_51' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4159 [1/2] (4.72ns)   --->   "%p_77 = hmul i16 %a_24, i16 -0.256104" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4159 'hmul' 'p_77' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4160 '%sum_78 = hadd i16 %sum_77, i16 %p_77'
ST_61 : Operation 4160 [2/2] (4.14ns)   --->   "%sum_78 = hadd i16 %sum_77, i16 %p_77" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4160 'hadd' 'sum_78' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4161 [1/2] (4.72ns)   --->   "%p_104 = hmul i16 %a_24, i16 -0.801758" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4161 'hmul' 'p_104' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4162 '%sum_105 = hadd i16 %sum_104, i16 %p_104'
ST_61 : Operation 4162 [2/2] (4.14ns)   --->   "%sum_105 = hadd i16 %sum_104, i16 %p_104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4162 'hadd' 'sum_105' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4163 [1/2] (4.72ns)   --->   "%p_131 = hmul i16 %a_24, i16 -0.125732" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4163 'hmul' 'p_131' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4164 '%sum_132 = hadd i16 %sum_131, i16 %p_131'
ST_61 : Operation 4164 [2/2] (4.14ns)   --->   "%sum_132 = hadd i16 %sum_131, i16 %p_131" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4164 'hadd' 'sum_132' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4165 [1/2] (4.72ns)   --->   "%p_158 = hmul i16 %a_24, i16 0.744629" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4165 'hmul' 'p_158' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4166 '%sum_159 = hadd i16 %sum_158, i16 %p_158'
ST_61 : Operation 4166 [2/2] (4.14ns)   --->   "%sum_159 = hadd i16 %sum_158, i16 %p_158" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4166 'hadd' 'sum_159' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4167 [1/2] (4.72ns)   --->   "%p_185 = hmul i16 %a_24, i16 -0.0530701" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4167 'hmul' 'p_185' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4168 '%sum_186 = hadd i16 %sum_185, i16 %p_185'
ST_61 : Operation 4168 [2/2] (4.14ns)   --->   "%sum_186 = hadd i16 %sum_185, i16 %p_185" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4168 'hadd' 'sum_186' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4169 [1/2] (4.72ns)   --->   "%p_212 = hmul i16 %a_24, i16 0.208374" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4169 'hmul' 'p_212' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4170 '%sum_213 = hadd i16 %sum_212, i16 %p_212'
ST_61 : Operation 4170 [2/2] (4.14ns)   --->   "%sum_213 = hadd i16 %sum_212, i16 %p_212" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4170 'hadd' 'sum_213' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4171 [1/2] (4.72ns)   --->   "%p_239 = hmul i16 %a_24, i16 -0.322998" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4171 'hmul' 'p_239' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4172 '%sum_240 = hadd i16 %sum_239, i16 %p_239'
ST_61 : Operation 4172 [2/2] (4.14ns)   --->   "%sum_240 = hadd i16 %sum_239, i16 %p_239" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4172 'hadd' 'sum_240' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4173 [1/2] (4.72ns)   --->   "%p_266 = hmul i16 %a_24, i16 0.000964642" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4173 'hmul' 'p_266' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4174 '%sum_267 = hadd i16 %sum_266, i16 %p_266'
ST_61 : Operation 4174 [2/2] (4.14ns)   --->   "%sum_267 = hadd i16 %sum_266, i16 %p_266" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4174 'hadd' 'sum_267' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4175 [1/2] (4.72ns)   --->   "%p_293 = hmul i16 %a_24, i16 -0.31958" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4175 'hmul' 'p_293' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4176 '%sum_294 = hadd i16 %sum_293, i16 %p_293'
ST_61 : Operation 4176 [2/2] (4.14ns)   --->   "%sum_294 = hadd i16 %sum_293, i16 %p_293" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4176 'hadd' 'sum_294' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4177 [1/2] (4.72ns)   --->   "%p_320 = hmul i16 %a_24, i16 0.081543" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4177 'hmul' 'p_320' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4178 '%sum_321 = hadd i16 %sum_320, i16 %p_320'
ST_61 : Operation 4178 [2/2] (4.14ns)   --->   "%sum_321 = hadd i16 %sum_320, i16 %p_320" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4178 'hadd' 'sum_321' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4179 [1/2] (4.72ns)   --->   "%p_347 = hmul i16 %a_24, i16 0.0471497" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4179 'hmul' 'p_347' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4180 '%sum_348 = hadd i16 %sum_347, i16 %p_347'
ST_61 : Operation 4180 [2/2] (4.14ns)   --->   "%sum_348 = hadd i16 %sum_347, i16 %p_347" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4180 'hadd' 'sum_348' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4181 [1/2] (4.72ns)   --->   "%p_374 = hmul i16 %a_24, i16 -0.0385437" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4181 'hmul' 'p_374' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4182 '%sum_375 = hadd i16 %sum_374, i16 %p_374'
ST_61 : Operation 4182 [2/2] (4.14ns)   --->   "%sum_375 = hadd i16 %sum_374, i16 %p_374" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4182 'hadd' 'sum_375' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4183 [1/2] (4.72ns)   --->   "%p_401 = hmul i16 %a_24, i16 0.00533295" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4183 'hmul' 'p_401' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4184 '%sum_402 = hadd i16 %sum_401, i16 %p_401'
ST_61 : Operation 4184 [2/2] (4.14ns)   --->   "%sum_402 = hadd i16 %sum_401, i16 %p_401" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4184 'hadd' 'sum_402' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4185 [1/2] (4.72ns)   --->   "%p_428 = hmul i16 %a_24, i16 0.00338936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4185 'hmul' 'p_428' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4186 '%sum_429 = hadd i16 %sum_428, i16 %p_428'
ST_61 : Operation 4186 [2/2] (4.14ns)   --->   "%sum_429 = hadd i16 %sum_428, i16 %p_428" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4186 'hadd' 'sum_429' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4187 [1/2] (4.72ns)   --->   "%p_455 = hmul i16 %a_24, i16 0.00011903" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4187 'hmul' 'p_455' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4188 '%sum_456 = hadd i16 %sum_455, i16 %p_455'
ST_61 : Operation 4188 [2/2] (4.14ns)   --->   "%sum_456 = hadd i16 %sum_455, i16 %p_455" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4188 'hadd' 'sum_456' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4189 [1/2] (4.72ns)   --->   "%p_482 = hmul i16 %a_24, i16 0.00011754" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4189 'hmul' 'p_482' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4190 '%sum_483 = hadd i16 %sum_482, i16 %p_482'
ST_61 : Operation 4190 [2/2] (4.14ns)   --->   "%sum_483 = hadd i16 %sum_482, i16 %p_482" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4190 'hadd' 'sum_483' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4191 [1/2] (4.72ns)   --->   "%p_509 = hmul i16 %a_24, i16 0.104248" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4191 'hmul' 'p_509' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4192 '%sum_510 = hadd i16 %sum_509, i16 %p_509'
ST_61 : Operation 4192 [2/2] (4.14ns)   --->   "%sum_510 = hadd i16 %sum_509, i16 %p_509" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4192 'hadd' 'sum_510' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4193 [1/2] (4.72ns)   --->   "%p_536 = hmul i16 %a_24, i16 -0.551758" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4193 'hmul' 'p_536' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4194 '%sum_537 = hadd i16 %sum_536, i16 %p_536'
ST_61 : Operation 4194 [2/2] (4.14ns)   --->   "%sum_537 = hadd i16 %sum_536, i16 %p_536" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4194 'hadd' 'sum_537' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4195 [1/2] (4.72ns)   --->   "%p_563 = hmul i16 %a_24, i16 0.185913" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4195 'hmul' 'p_563' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4196 '%sum_564 = hadd i16 %sum_563, i16 %p_563'
ST_61 : Operation 4196 [2/2] (4.14ns)   --->   "%sum_564 = hadd i16 %sum_563, i16 %p_563" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4196 'hadd' 'sum_564' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4197 [1/2] (4.72ns)   --->   "%p_590 = hmul i16 %a_24, i16 -0.0929565" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4197 'hmul' 'p_590' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4198 '%sum_591 = hadd i16 %sum_590, i16 %p_590'
ST_61 : Operation 4198 [2/2] (4.14ns)   --->   "%sum_591 = hadd i16 %sum_590, i16 %p_590" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4198 'hadd' 'sum_591' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4199 [1/2] (4.72ns)   --->   "%p_617 = hmul i16 %a_24, i16 1.08008" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4199 'hmul' 'p_617' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4200 '%sum_618 = hadd i16 %sum_617, i16 %p_617'
ST_61 : Operation 4200 [2/2] (4.14ns)   --->   "%sum_618 = hadd i16 %sum_617, i16 %p_617" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4200 'hadd' 'sum_618' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4201 [1/2] (4.72ns)   --->   "%p_644 = hmul i16 %a_24, i16 -0.00304604" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4201 'hmul' 'p_644' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4202 '%sum_645 = hadd i16 %sum_644, i16 %p_644'
ST_61 : Operation 4202 [2/2] (4.14ns)   --->   "%sum_645 = hadd i16 %sum_644, i16 %p_644" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4202 'hadd' 'sum_645' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4203 [1/2] (4.72ns)   --->   "%p_671 = hmul i16 %a_24, i16 0.264893" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4203 'hmul' 'p_671' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4204 '%sum_672 = hadd i16 %sum_671, i16 %p_671'
ST_61 : Operation 4204 [2/2] (4.14ns)   --->   "%sum_672 = hadd i16 %sum_671, i16 %p_671" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4204 'hadd' 'sum_672' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4205 [1/2] (4.72ns)   --->   "%p_698 = hmul i16 %a_24, i16 -0.498047" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4205 'hmul' 'p_698' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4206 '%sum_699 = hadd i16 %sum_698, i16 %p_698'
ST_61 : Operation 4206 [2/2] (4.14ns)   --->   "%sum_699 = hadd i16 %sum_698, i16 %p_698" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4206 'hadd' 'sum_699' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4207 [1/2] (4.72ns)   --->   "%p_725 = hmul i16 %a_24, i16 -0.3125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4207 'hmul' 'p_725' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4208 '%sum_726 = hadd i16 %sum_725, i16 %p_725'
ST_61 : Operation 4208 [2/2] (4.14ns)   --->   "%sum_726 = hadd i16 %sum_725, i16 %p_725" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4208 'hadd' 'sum_726' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4209 [1/2] (4.72ns)   --->   "%p_752 = hmul i16 %a_24, i16 0.0793457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4209 'hmul' 'p_752' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4210 '%sum_753 = hadd i16 %sum_752, i16 %p_752'
ST_61 : Operation 4210 [2/2] (4.14ns)   --->   "%sum_753 = hadd i16 %sum_752, i16 %p_752" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4210 'hadd' 'sum_753' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4211 [1/2] (4.72ns)   --->   "%p_779 = hmul i16 %a_24, i16 -0.0753784" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4211 'hmul' 'p_779' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4212 '%sum_780 = hadd i16 %sum_779, i16 %p_779'
ST_61 : Operation 4212 [2/2] (4.14ns)   --->   "%sum_780 = hadd i16 %sum_779, i16 %p_779" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4212 'hadd' 'sum_780' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4213 [1/2] (4.72ns)   --->   "%p_806 = hmul i16 %a_24, i16 -0.61084" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4213 'hmul' 'p_806' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4214 '%sum_807 = hadd i16 %sum_806, i16 %p_806'
ST_61 : Operation 4214 [2/2] (4.14ns)   --->   "%sum_807 = hadd i16 %sum_806, i16 %p_806" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4214 'hadd' 'sum_807' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4215 [1/2] (4.72ns)   --->   "%p_833 = hmul i16 %a_24, i16 0.408936" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4215 'hmul' 'p_833' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4216 '%sum_834 = hadd i16 %sum_833, i16 %p_833'
ST_61 : Operation 4216 [2/2] (4.14ns)   --->   "%sum_834 = hadd i16 %sum_833, i16 %p_833" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4216 'hadd' 'sum_834' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4217 [1/2] (4.72ns)   --->   "%p_860 = hmul i16 %a_24, i16 0.188354" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4217 'hmul' 'p_860' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.76ns)   --->   Input mux for Operation 4218 '%sum_861 = hadd i16 %sum_860, i16 %p_860'
ST_61 : Operation 4218 [2/2] (4.14ns)   --->   "%sum_861 = hadd i16 %sum_860, i16 %p_860" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4218 'hadd' 'sum_861' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.90>
ST_62 : Operation 4219 [1/2] (5.90ns)   --->   "%sum_24 = hadd i16 %sum_23, i16 %p_24" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4219 'hadd' 'sum_24' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4220 '%p_25 = hmul i16 %a_25, i16 -0.00547028'
ST_62 : Operation 4220 [2/2] (2.96ns)   --->   "%p_25 = hmul i16 %a_25, i16 -0.00547028" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4220 'hmul' 'p_25' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4221 [1/2] (5.90ns)   --->   "%sum_51 = hadd i16 %sum_50, i16 %p_50" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4221 'hadd' 'sum_51' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4222 '%p_51 = hmul i16 %a_25, i16 -0.143677'
ST_62 : Operation 4222 [2/2] (2.96ns)   --->   "%p_51 = hmul i16 %a_25, i16 -0.143677" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4222 'hmul' 'p_51' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4223 [1/2] (5.90ns)   --->   "%sum_78 = hadd i16 %sum_77, i16 %p_77" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4223 'hadd' 'sum_78' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4224 '%p_78 = hmul i16 %a_25, i16 -0.402832'
ST_62 : Operation 4224 [2/2] (2.96ns)   --->   "%p_78 = hmul i16 %a_25, i16 -0.402832" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4224 'hmul' 'p_78' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4225 [1/2] (5.90ns)   --->   "%sum_105 = hadd i16 %sum_104, i16 %p_104" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4225 'hadd' 'sum_105' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4226 '%p_105 = hmul i16 %a_25, i16 -1.66699'
ST_62 : Operation 4226 [2/2] (2.96ns)   --->   "%p_105 = hmul i16 %a_25, i16 -1.66699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4226 'hmul' 'p_105' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4227 [1/2] (5.90ns)   --->   "%sum_132 = hadd i16 %sum_131, i16 %p_131" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4227 'hadd' 'sum_132' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4228 '%p_132 = hmul i16 %a_25, i16 -0.195068'
ST_62 : Operation 4228 [2/2] (2.96ns)   --->   "%p_132 = hmul i16 %a_25, i16 -0.195068" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4228 'hmul' 'p_132' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4229 [1/2] (5.90ns)   --->   "%sum_159 = hadd i16 %sum_158, i16 %p_158" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4229 'hadd' 'sum_159' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4230 '%p_159 = hmul i16 %a_25, i16 -0.167847'
ST_62 : Operation 4230 [2/2] (2.96ns)   --->   "%p_159 = hmul i16 %a_25, i16 -0.167847" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4230 'hmul' 'p_159' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4231 [1/2] (5.90ns)   --->   "%sum_186 = hadd i16 %sum_185, i16 %p_185" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4231 'hadd' 'sum_186' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4232 '%p_186 = hmul i16 %a_25, i16 -0.0769653'
ST_62 : Operation 4232 [2/2] (2.96ns)   --->   "%p_186 = hmul i16 %a_25, i16 -0.0769653" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4232 'hmul' 'p_186' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4233 [1/2] (5.90ns)   --->   "%sum_213 = hadd i16 %sum_212, i16 %p_212" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4233 'hadd' 'sum_213' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4234 '%p_213 = hmul i16 %a_25, i16 0.321289'
ST_62 : Operation 4234 [2/2] (2.96ns)   --->   "%p_213 = hmul i16 %a_25, i16 0.321289" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4234 'hmul' 'p_213' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4235 [1/2] (5.90ns)   --->   "%sum_240 = hadd i16 %sum_239, i16 %p_239" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4235 'hadd' 'sum_240' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4236 '%p_240 = hmul i16 %a_25, i16 -0.463867'
ST_62 : Operation 4236 [2/2] (2.96ns)   --->   "%p_240 = hmul i16 %a_25, i16 -0.463867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4236 'hmul' 'p_240' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4237 [1/2] (5.90ns)   --->   "%sum_267 = hadd i16 %sum_266, i16 %p_266" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4237 'hadd' 'sum_267' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4238 '%p_267 = hmul i16 %a_25, i16 0.00266457'
ST_62 : Operation 4238 [2/2] (2.96ns)   --->   "%p_267 = hmul i16 %a_25, i16 0.00266457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4238 'hmul' 'p_267' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4239 [1/2] (5.90ns)   --->   "%sum_294 = hadd i16 %sum_293, i16 %p_293" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4239 'hadd' 'sum_294' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4240 '%p_294 = hmul i16 %a_25, i16 0.898438'
ST_62 : Operation 4240 [2/2] (2.96ns)   --->   "%p_294 = hmul i16 %a_25, i16 0.898438" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4240 'hmul' 'p_294' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4241 [1/2] (5.90ns)   --->   "%sum_321 = hadd i16 %sum_320, i16 %p_320" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4241 'hadd' 'sum_321' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4242 '%p_321 = hmul i16 %a_25, i16 0.154541'
ST_62 : Operation 4242 [2/2] (2.96ns)   --->   "%p_321 = hmul i16 %a_25, i16 0.154541" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4242 'hmul' 'p_321' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4243 [1/2] (5.90ns)   --->   "%sum_348 = hadd i16 %sum_347, i16 %p_347" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4243 'hadd' 'sum_348' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4244 '%p_348 = hmul i16 %a_25, i16 -0.0245361'
ST_62 : Operation 4244 [2/2] (2.96ns)   --->   "%p_348 = hmul i16 %a_25, i16 -0.0245361" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4244 'hmul' 'p_348' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4245 [1/2] (5.90ns)   --->   "%sum_375 = hadd i16 %sum_374, i16 %p_374" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4245 'hadd' 'sum_375' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4246 '%p_375 = hmul i16 %a_25, i16 -0.0576782'
ST_62 : Operation 4246 [2/2] (2.96ns)   --->   "%p_375 = hmul i16 %a_25, i16 -0.0576782" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4246 'hmul' 'p_375' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4247 [1/2] (5.90ns)   --->   "%sum_402 = hadd i16 %sum_401, i16 %p_401" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4247 'hadd' 'sum_402' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4248 '%p_402 = hmul i16 %a_25, i16 -0.000553608'
ST_62 : Operation 4248 [2/2] (2.96ns)   --->   "%p_402 = hmul i16 %a_25, i16 -0.000553608" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4248 'hmul' 'p_402' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4249 [1/2] (5.90ns)   --->   "%sum_429 = hadd i16 %sum_428, i16 %p_428" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4249 'hadd' 'sum_429' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4250 '%p_429 = hmul i16 %a_25, i16 0.00108719'
ST_62 : Operation 4250 [2/2] (2.96ns)   --->   "%p_429 = hmul i16 %a_25, i16 0.00108719" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4250 'hmul' 'p_429' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4251 [1/2] (5.90ns)   --->   "%sum_456 = hadd i16 %sum_455, i16 %p_455" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4251 'hadd' 'sum_456' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4252 '%p_456 = hmul i16 %a_25, i16 -0.00213051'
ST_62 : Operation 4252 [2/2] (2.96ns)   --->   "%p_456 = hmul i16 %a_25, i16 -0.00213051" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4252 'hmul' 'p_456' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4253 [1/2] (5.90ns)   --->   "%sum_483 = hadd i16 %sum_482, i16 %p_482" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4253 'hadd' 'sum_483' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4254 '%p_483 = hmul i16 %a_25, i16 -0.00333023'
ST_62 : Operation 4254 [2/2] (2.96ns)   --->   "%p_483 = hmul i16 %a_25, i16 -0.00333023" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4254 'hmul' 'p_483' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4255 [1/2] (5.90ns)   --->   "%sum_510 = hadd i16 %sum_509, i16 %p_509" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4255 'hadd' 'sum_510' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4256 '%p_510 = hmul i16 %a_25, i16 0.145508'
ST_62 : Operation 4256 [2/2] (2.96ns)   --->   "%p_510 = hmul i16 %a_25, i16 0.145508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4256 'hmul' 'p_510' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4257 [1/2] (5.90ns)   --->   "%sum_537 = hadd i16 %sum_536, i16 %p_536" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4257 'hadd' 'sum_537' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4258 '%p_537 = hmul i16 %a_25, i16 0.101807'
ST_62 : Operation 4258 [2/2] (2.96ns)   --->   "%p_537 = hmul i16 %a_25, i16 0.101807" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4258 'hmul' 'p_537' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4259 [1/2] (5.90ns)   --->   "%sum_564 = hadd i16 %sum_563, i16 %p_563" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4259 'hadd' 'sum_564' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4260 '%p_564 = hmul i16 %a_25, i16 -0.0806274'
ST_62 : Operation 4260 [2/2] (2.96ns)   --->   "%p_564 = hmul i16 %a_25, i16 -0.0806274" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4260 'hmul' 'p_564' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4261 [1/2] (5.90ns)   --->   "%sum_591 = hadd i16 %sum_590, i16 %p_590" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4261 'hadd' 'sum_591' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4262 '%p_591 = hmul i16 %a_25, i16 -0.15625'
ST_62 : Operation 4262 [2/2] (2.96ns)   --->   "%p_591 = hmul i16 %a_25, i16 -0.15625" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4262 'hmul' 'p_591' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4263 [1/2] (5.90ns)   --->   "%sum_618 = hadd i16 %sum_617, i16 %p_617" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4263 'hadd' 'sum_618' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4264 '%p_618 = hmul i16 %a_25, i16 -1.2002'
ST_62 : Operation 4264 [2/2] (2.96ns)   --->   "%p_618 = hmul i16 %a_25, i16 -1.2002" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4264 'hmul' 'p_618' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4265 [1/2] (5.90ns)   --->   "%sum_645 = hadd i16 %sum_644, i16 %p_644" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4265 'hadd' 'sum_645' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4266 '%p_645 = hmul i16 %a_25, i16 -0.000482798'
ST_62 : Operation 4266 [2/2] (2.96ns)   --->   "%p_645 = hmul i16 %a_25, i16 -0.000482798" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4266 'hmul' 'p_645' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4267 [1/2] (5.90ns)   --->   "%sum_672 = hadd i16 %sum_671, i16 %p_671" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4267 'hadd' 'sum_672' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4268 '%p_672 = hmul i16 %a_25, i16 0.456055'
ST_62 : Operation 4268 [2/2] (2.96ns)   --->   "%p_672 = hmul i16 %a_25, i16 0.456055" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4268 'hmul' 'p_672' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4269 [1/2] (5.90ns)   --->   "%sum_699 = hadd i16 %sum_698, i16 %p_698" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4269 'hadd' 'sum_699' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4270 '%p_699 = hmul i16 %a_25, i16 -0.896973'
ST_62 : Operation 4270 [2/2] (2.96ns)   --->   "%p_699 = hmul i16 %a_25, i16 -0.896973" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4270 'hmul' 'p_699' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4271 [1/2] (5.90ns)   --->   "%sum_726 = hadd i16 %sum_725, i16 %p_725" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4271 'hadd' 'sum_726' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4272 '%p_726 = hmul i16 %a_25, i16 -0.469971'
ST_62 : Operation 4272 [2/2] (2.96ns)   --->   "%p_726 = hmul i16 %a_25, i16 -0.469971" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4272 'hmul' 'p_726' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4273 [1/2] (5.90ns)   --->   "%sum_753 = hadd i16 %sum_752, i16 %p_752" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4273 'hadd' 'sum_753' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4274 '%p_753 = hmul i16 %a_25, i16 -0.200928'
ST_62 : Operation 4274 [2/2] (2.96ns)   --->   "%p_753 = hmul i16 %a_25, i16 -0.200928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4274 'hmul' 'p_753' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4275 [1/2] (5.90ns)   --->   "%sum_780 = hadd i16 %sum_779, i16 %p_779" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4275 'hadd' 'sum_780' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4276 '%p_780 = hmul i16 %a_25, i16 0.141479'
ST_62 : Operation 4276 [2/2] (2.96ns)   --->   "%p_780 = hmul i16 %a_25, i16 0.141479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4276 'hmul' 'p_780' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4277 [1/2] (5.90ns)   --->   "%sum_807 = hadd i16 %sum_806, i16 %p_806" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4277 'hadd' 'sum_807' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4278 '%p_807 = hmul i16 %a_25, i16 -0.763672'
ST_62 : Operation 4278 [2/2] (2.96ns)   --->   "%p_807 = hmul i16 %a_25, i16 -0.763672" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4278 'hmul' 'p_807' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4279 [1/2] (5.90ns)   --->   "%sum_834 = hadd i16 %sum_833, i16 %p_833" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4279 'hadd' 'sum_834' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4280 '%p_834 = hmul i16 %a_25, i16 -0.816895'
ST_62 : Operation 4280 [2/2] (2.96ns)   --->   "%p_834 = hmul i16 %a_25, i16 -0.816895" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4280 'hmul' 'p_834' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4281 [1/2] (5.90ns)   --->   "%sum_861 = hadd i16 %sum_860, i16 %p_860" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4281 'hadd' 'sum_861' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.76ns)   --->   Input mux for Operation 4282 '%p_861 = hmul i16 %a_25, i16 0.243286'
ST_62 : Operation 4282 [2/2] (2.96ns)   --->   "%p_861 = hmul i16 %a_25, i16 0.243286" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4282 'hmul' 'p_861' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.6>
ST_63 : Operation 4283 [1/2] (4.72ns)   --->   "%p_25 = hmul i16 %a_25, i16 -0.00547028" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4283 'hmul' 'p_25' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4284 '%sum_25 = hadd i16 %sum_24, i16 %p_25'
ST_63 : Operation 4284 [2/2] (4.14ns)   --->   "%sum_25 = hadd i16 %sum_24, i16 %p_25" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4284 'hadd' 'sum_25' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4285 [1/2] (4.72ns)   --->   "%p_51 = hmul i16 %a_25, i16 -0.143677" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4285 'hmul' 'p_51' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4286 '%sum_52 = hadd i16 %sum_51, i16 %p_51'
ST_63 : Operation 4286 [2/2] (4.14ns)   --->   "%sum_52 = hadd i16 %sum_51, i16 %p_51" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4286 'hadd' 'sum_52' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4287 [1/2] (4.72ns)   --->   "%p_78 = hmul i16 %a_25, i16 -0.402832" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4287 'hmul' 'p_78' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4288 '%sum_79 = hadd i16 %sum_78, i16 %p_78'
ST_63 : Operation 4288 [2/2] (4.14ns)   --->   "%sum_79 = hadd i16 %sum_78, i16 %p_78" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4288 'hadd' 'sum_79' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4289 [1/2] (4.72ns)   --->   "%p_105 = hmul i16 %a_25, i16 -1.66699" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4289 'hmul' 'p_105' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4290 '%sum_106 = hadd i16 %sum_105, i16 %p_105'
ST_63 : Operation 4290 [2/2] (4.14ns)   --->   "%sum_106 = hadd i16 %sum_105, i16 %p_105" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4290 'hadd' 'sum_106' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4291 [1/2] (4.72ns)   --->   "%p_132 = hmul i16 %a_25, i16 -0.195068" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4291 'hmul' 'p_132' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4292 '%sum_133 = hadd i16 %sum_132, i16 %p_132'
ST_63 : Operation 4292 [2/2] (4.14ns)   --->   "%sum_133 = hadd i16 %sum_132, i16 %p_132" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4292 'hadd' 'sum_133' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4293 [1/2] (4.72ns)   --->   "%p_159 = hmul i16 %a_25, i16 -0.167847" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4293 'hmul' 'p_159' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4294 '%sum_160 = hadd i16 %sum_159, i16 %p_159'
ST_63 : Operation 4294 [2/2] (4.14ns)   --->   "%sum_160 = hadd i16 %sum_159, i16 %p_159" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4294 'hadd' 'sum_160' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4295 [1/2] (4.72ns)   --->   "%p_186 = hmul i16 %a_25, i16 -0.0769653" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4295 'hmul' 'p_186' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4296 '%sum_187 = hadd i16 %sum_186, i16 %p_186'
ST_63 : Operation 4296 [2/2] (4.14ns)   --->   "%sum_187 = hadd i16 %sum_186, i16 %p_186" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4296 'hadd' 'sum_187' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4297 [1/2] (4.72ns)   --->   "%p_213 = hmul i16 %a_25, i16 0.321289" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4297 'hmul' 'p_213' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4298 '%sum_214 = hadd i16 %sum_213, i16 %p_213'
ST_63 : Operation 4298 [2/2] (4.14ns)   --->   "%sum_214 = hadd i16 %sum_213, i16 %p_213" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4298 'hadd' 'sum_214' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4299 [1/2] (4.72ns)   --->   "%p_240 = hmul i16 %a_25, i16 -0.463867" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4299 'hmul' 'p_240' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4300 '%sum_241 = hadd i16 %sum_240, i16 %p_240'
ST_63 : Operation 4300 [2/2] (4.14ns)   --->   "%sum_241 = hadd i16 %sum_240, i16 %p_240" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4300 'hadd' 'sum_241' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4301 [1/2] (4.72ns)   --->   "%p_267 = hmul i16 %a_25, i16 0.00266457" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4301 'hmul' 'p_267' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4302 '%sum_268 = hadd i16 %sum_267, i16 %p_267'
ST_63 : Operation 4302 [2/2] (4.14ns)   --->   "%sum_268 = hadd i16 %sum_267, i16 %p_267" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4302 'hadd' 'sum_268' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4303 [1/2] (4.72ns)   --->   "%p_294 = hmul i16 %a_25, i16 0.898438" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4303 'hmul' 'p_294' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4304 '%sum_295 = hadd i16 %sum_294, i16 %p_294'
ST_63 : Operation 4304 [2/2] (4.14ns)   --->   "%sum_295 = hadd i16 %sum_294, i16 %p_294" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4304 'hadd' 'sum_295' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4305 [1/2] (4.72ns)   --->   "%p_321 = hmul i16 %a_25, i16 0.154541" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4305 'hmul' 'p_321' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4306 '%sum_322 = hadd i16 %sum_321, i16 %p_321'
ST_63 : Operation 4306 [2/2] (4.14ns)   --->   "%sum_322 = hadd i16 %sum_321, i16 %p_321" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4306 'hadd' 'sum_322' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4307 [1/2] (4.72ns)   --->   "%p_348 = hmul i16 %a_25, i16 -0.0245361" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4307 'hmul' 'p_348' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4308 '%sum_349 = hadd i16 %sum_348, i16 %p_348'
ST_63 : Operation 4308 [2/2] (4.14ns)   --->   "%sum_349 = hadd i16 %sum_348, i16 %p_348" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4308 'hadd' 'sum_349' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4309 [1/2] (4.72ns)   --->   "%p_375 = hmul i16 %a_25, i16 -0.0576782" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4309 'hmul' 'p_375' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4310 '%sum_376 = hadd i16 %sum_375, i16 %p_375'
ST_63 : Operation 4310 [2/2] (4.14ns)   --->   "%sum_376 = hadd i16 %sum_375, i16 %p_375" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4310 'hadd' 'sum_376' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4311 [1/2] (4.72ns)   --->   "%p_402 = hmul i16 %a_25, i16 -0.000553608" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4311 'hmul' 'p_402' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4312 '%sum_403 = hadd i16 %sum_402, i16 %p_402'
ST_63 : Operation 4312 [2/2] (4.14ns)   --->   "%sum_403 = hadd i16 %sum_402, i16 %p_402" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4312 'hadd' 'sum_403' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4313 [1/2] (4.72ns)   --->   "%p_429 = hmul i16 %a_25, i16 0.00108719" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4313 'hmul' 'p_429' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4314 '%sum_430 = hadd i16 %sum_429, i16 %p_429'
ST_63 : Operation 4314 [2/2] (4.14ns)   --->   "%sum_430 = hadd i16 %sum_429, i16 %p_429" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4314 'hadd' 'sum_430' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4315 [1/2] (4.72ns)   --->   "%p_456 = hmul i16 %a_25, i16 -0.00213051" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4315 'hmul' 'p_456' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4316 '%sum_457 = hadd i16 %sum_456, i16 %p_456'
ST_63 : Operation 4316 [2/2] (4.14ns)   --->   "%sum_457 = hadd i16 %sum_456, i16 %p_456" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4316 'hadd' 'sum_457' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4317 [1/2] (4.72ns)   --->   "%p_483 = hmul i16 %a_25, i16 -0.00333023" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4317 'hmul' 'p_483' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4318 '%sum_484 = hadd i16 %sum_483, i16 %p_483'
ST_63 : Operation 4318 [2/2] (4.14ns)   --->   "%sum_484 = hadd i16 %sum_483, i16 %p_483" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4318 'hadd' 'sum_484' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4319 [1/2] (4.72ns)   --->   "%p_510 = hmul i16 %a_25, i16 0.145508" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4319 'hmul' 'p_510' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4320 '%sum_511 = hadd i16 %sum_510, i16 %p_510'
ST_63 : Operation 4320 [2/2] (4.14ns)   --->   "%sum_511 = hadd i16 %sum_510, i16 %p_510" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4320 'hadd' 'sum_511' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4321 [1/2] (4.72ns)   --->   "%p_537 = hmul i16 %a_25, i16 0.101807" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4321 'hmul' 'p_537' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4322 '%sum_538 = hadd i16 %sum_537, i16 %p_537'
ST_63 : Operation 4322 [2/2] (4.14ns)   --->   "%sum_538 = hadd i16 %sum_537, i16 %p_537" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4322 'hadd' 'sum_538' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4323 [1/2] (4.72ns)   --->   "%p_564 = hmul i16 %a_25, i16 -0.0806274" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4323 'hmul' 'p_564' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4324 '%sum_565 = hadd i16 %sum_564, i16 %p_564'
ST_63 : Operation 4324 [2/2] (4.14ns)   --->   "%sum_565 = hadd i16 %sum_564, i16 %p_564" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4324 'hadd' 'sum_565' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4325 [1/2] (4.72ns)   --->   "%p_591 = hmul i16 %a_25, i16 -0.15625" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4325 'hmul' 'p_591' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4326 '%sum_592 = hadd i16 %sum_591, i16 %p_591'
ST_63 : Operation 4326 [2/2] (4.14ns)   --->   "%sum_592 = hadd i16 %sum_591, i16 %p_591" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4326 'hadd' 'sum_592' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4327 [1/2] (4.72ns)   --->   "%p_618 = hmul i16 %a_25, i16 -1.2002" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4327 'hmul' 'p_618' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4328 '%sum_619 = hadd i16 %sum_618, i16 %p_618'
ST_63 : Operation 4328 [2/2] (4.14ns)   --->   "%sum_619 = hadd i16 %sum_618, i16 %p_618" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4328 'hadd' 'sum_619' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4329 [1/2] (4.72ns)   --->   "%p_645 = hmul i16 %a_25, i16 -0.000482798" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4329 'hmul' 'p_645' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4330 '%sum_646 = hadd i16 %sum_645, i16 %p_645'
ST_63 : Operation 4330 [2/2] (4.14ns)   --->   "%sum_646 = hadd i16 %sum_645, i16 %p_645" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4330 'hadd' 'sum_646' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4331 [1/2] (4.72ns)   --->   "%p_672 = hmul i16 %a_25, i16 0.456055" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4331 'hmul' 'p_672' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4332 '%sum_673 = hadd i16 %sum_672, i16 %p_672'
ST_63 : Operation 4332 [2/2] (4.14ns)   --->   "%sum_673 = hadd i16 %sum_672, i16 %p_672" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4332 'hadd' 'sum_673' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4333 [1/2] (4.72ns)   --->   "%p_699 = hmul i16 %a_25, i16 -0.896973" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4333 'hmul' 'p_699' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4334 '%sum_700 = hadd i16 %sum_699, i16 %p_699'
ST_63 : Operation 4334 [2/2] (4.14ns)   --->   "%sum_700 = hadd i16 %sum_699, i16 %p_699" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4334 'hadd' 'sum_700' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4335 [1/2] (4.72ns)   --->   "%p_726 = hmul i16 %a_25, i16 -0.469971" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4335 'hmul' 'p_726' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4336 '%sum_727 = hadd i16 %sum_726, i16 %p_726'
ST_63 : Operation 4336 [2/2] (4.14ns)   --->   "%sum_727 = hadd i16 %sum_726, i16 %p_726" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4336 'hadd' 'sum_727' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4337 [1/2] (4.72ns)   --->   "%p_753 = hmul i16 %a_25, i16 -0.200928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4337 'hmul' 'p_753' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4338 '%sum_754 = hadd i16 %sum_753, i16 %p_753'
ST_63 : Operation 4338 [2/2] (4.14ns)   --->   "%sum_754 = hadd i16 %sum_753, i16 %p_753" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4338 'hadd' 'sum_754' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4339 [1/2] (4.72ns)   --->   "%p_780 = hmul i16 %a_25, i16 0.141479" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4339 'hmul' 'p_780' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4340 '%sum_781 = hadd i16 %sum_780, i16 %p_780'
ST_63 : Operation 4340 [2/2] (4.14ns)   --->   "%sum_781 = hadd i16 %sum_780, i16 %p_780" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4340 'hadd' 'sum_781' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4341 [1/2] (4.72ns)   --->   "%p_807 = hmul i16 %a_25, i16 -0.763672" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4341 'hmul' 'p_807' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4342 '%sum_808 = hadd i16 %sum_807, i16 %p_807'
ST_63 : Operation 4342 [2/2] (4.14ns)   --->   "%sum_808 = hadd i16 %sum_807, i16 %p_807" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4342 'hadd' 'sum_808' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4343 [1/2] (4.72ns)   --->   "%p_834 = hmul i16 %a_25, i16 -0.816895" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4343 'hmul' 'p_834' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4344 '%sum_835 = hadd i16 %sum_834, i16 %p_834'
ST_63 : Operation 4344 [2/2] (4.14ns)   --->   "%sum_835 = hadd i16 %sum_834, i16 %p_834" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4344 'hadd' 'sum_835' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4345 [1/2] (4.72ns)   --->   "%p_861 = hmul i16 %a_25, i16 0.243286" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4345 'hmul' 'p_861' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.76ns)   --->   Input mux for Operation 4346 '%sum_862 = hadd i16 %sum_861, i16 %p_861'
ST_63 : Operation 4346 [2/2] (4.14ns)   --->   "%sum_862 = hadd i16 %sum_861, i16 %p_861" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4346 'hadd' 'sum_862' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.90>
ST_64 : Operation 4347 [1/2] (5.90ns)   --->   "%sum_25 = hadd i16 %sum_24, i16 %p_25" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4347 'hadd' 'sum_25' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4348 '%p_26 = hmul i16 %a_26, i16 -0.015213'
ST_64 : Operation 4348 [2/2] (2.96ns)   --->   "%p_26 = hmul i16 %a_26, i16 -0.015213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4348 'hmul' 'p_26' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4349 [1/2] (5.90ns)   --->   "%sum_52 = hadd i16 %sum_51, i16 %p_51" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4349 'hadd' 'sum_52' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4350 '%p_52 = hmul i16 %a_26, i16 -0.00201225'
ST_64 : Operation 4350 [2/2] (2.96ns)   --->   "%p_52 = hmul i16 %a_26, i16 -0.00201225" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4350 'hmul' 'p_52' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4351 [1/2] (5.90ns)   --->   "%sum_79 = hadd i16 %sum_78, i16 %p_78" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4351 'hadd' 'sum_79' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4352 '%p_79 = hmul i16 %a_26, i16 -0.142212'
ST_64 : Operation 4352 [2/2] (2.96ns)   --->   "%p_79 = hmul i16 %a_26, i16 -0.142212" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4352 'hmul' 'p_79' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4353 [1/2] (5.90ns)   --->   "%sum_106 = hadd i16 %sum_105, i16 %p_105" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4353 'hadd' 'sum_106' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4354 '%p_106 = hmul i16 %a_26, i16 -0.307129'
ST_64 : Operation 4354 [2/2] (2.96ns)   --->   "%p_106 = hmul i16 %a_26, i16 -0.307129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4354 'hmul' 'p_106' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4355 [1/2] (5.90ns)   --->   "%sum_133 = hadd i16 %sum_132, i16 %p_132" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4355 'hadd' 'sum_133' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4356 '%p_133 = hmul i16 %a_26, i16 -0.0423889'
ST_64 : Operation 4356 [2/2] (2.96ns)   --->   "%p_133 = hmul i16 %a_26, i16 -0.0423889" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4356 'hmul' 'p_133' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4357 [1/2] (5.90ns)   --->   "%sum_160 = hadd i16 %sum_159, i16 %p_159" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4357 'hadd' 'sum_160' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4358 '%p_160 = hmul i16 %a_26, i16 -0.53125'
ST_64 : Operation 4358 [2/2] (2.96ns)   --->   "%p_160 = hmul i16 %a_26, i16 -0.53125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4358 'hmul' 'p_160' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4359 [1/2] (5.90ns)   --->   "%sum_187 = hadd i16 %sum_186, i16 %p_186" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4359 'hadd' 'sum_187' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4360 '%p_187 = hmul i16 %a_26, i16 -0.016983'
ST_64 : Operation 4360 [2/2] (2.96ns)   --->   "%p_187 = hmul i16 %a_26, i16 -0.016983" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4360 'hmul' 'p_187' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4361 [1/2] (5.90ns)   --->   "%sum_214 = hadd i16 %sum_213, i16 %p_213" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4361 'hadd' 'sum_214' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4362 '%p_214 = hmul i16 %a_26, i16 0.0845337'
ST_64 : Operation 4362 [2/2] (2.96ns)   --->   "%p_214 = hmul i16 %a_26, i16 0.0845337" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4362 'hmul' 'p_214' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4363 [1/2] (5.90ns)   --->   "%sum_241 = hadd i16 %sum_240, i16 %p_240" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4363 'hadd' 'sum_241' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4364 '%p_241 = hmul i16 %a_26, i16 -0.186768'
ST_64 : Operation 4364 [2/2] (2.96ns)   --->   "%p_241 = hmul i16 %a_26, i16 -0.186768" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4364 'hmul' 'p_241' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4365 [1/2] (5.90ns)   --->   "%sum_268 = hadd i16 %sum_267, i16 %p_267" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4365 'hadd' 'sum_268' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4366 '%p_268 = hmul i16 %a_26, i16 0.00189209'
ST_64 : Operation 4366 [2/2] (2.96ns)   --->   "%p_268 = hmul i16 %a_26, i16 0.00189209" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4366 'hmul' 'p_268' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4367 [1/2] (5.90ns)   --->   "%sum_295 = hadd i16 %sum_294, i16 %p_294" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4367 'hadd' 'sum_295' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4368 '%p_295 = hmul i16 %a_26, i16 -0.814941'
ST_64 : Operation 4368 [2/2] (2.96ns)   --->   "%p_295 = hmul i16 %a_26, i16 -0.814941" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4368 'hmul' 'p_295' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4369 [1/2] (5.90ns)   --->   "%sum_322 = hadd i16 %sum_321, i16 %p_321" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4369 'hadd' 'sum_322' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4370 '%p_322 = hmul i16 %a_26, i16 0.0545044'
ST_64 : Operation 4370 [2/2] (2.96ns)   --->   "%p_322 = hmul i16 %a_26, i16 0.0545044" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4370 'hmul' 'p_322' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4371 [1/2] (5.90ns)   --->   "%sum_349 = hadd i16 %sum_348, i16 %p_348" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4371 'hadd' 'sum_349' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4372 '%p_349 = hmul i16 %a_26, i16 0.032196'
ST_64 : Operation 4372 [2/2] (2.96ns)   --->   "%p_349 = hmul i16 %a_26, i16 0.032196" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4372 'hmul' 'p_349' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4373 [1/2] (5.90ns)   --->   "%sum_376 = hadd i16 %sum_375, i16 %p_375" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4373 'hadd' 'sum_376' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4374 '%p_376 = hmul i16 %a_26, i16 -0.0571289'
ST_64 : Operation 4374 [2/2] (2.96ns)   --->   "%p_376 = hmul i16 %a_26, i16 -0.0571289" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4374 'hmul' 'p_376' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4375 [1/2] (5.90ns)   --->   "%sum_403 = hadd i16 %sum_402, i16 %p_402" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4375 'hadd' 'sum_403' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4376 '%p_403 = hmul i16 %a_26, i16 -0.00383377'
ST_64 : Operation 4376 [2/2] (2.96ns)   --->   "%p_403 = hmul i16 %a_26, i16 -0.00383377" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4376 'hmul' 'p_403' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4377 [1/2] (5.90ns)   --->   "%sum_430 = hadd i16 %sum_429, i16 %p_429" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4377 'hadd' 'sum_430' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4378 '%p_430 = hmul i16 %a_26, i16 -0.000435114'
ST_64 : Operation 4378 [2/2] (2.96ns)   --->   "%p_430 = hmul i16 %a_26, i16 -0.000435114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4378 'hmul' 'p_430' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4379 [1/2] (5.90ns)   --->   "%sum_457 = hadd i16 %sum_456, i16 %p_456" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4379 'hadd' 'sum_457' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4380 '%p_457 = hmul i16 %a_26, i16 -0.00503922'
ST_64 : Operation 4380 [2/2] (2.96ns)   --->   "%p_457 = hmul i16 %a_26, i16 -0.00503922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4380 'hmul' 'p_457' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4381 [1/2] (5.90ns)   --->   "%sum_484 = hadd i16 %sum_483, i16 %p_483" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4381 'hadd' 'sum_484' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4382 '%p_484 = hmul i16 %a_26, i16 -0.00036788'
ST_64 : Operation 4382 [2/2] (2.96ns)   --->   "%p_484 = hmul i16 %a_26, i16 -0.00036788" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4382 'hmul' 'p_484' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4383 [1/2] (5.90ns)   --->   "%sum_511 = hadd i16 %sum_510, i16 %p_510" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4383 'hadd' 'sum_511' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4384 '%p_511 = hmul i16 %a_26, i16 0.0916138'
ST_64 : Operation 4384 [2/2] (2.96ns)   --->   "%p_511 = hmul i16 %a_26, i16 0.0916138" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4384 'hmul' 'p_511' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4385 [1/2] (5.90ns)   --->   "%sum_538 = hadd i16 %sum_537, i16 %p_537" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4385 'hadd' 'sum_538' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4386 '%p_538 = hmul i16 %a_26, i16 0.422119'
ST_64 : Operation 4386 [2/2] (2.96ns)   --->   "%p_538 = hmul i16 %a_26, i16 0.422119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4386 'hmul' 'p_538' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4387 [1/2] (5.90ns)   --->   "%sum_565 = hadd i16 %sum_564, i16 %p_564" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4387 'hadd' 'sum_565' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4388 '%p_565 = hmul i16 %a_26, i16 0.0493774'
ST_64 : Operation 4388 [2/2] (2.96ns)   --->   "%p_565 = hmul i16 %a_26, i16 0.0493774" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4388 'hmul' 'p_565' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4389 [1/2] (5.90ns)   --->   "%sum_592 = hadd i16 %sum_591, i16 %p_591" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4389 'hadd' 'sum_592' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4390 '%p_592 = hmul i16 %a_26, i16 -0.111023'
ST_64 : Operation 4390 [2/2] (2.96ns)   --->   "%p_592 = hmul i16 %a_26, i16 -0.111023" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4390 'hmul' 'p_592' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4391 [1/2] (5.90ns)   --->   "%sum_619 = hadd i16 %sum_618, i16 %p_618" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4391 'hadd' 'sum_619' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4392 '%p_619 = hmul i16 %a_26, i16 0.681152'
ST_64 : Operation 4392 [2/2] (2.96ns)   --->   "%p_619 = hmul i16 %a_26, i16 0.681152" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4392 'hmul' 'p_619' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4393 [1/2] (5.90ns)   --->   "%sum_646 = hadd i16 %sum_645, i16 %p_645" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4393 'hadd' 'sum_646' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4394 '%p_646 = hmul i16 %a_26, i16 -0.00227928'
ST_64 : Operation 4394 [2/2] (2.96ns)   --->   "%p_646 = hmul i16 %a_26, i16 -0.00227928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4394 'hmul' 'p_646' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4395 [1/2] (5.90ns)   --->   "%sum_673 = hadd i16 %sum_672, i16 %p_672" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4395 'hadd' 'sum_673' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4396 '%p_673 = hmul i16 %a_26, i16 0.10553'
ST_64 : Operation 4396 [2/2] (2.96ns)   --->   "%p_673 = hmul i16 %a_26, i16 0.10553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4396 'hmul' 'p_673' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4397 [1/2] (5.90ns)   --->   "%sum_700 = hadd i16 %sum_699, i16 %p_699" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4397 'hadd' 'sum_700' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4398 '%p_700 = hmul i16 %a_26, i16 -0.216553'
ST_64 : Operation 4398 [2/2] (2.96ns)   --->   "%p_700 = hmul i16 %a_26, i16 -0.216553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4398 'hmul' 'p_700' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4399 [1/2] (5.90ns)   --->   "%sum_727 = hadd i16 %sum_726, i16 %p_726" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4399 'hadd' 'sum_727' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4400 '%p_727 = hmul i16 %a_26, i16 -0.189575'
ST_64 : Operation 4400 [2/2] (2.96ns)   --->   "%p_727 = hmul i16 %a_26, i16 -0.189575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4400 'hmul' 'p_727' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4401 [1/2] (5.90ns)   --->   "%sum_754 = hadd i16 %sum_753, i16 %p_753" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4401 'hadd' 'sum_754' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4402 '%p_754 = hmul i16 %a_26, i16 -0.0631714'
ST_64 : Operation 4402 [2/2] (2.96ns)   --->   "%p_754 = hmul i16 %a_26, i16 -0.0631714" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4402 'hmul' 'p_754' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4403 [1/2] (5.90ns)   --->   "%sum_781 = hadd i16 %sum_780, i16 %p_780" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4403 'hadd' 'sum_781' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4404 '%p_781 = hmul i16 %a_26, i16 -0.127563'
ST_64 : Operation 4404 [2/2] (2.96ns)   --->   "%p_781 = hmul i16 %a_26, i16 -0.127563" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4404 'hmul' 'p_781' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4405 [1/2] (5.90ns)   --->   "%sum_808 = hadd i16 %sum_807, i16 %p_807" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4405 'hadd' 'sum_808' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4406 '%p_808 = hmul i16 %a_26, i16 -0.688477'
ST_64 : Operation 4406 [2/2] (2.96ns)   --->   "%p_808 = hmul i16 %a_26, i16 -0.688477" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4406 'hmul' 'p_808' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4407 [1/2] (5.90ns)   --->   "%sum_835 = hadd i16 %sum_834, i16 %p_834" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4407 'hadd' 'sum_835' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4408 '%p_835 = hmul i16 %a_26, i16 0.276611'
ST_64 : Operation 4408 [2/2] (2.96ns)   --->   "%p_835 = hmul i16 %a_26, i16 0.276611" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4408 'hmul' 'p_835' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4409 [1/2] (5.90ns)   --->   "%sum_862 = hadd i16 %sum_861, i16 %p_861" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4409 'hadd' 'sum_862' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.76ns)   --->   Input mux for Operation 4410 '%p_862 = hmul i16 %a_26, i16 0.103027'
ST_64 : Operation 4410 [2/2] (2.96ns)   --->   "%p_862 = hmul i16 %a_26, i16 0.103027" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4410 'hmul' 'p_862' <Predicate = true> <Delay = 2.96> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.6>
ST_65 : Operation 4411 [1/2] (4.72ns)   --->   "%p_26 = hmul i16 %a_26, i16 -0.015213" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4411 'hmul' 'p_26' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4412 '%sum_26 = hadd i16 %sum_25, i16 %p_26'
ST_65 : Operation 4412 [2/2] (4.14ns)   --->   "%sum_26 = hadd i16 %sum_25, i16 %p_26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4412 'hadd' 'sum_26' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4413 [1/2] (4.72ns)   --->   "%p_52 = hmul i16 %a_26, i16 -0.00201225" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4413 'hmul' 'p_52' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4414 '%sum_53 = hadd i16 %sum_52, i16 %p_52'
ST_65 : Operation 4414 [2/2] (4.14ns)   --->   "%sum_53 = hadd i16 %sum_52, i16 %p_52" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4414 'hadd' 'sum_53' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4415 [1/2] (4.72ns)   --->   "%p_79 = hmul i16 %a_26, i16 -0.142212" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4415 'hmul' 'p_79' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4416 '%sum_80 = hadd i16 %sum_79, i16 %p_79'
ST_65 : Operation 4416 [2/2] (4.14ns)   --->   "%sum_80 = hadd i16 %sum_79, i16 %p_79" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4416 'hadd' 'sum_80' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4417 [1/2] (4.72ns)   --->   "%p_106 = hmul i16 %a_26, i16 -0.307129" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4417 'hmul' 'p_106' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4418 '%sum_107 = hadd i16 %sum_106, i16 %p_106'
ST_65 : Operation 4418 [2/2] (4.14ns)   --->   "%sum_107 = hadd i16 %sum_106, i16 %p_106" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4418 'hadd' 'sum_107' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4419 [1/2] (4.72ns)   --->   "%p_133 = hmul i16 %a_26, i16 -0.0423889" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4419 'hmul' 'p_133' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4420 '%sum_134 = hadd i16 %sum_133, i16 %p_133'
ST_65 : Operation 4420 [2/2] (4.14ns)   --->   "%sum_134 = hadd i16 %sum_133, i16 %p_133" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4420 'hadd' 'sum_134' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4421 [1/2] (4.72ns)   --->   "%p_160 = hmul i16 %a_26, i16 -0.53125" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4421 'hmul' 'p_160' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4422 '%sum_161 = hadd i16 %sum_160, i16 %p_160'
ST_65 : Operation 4422 [2/2] (4.14ns)   --->   "%sum_161 = hadd i16 %sum_160, i16 %p_160" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4422 'hadd' 'sum_161' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4423 [1/2] (4.72ns)   --->   "%p_187 = hmul i16 %a_26, i16 -0.016983" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4423 'hmul' 'p_187' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4424 '%sum_188 = hadd i16 %sum_187, i16 %p_187'
ST_65 : Operation 4424 [2/2] (4.14ns)   --->   "%sum_188 = hadd i16 %sum_187, i16 %p_187" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4424 'hadd' 'sum_188' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4425 [1/2] (4.72ns)   --->   "%p_214 = hmul i16 %a_26, i16 0.0845337" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4425 'hmul' 'p_214' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4426 '%sum_215 = hadd i16 %sum_214, i16 %p_214'
ST_65 : Operation 4426 [2/2] (4.14ns)   --->   "%sum_215 = hadd i16 %sum_214, i16 %p_214" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4426 'hadd' 'sum_215' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4427 [1/2] (4.72ns)   --->   "%p_241 = hmul i16 %a_26, i16 -0.186768" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4427 'hmul' 'p_241' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4428 '%sum_242 = hadd i16 %sum_241, i16 %p_241'
ST_65 : Operation 4428 [2/2] (4.14ns)   --->   "%sum_242 = hadd i16 %sum_241, i16 %p_241" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4428 'hadd' 'sum_242' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4429 [1/2] (4.72ns)   --->   "%p_268 = hmul i16 %a_26, i16 0.00189209" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4429 'hmul' 'p_268' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4430 '%sum_269 = hadd i16 %sum_268, i16 %p_268'
ST_65 : Operation 4430 [2/2] (4.14ns)   --->   "%sum_269 = hadd i16 %sum_268, i16 %p_268" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4430 'hadd' 'sum_269' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4431 [1/2] (4.72ns)   --->   "%p_295 = hmul i16 %a_26, i16 -0.814941" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4431 'hmul' 'p_295' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4432 '%sum_296 = hadd i16 %sum_295, i16 %p_295'
ST_65 : Operation 4432 [2/2] (4.14ns)   --->   "%sum_296 = hadd i16 %sum_295, i16 %p_295" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4432 'hadd' 'sum_296' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4433 [1/2] (4.72ns)   --->   "%p_322 = hmul i16 %a_26, i16 0.0545044" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4433 'hmul' 'p_322' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4434 '%sum_323 = hadd i16 %sum_322, i16 %p_322'
ST_65 : Operation 4434 [2/2] (4.14ns)   --->   "%sum_323 = hadd i16 %sum_322, i16 %p_322" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4434 'hadd' 'sum_323' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4435 [1/2] (4.72ns)   --->   "%p_349 = hmul i16 %a_26, i16 0.032196" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4435 'hmul' 'p_349' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4436 '%sum_350 = hadd i16 %sum_349, i16 %p_349'
ST_65 : Operation 4436 [2/2] (4.14ns)   --->   "%sum_350 = hadd i16 %sum_349, i16 %p_349" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4436 'hadd' 'sum_350' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4437 [1/2] (4.72ns)   --->   "%p_376 = hmul i16 %a_26, i16 -0.0571289" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4437 'hmul' 'p_376' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4438 '%sum_377 = hadd i16 %sum_376, i16 %p_376'
ST_65 : Operation 4438 [2/2] (4.14ns)   --->   "%sum_377 = hadd i16 %sum_376, i16 %p_376" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4438 'hadd' 'sum_377' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4439 [1/2] (4.72ns)   --->   "%p_403 = hmul i16 %a_26, i16 -0.00383377" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4439 'hmul' 'p_403' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4440 '%sum_404 = hadd i16 %sum_403, i16 %p_403'
ST_65 : Operation 4440 [2/2] (4.14ns)   --->   "%sum_404 = hadd i16 %sum_403, i16 %p_403" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4440 'hadd' 'sum_404' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4441 [1/2] (4.72ns)   --->   "%p_430 = hmul i16 %a_26, i16 -0.000435114" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4441 'hmul' 'p_430' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4442 '%sum_431 = hadd i16 %sum_430, i16 %p_430'
ST_65 : Operation 4442 [2/2] (4.14ns)   --->   "%sum_431 = hadd i16 %sum_430, i16 %p_430" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4442 'hadd' 'sum_431' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4443 [1/2] (4.72ns)   --->   "%p_457 = hmul i16 %a_26, i16 -0.00503922" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4443 'hmul' 'p_457' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4444 '%sum_458 = hadd i16 %sum_457, i16 %p_457'
ST_65 : Operation 4444 [2/2] (4.14ns)   --->   "%sum_458 = hadd i16 %sum_457, i16 %p_457" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4444 'hadd' 'sum_458' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4445 [1/2] (4.72ns)   --->   "%p_484 = hmul i16 %a_26, i16 -0.00036788" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4445 'hmul' 'p_484' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4446 '%sum_485 = hadd i16 %sum_484, i16 %p_484'
ST_65 : Operation 4446 [2/2] (4.14ns)   --->   "%sum_485 = hadd i16 %sum_484, i16 %p_484" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4446 'hadd' 'sum_485' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4447 [1/2] (4.72ns)   --->   "%p_511 = hmul i16 %a_26, i16 0.0916138" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4447 'hmul' 'p_511' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4448 '%sum_512 = hadd i16 %sum_511, i16 %p_511'
ST_65 : Operation 4448 [2/2] (4.14ns)   --->   "%sum_512 = hadd i16 %sum_511, i16 %p_511" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4448 'hadd' 'sum_512' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4449 [1/2] (4.72ns)   --->   "%p_538 = hmul i16 %a_26, i16 0.422119" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4449 'hmul' 'p_538' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4450 '%sum_539 = hadd i16 %sum_538, i16 %p_538'
ST_65 : Operation 4450 [2/2] (4.14ns)   --->   "%sum_539 = hadd i16 %sum_538, i16 %p_538" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4450 'hadd' 'sum_539' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4451 [1/2] (4.72ns)   --->   "%p_565 = hmul i16 %a_26, i16 0.0493774" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4451 'hmul' 'p_565' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4452 '%sum_566 = hadd i16 %sum_565, i16 %p_565'
ST_65 : Operation 4452 [2/2] (4.14ns)   --->   "%sum_566 = hadd i16 %sum_565, i16 %p_565" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4452 'hadd' 'sum_566' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4453 [1/2] (4.72ns)   --->   "%p_592 = hmul i16 %a_26, i16 -0.111023" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4453 'hmul' 'p_592' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4454 '%sum_593 = hadd i16 %sum_592, i16 %p_592'
ST_65 : Operation 4454 [2/2] (4.14ns)   --->   "%sum_593 = hadd i16 %sum_592, i16 %p_592" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4454 'hadd' 'sum_593' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4455 [1/2] (4.72ns)   --->   "%p_619 = hmul i16 %a_26, i16 0.681152" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4455 'hmul' 'p_619' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4456 '%sum_620 = hadd i16 %sum_619, i16 %p_619'
ST_65 : Operation 4456 [2/2] (4.14ns)   --->   "%sum_620 = hadd i16 %sum_619, i16 %p_619" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4456 'hadd' 'sum_620' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4457 [1/2] (4.72ns)   --->   "%p_646 = hmul i16 %a_26, i16 -0.00227928" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4457 'hmul' 'p_646' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4458 '%sum_647 = hadd i16 %sum_646, i16 %p_646'
ST_65 : Operation 4458 [2/2] (4.14ns)   --->   "%sum_647 = hadd i16 %sum_646, i16 %p_646" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4458 'hadd' 'sum_647' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4459 [1/2] (4.72ns)   --->   "%p_673 = hmul i16 %a_26, i16 0.10553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4459 'hmul' 'p_673' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4460 '%sum_674 = hadd i16 %sum_673, i16 %p_673'
ST_65 : Operation 4460 [2/2] (4.14ns)   --->   "%sum_674 = hadd i16 %sum_673, i16 %p_673" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4460 'hadd' 'sum_674' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4461 [1/2] (4.72ns)   --->   "%p_700 = hmul i16 %a_26, i16 -0.216553" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4461 'hmul' 'p_700' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4462 '%sum_701 = hadd i16 %sum_700, i16 %p_700'
ST_65 : Operation 4462 [2/2] (4.14ns)   --->   "%sum_701 = hadd i16 %sum_700, i16 %p_700" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4462 'hadd' 'sum_701' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4463 [1/2] (4.72ns)   --->   "%p_727 = hmul i16 %a_26, i16 -0.189575" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4463 'hmul' 'p_727' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4464 '%sum_728 = hadd i16 %sum_727, i16 %p_727'
ST_65 : Operation 4464 [2/2] (4.14ns)   --->   "%sum_728 = hadd i16 %sum_727, i16 %p_727" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4464 'hadd' 'sum_728' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4465 [1/2] (4.72ns)   --->   "%p_754 = hmul i16 %a_26, i16 -0.0631714" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4465 'hmul' 'p_754' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4466 '%sum_755 = hadd i16 %sum_754, i16 %p_754'
ST_65 : Operation 4466 [2/2] (4.14ns)   --->   "%sum_755 = hadd i16 %sum_754, i16 %p_754" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4466 'hadd' 'sum_755' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4467 [1/2] (4.72ns)   --->   "%p_781 = hmul i16 %a_26, i16 -0.127563" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4467 'hmul' 'p_781' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4468 '%sum_782 = hadd i16 %sum_781, i16 %p_781'
ST_65 : Operation 4468 [2/2] (4.14ns)   --->   "%sum_782 = hadd i16 %sum_781, i16 %p_781" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4468 'hadd' 'sum_782' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4469 [1/2] (4.72ns)   --->   "%p_808 = hmul i16 %a_26, i16 -0.688477" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4469 'hmul' 'p_808' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4470 '%sum_809 = hadd i16 %sum_808, i16 %p_808'
ST_65 : Operation 4470 [2/2] (4.14ns)   --->   "%sum_809 = hadd i16 %sum_808, i16 %p_808" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4470 'hadd' 'sum_809' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4471 [1/2] (4.72ns)   --->   "%p_835 = hmul i16 %a_26, i16 0.276611" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4471 'hmul' 'p_835' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4472 '%sum_836 = hadd i16 %sum_835, i16 %p_835'
ST_65 : Operation 4472 [2/2] (4.14ns)   --->   "%sum_836 = hadd i16 %sum_835, i16 %p_835" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4472 'hadd' 'sum_836' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4473 [1/2] (4.72ns)   --->   "%p_862 = hmul i16 %a_26, i16 0.103027" [lane_seg_hls/lane_seg_support.cpp:65]   --->   Operation 4473 'hmul' 'p_862' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.76ns)   --->   Input mux for Operation 4474 '%sum_863 = hadd i16 %sum_862, i16 %p_862'
ST_65 : Operation 4474 [2/2] (4.14ns)   --->   "%sum_863 = hadd i16 %sum_862, i16 %p_862" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4474 'hadd' 'sum_863' <Predicate = true> <Delay = 4.14> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.90>
ST_66 : Operation 4475 [1/2] (5.90ns)   --->   "%sum_26 = hadd i16 %sum_25, i16 %p_26" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4475 'hadd' 'sum_26' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4476 [1/2] (5.90ns)   --->   "%sum_53 = hadd i16 %sum_52, i16 %p_52" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4476 'hadd' 'sum_53' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4477 [1/2] (5.90ns)   --->   "%sum_80 = hadd i16 %sum_79, i16 %p_79" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4477 'hadd' 'sum_80' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4478 [1/2] (5.90ns)   --->   "%sum_107 = hadd i16 %sum_106, i16 %p_106" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4478 'hadd' 'sum_107' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4479 [1/2] (5.90ns)   --->   "%sum_134 = hadd i16 %sum_133, i16 %p_133" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4479 'hadd' 'sum_134' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4480 [1/2] (5.90ns)   --->   "%sum_161 = hadd i16 %sum_160, i16 %p_160" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4480 'hadd' 'sum_161' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4481 [1/2] (5.90ns)   --->   "%sum_188 = hadd i16 %sum_187, i16 %p_187" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4481 'hadd' 'sum_188' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4482 [1/2] (5.90ns)   --->   "%sum_215 = hadd i16 %sum_214, i16 %p_214" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4482 'hadd' 'sum_215' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4483 [1/2] (5.90ns)   --->   "%sum_242 = hadd i16 %sum_241, i16 %p_241" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4483 'hadd' 'sum_242' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4484 [1/2] (5.90ns)   --->   "%sum_269 = hadd i16 %sum_268, i16 %p_268" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4484 'hadd' 'sum_269' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4485 [1/2] (5.90ns)   --->   "%sum_296 = hadd i16 %sum_295, i16 %p_295" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4485 'hadd' 'sum_296' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4486 [1/2] (5.90ns)   --->   "%sum_323 = hadd i16 %sum_322, i16 %p_322" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4486 'hadd' 'sum_323' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4487 [1/2] (5.90ns)   --->   "%sum_350 = hadd i16 %sum_349, i16 %p_349" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4487 'hadd' 'sum_350' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4488 [1/2] (5.90ns)   --->   "%sum_377 = hadd i16 %sum_376, i16 %p_376" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4488 'hadd' 'sum_377' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4489 [1/2] (5.90ns)   --->   "%sum_404 = hadd i16 %sum_403, i16 %p_403" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4489 'hadd' 'sum_404' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4490 [1/2] (5.90ns)   --->   "%sum_431 = hadd i16 %sum_430, i16 %p_430" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4490 'hadd' 'sum_431' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4491 [1/2] (5.90ns)   --->   "%sum_458 = hadd i16 %sum_457, i16 %p_457" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4491 'hadd' 'sum_458' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4492 [1/2] (5.90ns)   --->   "%sum_485 = hadd i16 %sum_484, i16 %p_484" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4492 'hadd' 'sum_485' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4493 [1/2] (5.90ns)   --->   "%sum_512 = hadd i16 %sum_511, i16 %p_511" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4493 'hadd' 'sum_512' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4494 [1/2] (5.90ns)   --->   "%sum_539 = hadd i16 %sum_538, i16 %p_538" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4494 'hadd' 'sum_539' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4495 [1/2] (5.90ns)   --->   "%sum_566 = hadd i16 %sum_565, i16 %p_565" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4495 'hadd' 'sum_566' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4496 [1/2] (5.90ns)   --->   "%sum_593 = hadd i16 %sum_592, i16 %p_592" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4496 'hadd' 'sum_593' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4497 [1/2] (5.90ns)   --->   "%sum_620 = hadd i16 %sum_619, i16 %p_619" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4497 'hadd' 'sum_620' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4498 [1/2] (5.90ns)   --->   "%sum_647 = hadd i16 %sum_646, i16 %p_646" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4498 'hadd' 'sum_647' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4499 [1/2] (5.90ns)   --->   "%sum_674 = hadd i16 %sum_673, i16 %p_673" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4499 'hadd' 'sum_674' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4500 [1/2] (5.90ns)   --->   "%sum_701 = hadd i16 %sum_700, i16 %p_700" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4500 'hadd' 'sum_701' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4501 [1/2] (5.90ns)   --->   "%sum_728 = hadd i16 %sum_727, i16 %p_727" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4501 'hadd' 'sum_728' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4502 [1/2] (5.90ns)   --->   "%sum_755 = hadd i16 %sum_754, i16 %p_754" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4502 'hadd' 'sum_755' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4503 [1/2] (5.90ns)   --->   "%sum_782 = hadd i16 %sum_781, i16 %p_781" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4503 'hadd' 'sum_782' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4504 [1/2] (5.90ns)   --->   "%sum_809 = hadd i16 %sum_808, i16 %p_808" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4504 'hadd' 'sum_809' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4505 [1/2] (5.90ns)   --->   "%sum_836 = hadd i16 %sum_835, i16 %p_835" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4505 'hadd' 'sum_836' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4506 [1/2] (5.90ns)   --->   "%sum_863 = hadd i16 %sum_862, i16 %p_862" [lane_seg_hls/lane_seg_support.cpp:66]   --->   Operation 4506 'hadd' 'sum_863' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5257 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5257 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 67 <SV = 66> <Delay = 8.59>
ST_67 : Operation 4507 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_4_VITIS_LOOP_51_5_str"   --->   Operation 4507 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4508 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 4508 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4509 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [lane_seg_hls/lane_seg_support.cpp:52]   --->   Operation 4509 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4510 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lane_seg_hls/lane_seg_support.cpp:51]   --->   Operation 4510 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4511 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i11 %add_ln81" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4511 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4512 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4512 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4513 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4513 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4514 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4514 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4515 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4515 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4516 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4516 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4517 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4517 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4518 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4518 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4519 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4519 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4520 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4520 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4521 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4521 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4522 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4522 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4523 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4523 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4524 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4524 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4525 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4525 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4526 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4526 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4527 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4527 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4528 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4528 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4529 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4529 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4530 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4530 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4531 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4531 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4532 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4532 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4533 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4533 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4534 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4534 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4535 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4535 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4536 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4536 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4537 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4537 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4538 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4538 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4539 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4539 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4540 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4540 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4541 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4541 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4542 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4542 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4543 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4543 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4544 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4544 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4545 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4545 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4546 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4546 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4547 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4547 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4548 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4548 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4549 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4549 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4550 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4550 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4551 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4551 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4552 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4552 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4553 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4553 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4554 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4554 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4555 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4555 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4556 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4556 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4557 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4557 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4558 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4558 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4559 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4559 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4560 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4560 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4561 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4561 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4562 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4562 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4563 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4563 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4564 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4564 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4565 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4565 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4566 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4566 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4567 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4567 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4568 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4568 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4569 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4569 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4570 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4570 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4571 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4571 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4572 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4572 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4573 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4573 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4574 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4574 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4575 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4575 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4576 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4576 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4577 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4577 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4578 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4578 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4579 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4579 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4580 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4580 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4581 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4581 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4582 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4582 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4583 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4583 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4584 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4584 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4585 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4585 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4586 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4586 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4587 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4587 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4588 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4588 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4589 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4589 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4590 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4590 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4591 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4591 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4592 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4592 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4593 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4593 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4594 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4594 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4595 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4595 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4596 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4596 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4597 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4597 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4598 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4598 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4599 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4599 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4600 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4600 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4601 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4601 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4602 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4602 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4603 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4603 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4604 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4604 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4605 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4605 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4606 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4606 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4607 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4607 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4608 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4608 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4609 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4609 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4610 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4610 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4611 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4611 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4612 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4612 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4613 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4613 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4614 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4614 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4615 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4615 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4616 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4616 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4617 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4617 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4618 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4618 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4619 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4619 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4620 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4620 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4621 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4621 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4622 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4622 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4623 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4623 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4624 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4624 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4625 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4625 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4626 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4626 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4627 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4627 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4628 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4628 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4629 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4629 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4630 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4630 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4631 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4631 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4632 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4632 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4633 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4633 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4634 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4634 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4635 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4635 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4636 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4636 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4637 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4637 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4638 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4638 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4639 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4639 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4640 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4640 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4641 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4641 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4642 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4642 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4643 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4643 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4644 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4644 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4645 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4645 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4646 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4646 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4647 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4647 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4648 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4648 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4649 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4649 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4650 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4650 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4651 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4651 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4652 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4652 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4653 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4653 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4654 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4654 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4655 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4655 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4656 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4656 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4657 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4657 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4658 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4658 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4659 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4659 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4660 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4660 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4661 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4661 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4662 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4662 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4663 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4663 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4664 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4664 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4665 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4665 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4666 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4666 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4667 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4667 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4668 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4668 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4669 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4669 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4670 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4670 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4671 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4671 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4672 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4672 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4673 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4673 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4674 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4674 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4675 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4675 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4676 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4676 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4677 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4677 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4678 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4678 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4679 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4679 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4680 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4680 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4681 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4681 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4682 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4682 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4683 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4683 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4684 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4684 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4685 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4685 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4686 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4686 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4687 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4687 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4688 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4688 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4689 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4689 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4690 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4690 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4691 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4691 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4692 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4692 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4693 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4693 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4694 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4694 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4695 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4695 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4696 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4696 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4697 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4697 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4698 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4698 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4699 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4699 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4700 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4700 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4701 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4701 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4702 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4702 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4703 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4703 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4704 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4704 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4705 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4705 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4706 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4706 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4707 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4707 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4708 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4708 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4709 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4709 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4710 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4710 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4711 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4711 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4712 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4712 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4713 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4713 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4714 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4714 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4715 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4715 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4716 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4716 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4717 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4717 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4718 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4718 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4719 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4719 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4720 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4720 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4721 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4721 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4722 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4722 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4723 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4723 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4724 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4724 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4725 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4725 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4726 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4726 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4727 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4727 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4728 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4728 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4729 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4729 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4730 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4730 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4731 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4731 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4732 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4732 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4733 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4733 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4734 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4734 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4735 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4735 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4736 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4736 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4737 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4737 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4738 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4738 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4739 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4739 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4740 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4740 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4741 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4741 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4742 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4742 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4743 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4743 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4744 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4744 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4745 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4745 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4746 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4746 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4747 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4747 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4748 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4748 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4749 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4749 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4750 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4750 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4751 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4751 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4752 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4752 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4753 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4753 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4754 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4754 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4755 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4755 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4756 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4756 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4757 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4757 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4758 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4758 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4759 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4759 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4760 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4760 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4761 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4761 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4762 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4762 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4763 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4763 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4764 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4764 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4765 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4765 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4766 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4766 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4767 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4767 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4768 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4768 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4769 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4769 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4770 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4770 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4771 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4771 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4772 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4772 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4773 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4773 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4774 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4774 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4775 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4775 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4776 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4776 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4777 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4777 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4778 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4778 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4779 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4779 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4780 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4780 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4781 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4781 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4782 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4782 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4783 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4783 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4784 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4784 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4785 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4785 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4786 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4786 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4787 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4787 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4788 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4788 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4789 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4789 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4790 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4790 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4791 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4791 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4792 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4792 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4793 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4793 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4794 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4794 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4795 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4795 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4796 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4796 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4797 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4797 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4798 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4798 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4799 [1/1] (0.00ns)   --->   "%p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_addr = getelementptr i16 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9, i64 0, i64 %zext_ln81_1" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4799 'getelementptr' 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_addr' <Predicate = true> <Delay = 0.00>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4800 '%cmp = fcmp_olt  i16 %sum_26, i16 0'
ST_67 : Operation 4800 [1/1] (5.69ns)   --->   "%cmp = fcmp_olt  i16 %sum_26, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4800 'hcmp' 'cmp' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4801 '%cmp1 = fcmp_ogt  i16 %sum_26, i16 6'
ST_67 : Operation 4801 [1/1] (5.69ns)   --->   "%cmp1 = fcmp_ogt  i16 %sum_26, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4801 'hcmp' 'cmp1' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%select_ln76 = select i1 %cmp, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4802 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%or_ln76 = or i1 %cmp, i1 %cmp1" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4803 'or' 'or_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4804 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_27 = select i1 %or_ln76, i16 %select_ln76, i16 %sum_26" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4804 'select' 'sum_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4805 '%cmp90_1 = fcmp_olt  i16 %sum_53, i16 0'
ST_67 : Operation 4805 [1/1] (5.69ns)   --->   "%cmp90_1 = fcmp_olt  i16 %sum_53, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4805 'hcmp' 'cmp90_1' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4806 '%cmp91_1 = fcmp_ogt  i16 %sum_53, i16 6'
ST_67 : Operation 4806 [1/1] (5.69ns)   --->   "%cmp91_1 = fcmp_ogt  i16 %sum_53, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4806 'hcmp' 'cmp91_1' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node sum_865)   --->   "%select_ln76_2 = select i1 %cmp90_1, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4807 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node sum_865)   --->   "%or_ln76_1 = or i1 %cmp90_1, i1 %cmp91_1" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4808 'or' 'or_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4809 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_865 = select i1 %or_ln76_1, i16 %select_ln76_2, i16 %sum_53" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4809 'select' 'sum_865' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4810 '%cmp90_2 = fcmp_olt  i16 %sum_80, i16 0'
ST_67 : Operation 4810 [1/1] (5.69ns)   --->   "%cmp90_2 = fcmp_olt  i16 %sum_80, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4810 'hcmp' 'cmp90_2' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4811 '%cmp91_2 = fcmp_ogt  i16 %sum_80, i16 6'
ST_67 : Operation 4811 [1/1] (5.69ns)   --->   "%cmp91_2 = fcmp_ogt  i16 %sum_80, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4811 'hcmp' 'cmp91_2' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node sum_866)   --->   "%select_ln76_4 = select i1 %cmp90_2, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4812 'select' 'select_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node sum_866)   --->   "%or_ln76_2 = or i1 %cmp90_2, i1 %cmp91_2" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4813 'or' 'or_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4814 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_866 = select i1 %or_ln76_2, i16 %select_ln76_4, i16 %sum_80" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4814 'select' 'sum_866' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4815 '%cmp90_3 = fcmp_olt  i16 %sum_107, i16 0'
ST_67 : Operation 4815 [1/1] (5.69ns)   --->   "%cmp90_3 = fcmp_olt  i16 %sum_107, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4815 'hcmp' 'cmp90_3' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4816 '%cmp91_3 = fcmp_ogt  i16 %sum_107, i16 6'
ST_67 : Operation 4816 [1/1] (5.69ns)   --->   "%cmp91_3 = fcmp_ogt  i16 %sum_107, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4816 'hcmp' 'cmp91_3' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node sum_867)   --->   "%select_ln76_6 = select i1 %cmp90_3, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4817 'select' 'select_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node sum_867)   --->   "%or_ln76_3 = or i1 %cmp90_3, i1 %cmp91_3" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4818 'or' 'or_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4819 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_867 = select i1 %or_ln76_3, i16 %select_ln76_6, i16 %sum_107" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4819 'select' 'sum_867' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4820 '%cmp90_4 = fcmp_olt  i16 %sum_134, i16 0'
ST_67 : Operation 4820 [1/1] (5.69ns)   --->   "%cmp90_4 = fcmp_olt  i16 %sum_134, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4820 'hcmp' 'cmp90_4' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4821 '%cmp91_4 = fcmp_ogt  i16 %sum_134, i16 6'
ST_67 : Operation 4821 [1/1] (5.69ns)   --->   "%cmp91_4 = fcmp_ogt  i16 %sum_134, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4821 'hcmp' 'cmp91_4' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node sum_868)   --->   "%select_ln76_8 = select i1 %cmp90_4, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4822 'select' 'select_ln76_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node sum_868)   --->   "%or_ln76_4 = or i1 %cmp90_4, i1 %cmp91_4" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4823 'or' 'or_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4824 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_868 = select i1 %or_ln76_4, i16 %select_ln76_8, i16 %sum_134" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4824 'select' 'sum_868' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4825 '%cmp90_5 = fcmp_olt  i16 %sum_161, i16 0'
ST_67 : Operation 4825 [1/1] (5.69ns)   --->   "%cmp90_5 = fcmp_olt  i16 %sum_161, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4825 'hcmp' 'cmp90_5' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4826 '%cmp91_5 = fcmp_ogt  i16 %sum_161, i16 6'
ST_67 : Operation 4826 [1/1] (5.69ns)   --->   "%cmp91_5 = fcmp_ogt  i16 %sum_161, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4826 'hcmp' 'cmp91_5' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node sum_869)   --->   "%select_ln76_10 = select i1 %cmp90_5, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4827 'select' 'select_ln76_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node sum_869)   --->   "%or_ln76_5 = or i1 %cmp90_5, i1 %cmp91_5" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4828 'or' 'or_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4829 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_869 = select i1 %or_ln76_5, i16 %select_ln76_10, i16 %sum_161" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4829 'select' 'sum_869' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4830 '%cmp90_6 = fcmp_olt  i16 %sum_188, i16 0'
ST_67 : Operation 4830 [1/1] (5.69ns)   --->   "%cmp90_6 = fcmp_olt  i16 %sum_188, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4830 'hcmp' 'cmp90_6' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4831 '%cmp91_6 = fcmp_ogt  i16 %sum_188, i16 6'
ST_67 : Operation 4831 [1/1] (5.69ns)   --->   "%cmp91_6 = fcmp_ogt  i16 %sum_188, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4831 'hcmp' 'cmp91_6' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node sum_870)   --->   "%select_ln76_12 = select i1 %cmp90_6, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4832 'select' 'select_ln76_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node sum_870)   --->   "%or_ln76_6 = or i1 %cmp90_6, i1 %cmp91_6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4833 'or' 'or_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4834 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_870 = select i1 %or_ln76_6, i16 %select_ln76_12, i16 %sum_188" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4834 'select' 'sum_870' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4835 '%cmp90_7 = fcmp_olt  i16 %sum_215, i16 0'
ST_67 : Operation 4835 [1/1] (5.69ns)   --->   "%cmp90_7 = fcmp_olt  i16 %sum_215, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4835 'hcmp' 'cmp90_7' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4836 '%cmp91_7 = fcmp_ogt  i16 %sum_215, i16 6'
ST_67 : Operation 4836 [1/1] (5.69ns)   --->   "%cmp91_7 = fcmp_ogt  i16 %sum_215, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4836 'hcmp' 'cmp91_7' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node sum_871)   --->   "%select_ln76_14 = select i1 %cmp90_7, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4837 'select' 'select_ln76_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node sum_871)   --->   "%or_ln76_7 = or i1 %cmp90_7, i1 %cmp91_7" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4838 'or' 'or_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4839 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_871 = select i1 %or_ln76_7, i16 %select_ln76_14, i16 %sum_215" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4839 'select' 'sum_871' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4840 '%cmp90_8 = fcmp_olt  i16 %sum_242, i16 0'
ST_67 : Operation 4840 [1/1] (5.69ns)   --->   "%cmp90_8 = fcmp_olt  i16 %sum_242, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4840 'hcmp' 'cmp90_8' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4841 '%cmp91_8 = fcmp_ogt  i16 %sum_242, i16 6'
ST_67 : Operation 4841 [1/1] (5.69ns)   --->   "%cmp91_8 = fcmp_ogt  i16 %sum_242, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4841 'hcmp' 'cmp91_8' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node sum_872)   --->   "%select_ln76_16 = select i1 %cmp90_8, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4842 'select' 'select_ln76_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node sum_872)   --->   "%or_ln76_8 = or i1 %cmp90_8, i1 %cmp91_8" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4843 'or' 'or_ln76_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4844 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_872 = select i1 %or_ln76_8, i16 %select_ln76_16, i16 %sum_242" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4844 'select' 'sum_872' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4845 '%cmp90_9 = fcmp_olt  i16 %sum_269, i16 0'
ST_67 : Operation 4845 [1/1] (5.69ns)   --->   "%cmp90_9 = fcmp_olt  i16 %sum_269, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4845 'hcmp' 'cmp90_9' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4846 '%cmp91_9 = fcmp_ogt  i16 %sum_269, i16 6'
ST_67 : Operation 4846 [1/1] (5.69ns)   --->   "%cmp91_9 = fcmp_ogt  i16 %sum_269, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4846 'hcmp' 'cmp91_9' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node sum_873)   --->   "%select_ln76_18 = select i1 %cmp90_9, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4847 'select' 'select_ln76_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node sum_873)   --->   "%or_ln76_9 = or i1 %cmp90_9, i1 %cmp91_9" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4848 'or' 'or_ln76_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4849 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_873 = select i1 %or_ln76_9, i16 %select_ln76_18, i16 %sum_269" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4849 'select' 'sum_873' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4850 '%cmp90_s = fcmp_olt  i16 %sum_296, i16 0'
ST_67 : Operation 4850 [1/1] (5.69ns)   --->   "%cmp90_s = fcmp_olt  i16 %sum_296, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4850 'hcmp' 'cmp90_s' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4851 '%cmp91_s = fcmp_ogt  i16 %sum_296, i16 6'
ST_67 : Operation 4851 [1/1] (5.69ns)   --->   "%cmp91_s = fcmp_ogt  i16 %sum_296, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4851 'hcmp' 'cmp91_s' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4852 [1/1] (0.00ns) (grouped into LUT with out node sum_874)   --->   "%select_ln76_20 = select i1 %cmp90_s, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4852 'select' 'select_ln76_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node sum_874)   --->   "%or_ln76_10 = or i1 %cmp90_s, i1 %cmp91_s" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4853 'or' 'or_ln76_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4854 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_874 = select i1 %or_ln76_10, i16 %select_ln76_20, i16 %sum_296" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4854 'select' 'sum_874' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4855 '%cmp90_10 = fcmp_olt  i16 %sum_323, i16 0'
ST_67 : Operation 4855 [1/1] (5.69ns)   --->   "%cmp90_10 = fcmp_olt  i16 %sum_323, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4855 'hcmp' 'cmp90_10' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4856 '%cmp91_10 = fcmp_ogt  i16 %sum_323, i16 6'
ST_67 : Operation 4856 [1/1] (5.69ns)   --->   "%cmp91_10 = fcmp_ogt  i16 %sum_323, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4856 'hcmp' 'cmp91_10' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node sum_875)   --->   "%select_ln76_22 = select i1 %cmp90_10, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4857 'select' 'select_ln76_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node sum_875)   --->   "%or_ln76_11 = or i1 %cmp90_10, i1 %cmp91_10" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4858 'or' 'or_ln76_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4859 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_875 = select i1 %or_ln76_11, i16 %select_ln76_22, i16 %sum_323" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4859 'select' 'sum_875' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4860 '%cmp90_11 = fcmp_olt  i16 %sum_350, i16 0'
ST_67 : Operation 4860 [1/1] (5.69ns)   --->   "%cmp90_11 = fcmp_olt  i16 %sum_350, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4860 'hcmp' 'cmp90_11' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4861 '%cmp91_11 = fcmp_ogt  i16 %sum_350, i16 6'
ST_67 : Operation 4861 [1/1] (5.69ns)   --->   "%cmp91_11 = fcmp_ogt  i16 %sum_350, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4861 'hcmp' 'cmp91_11' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node sum_876)   --->   "%select_ln76_24 = select i1 %cmp90_11, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4862 'select' 'select_ln76_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node sum_876)   --->   "%or_ln76_12 = or i1 %cmp90_11, i1 %cmp91_11" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4863 'or' 'or_ln76_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4864 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_876 = select i1 %or_ln76_12, i16 %select_ln76_24, i16 %sum_350" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4864 'select' 'sum_876' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4865 '%cmp90_12 = fcmp_olt  i16 %sum_377, i16 0'
ST_67 : Operation 4865 [1/1] (5.69ns)   --->   "%cmp90_12 = fcmp_olt  i16 %sum_377, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4865 'hcmp' 'cmp90_12' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4866 '%cmp91_12 = fcmp_ogt  i16 %sum_377, i16 6'
ST_67 : Operation 4866 [1/1] (5.69ns)   --->   "%cmp91_12 = fcmp_ogt  i16 %sum_377, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4866 'hcmp' 'cmp91_12' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node sum_877)   --->   "%select_ln76_26 = select i1 %cmp90_12, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4867 'select' 'select_ln76_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node sum_877)   --->   "%or_ln76_13 = or i1 %cmp90_12, i1 %cmp91_12" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4868 'or' 'or_ln76_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4869 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_877 = select i1 %or_ln76_13, i16 %select_ln76_26, i16 %sum_377" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4869 'select' 'sum_877' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4870 '%cmp90_13 = fcmp_olt  i16 %sum_404, i16 0'
ST_67 : Operation 4870 [1/1] (5.69ns)   --->   "%cmp90_13 = fcmp_olt  i16 %sum_404, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4870 'hcmp' 'cmp90_13' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4871 '%cmp91_13 = fcmp_ogt  i16 %sum_404, i16 6'
ST_67 : Operation 4871 [1/1] (5.69ns)   --->   "%cmp91_13 = fcmp_ogt  i16 %sum_404, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4871 'hcmp' 'cmp91_13' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node sum_878)   --->   "%select_ln76_28 = select i1 %cmp90_13, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4872 'select' 'select_ln76_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node sum_878)   --->   "%or_ln76_14 = or i1 %cmp90_13, i1 %cmp91_13" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4873 'or' 'or_ln76_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4874 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_878 = select i1 %or_ln76_14, i16 %select_ln76_28, i16 %sum_404" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4874 'select' 'sum_878' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4875 '%cmp90_14 = fcmp_olt  i16 %sum_431, i16 0'
ST_67 : Operation 4875 [1/1] (5.69ns)   --->   "%cmp90_14 = fcmp_olt  i16 %sum_431, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4875 'hcmp' 'cmp90_14' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4876 '%cmp91_14 = fcmp_ogt  i16 %sum_431, i16 6'
ST_67 : Operation 4876 [1/1] (5.69ns)   --->   "%cmp91_14 = fcmp_ogt  i16 %sum_431, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4876 'hcmp' 'cmp91_14' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node sum_879)   --->   "%select_ln76_30 = select i1 %cmp90_14, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4877 'select' 'select_ln76_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node sum_879)   --->   "%or_ln76_15 = or i1 %cmp90_14, i1 %cmp91_14" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4878 'or' 'or_ln76_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4879 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_879 = select i1 %or_ln76_15, i16 %select_ln76_30, i16 %sum_431" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4879 'select' 'sum_879' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4880 '%cmp90_15 = fcmp_olt  i16 %sum_458, i16 0'
ST_67 : Operation 4880 [1/1] (5.69ns)   --->   "%cmp90_15 = fcmp_olt  i16 %sum_458, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4880 'hcmp' 'cmp90_15' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4881 '%cmp91_15 = fcmp_ogt  i16 %sum_458, i16 6'
ST_67 : Operation 4881 [1/1] (5.69ns)   --->   "%cmp91_15 = fcmp_ogt  i16 %sum_458, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4881 'hcmp' 'cmp91_15' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node sum_880)   --->   "%select_ln76_32 = select i1 %cmp90_15, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4882 'select' 'select_ln76_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node sum_880)   --->   "%or_ln76_16 = or i1 %cmp90_15, i1 %cmp91_15" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4883 'or' 'or_ln76_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4884 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_880 = select i1 %or_ln76_16, i16 %select_ln76_32, i16 %sum_458" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4884 'select' 'sum_880' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4885 '%cmp90_16 = fcmp_olt  i16 %sum_485, i16 0'
ST_67 : Operation 4885 [1/1] (5.69ns)   --->   "%cmp90_16 = fcmp_olt  i16 %sum_485, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4885 'hcmp' 'cmp90_16' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4886 '%cmp91_16 = fcmp_ogt  i16 %sum_485, i16 6'
ST_67 : Operation 4886 [1/1] (5.69ns)   --->   "%cmp91_16 = fcmp_ogt  i16 %sum_485, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4886 'hcmp' 'cmp91_16' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node sum_881)   --->   "%select_ln76_34 = select i1 %cmp90_16, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4887 'select' 'select_ln76_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node sum_881)   --->   "%or_ln76_17 = or i1 %cmp90_16, i1 %cmp91_16" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4888 'or' 'or_ln76_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4889 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_881 = select i1 %or_ln76_17, i16 %select_ln76_34, i16 %sum_485" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4889 'select' 'sum_881' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4890 '%cmp90_17 = fcmp_olt  i16 %sum_512, i16 0'
ST_67 : Operation 4890 [1/1] (5.69ns)   --->   "%cmp90_17 = fcmp_olt  i16 %sum_512, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4890 'hcmp' 'cmp90_17' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4891 '%cmp91_17 = fcmp_ogt  i16 %sum_512, i16 6'
ST_67 : Operation 4891 [1/1] (5.69ns)   --->   "%cmp91_17 = fcmp_ogt  i16 %sum_512, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4891 'hcmp' 'cmp91_17' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node sum_882)   --->   "%select_ln76_36 = select i1 %cmp90_17, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4892 'select' 'select_ln76_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node sum_882)   --->   "%or_ln76_18 = or i1 %cmp90_17, i1 %cmp91_17" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4893 'or' 'or_ln76_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4894 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_882 = select i1 %or_ln76_18, i16 %select_ln76_36, i16 %sum_512" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4894 'select' 'sum_882' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4895 '%cmp90_18 = fcmp_olt  i16 %sum_539, i16 0'
ST_67 : Operation 4895 [1/1] (5.69ns)   --->   "%cmp90_18 = fcmp_olt  i16 %sum_539, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4895 'hcmp' 'cmp90_18' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4896 '%cmp91_18 = fcmp_ogt  i16 %sum_539, i16 6'
ST_67 : Operation 4896 [1/1] (5.69ns)   --->   "%cmp91_18 = fcmp_ogt  i16 %sum_539, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4896 'hcmp' 'cmp91_18' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node sum_883)   --->   "%select_ln76_38 = select i1 %cmp90_18, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4897 'select' 'select_ln76_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node sum_883)   --->   "%or_ln76_19 = or i1 %cmp90_18, i1 %cmp91_18" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4898 'or' 'or_ln76_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4899 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_883 = select i1 %or_ln76_19, i16 %select_ln76_38, i16 %sum_539" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4899 'select' 'sum_883' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4900 '%cmp90_19 = fcmp_olt  i16 %sum_566, i16 0'
ST_67 : Operation 4900 [1/1] (5.69ns)   --->   "%cmp90_19 = fcmp_olt  i16 %sum_566, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4900 'hcmp' 'cmp90_19' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4901 '%cmp91_19 = fcmp_ogt  i16 %sum_566, i16 6'
ST_67 : Operation 4901 [1/1] (5.69ns)   --->   "%cmp91_19 = fcmp_ogt  i16 %sum_566, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4901 'hcmp' 'cmp91_19' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node sum_884)   --->   "%select_ln76_40 = select i1 %cmp90_19, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4902 'select' 'select_ln76_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node sum_884)   --->   "%or_ln76_20 = or i1 %cmp90_19, i1 %cmp91_19" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4903 'or' 'or_ln76_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4904 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_884 = select i1 %or_ln76_20, i16 %select_ln76_40, i16 %sum_566" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4904 'select' 'sum_884' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4905 '%cmp90_20 = fcmp_olt  i16 %sum_593, i16 0'
ST_67 : Operation 4905 [1/1] (5.69ns)   --->   "%cmp90_20 = fcmp_olt  i16 %sum_593, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4905 'hcmp' 'cmp90_20' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4906 '%cmp91_20 = fcmp_ogt  i16 %sum_593, i16 6'
ST_67 : Operation 4906 [1/1] (5.69ns)   --->   "%cmp91_20 = fcmp_ogt  i16 %sum_593, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4906 'hcmp' 'cmp91_20' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node sum_885)   --->   "%select_ln76_42 = select i1 %cmp90_20, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4907 'select' 'select_ln76_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node sum_885)   --->   "%or_ln76_21 = or i1 %cmp90_20, i1 %cmp91_20" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4908 'or' 'or_ln76_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4909 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_885 = select i1 %or_ln76_21, i16 %select_ln76_42, i16 %sum_593" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4909 'select' 'sum_885' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4910 '%cmp90_21 = fcmp_olt  i16 %sum_620, i16 0'
ST_67 : Operation 4910 [1/1] (5.69ns)   --->   "%cmp90_21 = fcmp_olt  i16 %sum_620, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4910 'hcmp' 'cmp90_21' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4911 '%cmp91_21 = fcmp_ogt  i16 %sum_620, i16 6'
ST_67 : Operation 4911 [1/1] (5.69ns)   --->   "%cmp91_21 = fcmp_ogt  i16 %sum_620, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4911 'hcmp' 'cmp91_21' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node sum_886)   --->   "%select_ln76_44 = select i1 %cmp90_21, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4912 'select' 'select_ln76_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node sum_886)   --->   "%or_ln76_22 = or i1 %cmp90_21, i1 %cmp91_21" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4913 'or' 'or_ln76_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4914 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_886 = select i1 %or_ln76_22, i16 %select_ln76_44, i16 %sum_620" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4914 'select' 'sum_886' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4915 '%cmp90_22 = fcmp_olt  i16 %sum_647, i16 0'
ST_67 : Operation 4915 [1/1] (5.69ns)   --->   "%cmp90_22 = fcmp_olt  i16 %sum_647, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4915 'hcmp' 'cmp90_22' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4916 '%cmp91_22 = fcmp_ogt  i16 %sum_647, i16 6'
ST_67 : Operation 4916 [1/1] (5.69ns)   --->   "%cmp91_22 = fcmp_ogt  i16 %sum_647, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4916 'hcmp' 'cmp91_22' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node sum_887)   --->   "%select_ln76_46 = select i1 %cmp90_22, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4917 'select' 'select_ln76_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node sum_887)   --->   "%or_ln76_23 = or i1 %cmp90_22, i1 %cmp91_22" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4918 'or' 'or_ln76_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4919 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_887 = select i1 %or_ln76_23, i16 %select_ln76_46, i16 %sum_647" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4919 'select' 'sum_887' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4920 '%cmp90_23 = fcmp_olt  i16 %sum_674, i16 0'
ST_67 : Operation 4920 [1/1] (5.69ns)   --->   "%cmp90_23 = fcmp_olt  i16 %sum_674, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4920 'hcmp' 'cmp90_23' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4921 '%cmp91_23 = fcmp_ogt  i16 %sum_674, i16 6'
ST_67 : Operation 4921 [1/1] (5.69ns)   --->   "%cmp91_23 = fcmp_ogt  i16 %sum_674, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4921 'hcmp' 'cmp91_23' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node sum_888)   --->   "%select_ln76_48 = select i1 %cmp90_23, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4922 'select' 'select_ln76_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node sum_888)   --->   "%or_ln76_24 = or i1 %cmp90_23, i1 %cmp91_23" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4923 'or' 'or_ln76_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4924 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_888 = select i1 %or_ln76_24, i16 %select_ln76_48, i16 %sum_674" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4924 'select' 'sum_888' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4925 '%cmp90_24 = fcmp_olt  i16 %sum_701, i16 0'
ST_67 : Operation 4925 [1/1] (5.69ns)   --->   "%cmp90_24 = fcmp_olt  i16 %sum_701, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4925 'hcmp' 'cmp90_24' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4926 '%cmp91_24 = fcmp_ogt  i16 %sum_701, i16 6'
ST_67 : Operation 4926 [1/1] (5.69ns)   --->   "%cmp91_24 = fcmp_ogt  i16 %sum_701, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4926 'hcmp' 'cmp91_24' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node sum_889)   --->   "%select_ln76_50 = select i1 %cmp90_24, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4927 'select' 'select_ln76_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node sum_889)   --->   "%or_ln76_25 = or i1 %cmp90_24, i1 %cmp91_24" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4928 'or' 'or_ln76_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4929 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_889 = select i1 %or_ln76_25, i16 %select_ln76_50, i16 %sum_701" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4929 'select' 'sum_889' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4930 '%cmp90_25 = fcmp_olt  i16 %sum_728, i16 0'
ST_67 : Operation 4930 [1/1] (5.69ns)   --->   "%cmp90_25 = fcmp_olt  i16 %sum_728, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4930 'hcmp' 'cmp90_25' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4931 '%cmp91_25 = fcmp_ogt  i16 %sum_728, i16 6'
ST_67 : Operation 4931 [1/1] (5.69ns)   --->   "%cmp91_25 = fcmp_ogt  i16 %sum_728, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4931 'hcmp' 'cmp91_25' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node sum_890)   --->   "%select_ln76_52 = select i1 %cmp90_25, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4932 'select' 'select_ln76_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node sum_890)   --->   "%or_ln76_26 = or i1 %cmp90_25, i1 %cmp91_25" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4933 'or' 'or_ln76_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4934 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_890 = select i1 %or_ln76_26, i16 %select_ln76_52, i16 %sum_728" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4934 'select' 'sum_890' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4935 '%cmp90_26 = fcmp_olt  i16 %sum_755, i16 0'
ST_67 : Operation 4935 [1/1] (5.69ns)   --->   "%cmp90_26 = fcmp_olt  i16 %sum_755, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4935 'hcmp' 'cmp90_26' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4936 '%cmp91_26 = fcmp_ogt  i16 %sum_755, i16 6'
ST_67 : Operation 4936 [1/1] (5.69ns)   --->   "%cmp91_26 = fcmp_ogt  i16 %sum_755, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4936 'hcmp' 'cmp91_26' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node sum_891)   --->   "%select_ln76_54 = select i1 %cmp90_26, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4937 'select' 'select_ln76_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node sum_891)   --->   "%or_ln76_27 = or i1 %cmp90_26, i1 %cmp91_26" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4938 'or' 'or_ln76_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4939 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_891 = select i1 %or_ln76_27, i16 %select_ln76_54, i16 %sum_755" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4939 'select' 'sum_891' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4940 '%cmp90_27 = fcmp_olt  i16 %sum_782, i16 0'
ST_67 : Operation 4940 [1/1] (5.69ns)   --->   "%cmp90_27 = fcmp_olt  i16 %sum_782, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4940 'hcmp' 'cmp90_27' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4941 '%cmp91_27 = fcmp_ogt  i16 %sum_782, i16 6'
ST_67 : Operation 4941 [1/1] (5.69ns)   --->   "%cmp91_27 = fcmp_ogt  i16 %sum_782, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4941 'hcmp' 'cmp91_27' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node sum_892)   --->   "%select_ln76_56 = select i1 %cmp90_27, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4942 'select' 'select_ln76_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node sum_892)   --->   "%or_ln76_28 = or i1 %cmp90_27, i1 %cmp91_27" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4943 'or' 'or_ln76_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4944 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_892 = select i1 %or_ln76_28, i16 %select_ln76_56, i16 %sum_782" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4944 'select' 'sum_892' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4945 '%cmp90_28 = fcmp_olt  i16 %sum_809, i16 0'
ST_67 : Operation 4945 [1/1] (5.69ns)   --->   "%cmp90_28 = fcmp_olt  i16 %sum_809, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4945 'hcmp' 'cmp90_28' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4946 '%cmp91_28 = fcmp_ogt  i16 %sum_809, i16 6'
ST_67 : Operation 4946 [1/1] (5.69ns)   --->   "%cmp91_28 = fcmp_ogt  i16 %sum_809, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4946 'hcmp' 'cmp91_28' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node sum_893)   --->   "%select_ln76_58 = select i1 %cmp90_28, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4947 'select' 'select_ln76_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node sum_893)   --->   "%or_ln76_29 = or i1 %cmp90_28, i1 %cmp91_28" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4948 'or' 'or_ln76_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4949 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_893 = select i1 %or_ln76_29, i16 %select_ln76_58, i16 %sum_809" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4949 'select' 'sum_893' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4950 '%cmp90_29 = fcmp_olt  i16 %sum_836, i16 0'
ST_67 : Operation 4950 [1/1] (5.69ns)   --->   "%cmp90_29 = fcmp_olt  i16 %sum_836, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4950 'hcmp' 'cmp90_29' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4951 '%cmp91_29 = fcmp_ogt  i16 %sum_836, i16 6'
ST_67 : Operation 4951 [1/1] (5.69ns)   --->   "%cmp91_29 = fcmp_ogt  i16 %sum_836, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4951 'hcmp' 'cmp91_29' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node sum_894)   --->   "%select_ln76_60 = select i1 %cmp90_29, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4952 'select' 'select_ln76_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node sum_894)   --->   "%or_ln76_30 = or i1 %cmp90_29, i1 %cmp91_29" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4953 'or' 'or_ln76_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4954 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_894 = select i1 %or_ln76_30, i16 %select_ln76_60, i16 %sum_836" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4954 'select' 'sum_894' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4955 '%cmp90_30 = fcmp_olt  i16 %sum_863, i16 0'
ST_67 : Operation 4955 [1/1] (5.69ns)   --->   "%cmp90_30 = fcmp_olt  i16 %sum_863, i16 0" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4955 'hcmp' 'cmp90_30' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.31ns)   --->   Input mux for Operation 4956 '%cmp91_30 = fcmp_ogt  i16 %sum_863, i16 6'
ST_67 : Operation 4956 [1/1] (5.69ns)   --->   "%cmp91_30 = fcmp_ogt  i16 %sum_863, i16 6" [lane_seg_hls/lane_seg_support.cpp:78]   --->   Operation 4956 'hcmp' 'cmp91_30' <Predicate = true> <Delay = 5.69> <CoreInst = "HCompare">   --->   Core 56 'HCompare' <Latency = 0> <II = 1> <Delay = 7.00> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node sum_895)   --->   "%select_ln76_62 = select i1 %cmp90_30, i16 0, i16 6" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4957 'select' 'select_ln76_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node sum_895)   --->   "%or_ln76_31 = or i1 %cmp90_30, i1 %cmp91_30" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4958 'or' 'or_ln76_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4959 [1/1] (0.35ns) (out node of the LUT)   --->   "%sum_895 = select i1 %or_ln76_31, i16 %select_ln76_62, i16 %sum_863" [lane_seg_hls/lane_seg_support.cpp:76]   --->   Operation 4959 'select' 'sum_895' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 4960 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4960 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4961 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4961 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4962 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4962 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4963 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4963 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4964 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4964 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4965 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4965 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4966 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4966 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4967 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4967 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4968 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4968 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4969 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4969 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4970 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4970 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4971 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4971 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4972 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4972 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4973 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4973 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4974 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4974 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4975 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4975 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4976 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4976 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4977 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4977 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4978 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4978 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4979 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4979 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4980 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4980 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4981 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4981 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4982 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4982 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4983 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4983 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4984 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4984 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4985 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4985 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4986 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4986 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4987 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4987 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4988 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4988 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4989 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4989 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4990 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4990 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4991 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_1_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4991 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4992 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1159" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4992 'br' 'br_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 1)> <Delay = 0.00>
ST_67 : Operation 4993 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4993 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4994 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4994 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4995 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4995 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4996 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4996 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4997 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4997 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4998 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4998 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 4999 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 4999 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5000 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5000 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5001 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5001 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5002 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5002 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5003 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5003 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5004 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5004 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5005 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5005 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5006 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5006 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5007 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5007 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5008 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5008 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5009 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5009 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5010 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5010 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5011 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5011 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5012 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5012 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5013 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5013 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5014 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5014 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5015 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5015 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5016 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5016 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5017 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5017 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5018 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5018 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5019 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5019 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5020 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5020 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5021 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5021 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5022 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5022 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5023 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5023 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5024 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_0_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5024 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5025 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1159" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5025 'br' 'br_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 == 0)> <Delay = 0.00>
ST_67 : Operation 5026 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5026 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5027 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5027 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5028 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5028 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5029 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5029 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5030 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5030 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5031 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5031 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5032 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5032 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5033 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5033 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5034 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5034 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5035 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5035 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5036 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5036 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5037 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5037 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5038 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5038 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5039 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5039 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5040 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5040 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5041 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5041 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5042 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5042 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5043 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5043 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5044 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5044 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5045 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5045 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5046 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5046 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5047 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5047 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5048 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5048 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5049 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5049 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5050 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5050 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5051 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5051 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5052 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5052 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5053 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5053 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5054 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5054 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5055 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5055 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5056 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5056 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5057 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5057 'store' 'store_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5058 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1159" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5058 'br' 'br_ln81' <Predicate = (trunc_ln50 == 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 0.00>
ST_67 : Operation 5059 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5059 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5060 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5060 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5061 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5061 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5062 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5062 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5063 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5063 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5064 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5064 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5065 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5065 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5066 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5066 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5067 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5067 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5068 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5068 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5069 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5069 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5070 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5070 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5071 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5071 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5072 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5072 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5073 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5073 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5074 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5074 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5075 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5075 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5076 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5076 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5077 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5077 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5078 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5078 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5079 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5079 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5080 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5080 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5081 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5081 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5082 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5082 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5083 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5083 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5084 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5084 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5085 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5085 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5086 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5086 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5087 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5087 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5088 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5088 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5089 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5089 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5090 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_1_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5090 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5091 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1154" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5091 'br' 'br_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 1)> <Delay = 0.00>
ST_67 : Operation 5092 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5092 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5093 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5093 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5094 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5094 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5095 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5095 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5096 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5096 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5097 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5097 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5098 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5098 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5099 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5099 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5100 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5100 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5101 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5101 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5102 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5102 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5103 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5103 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5104 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5104 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5105 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5105 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5106 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5106 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5107 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5107 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5108 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5108 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5109 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5109 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5110 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5110 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5111 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5111 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5112 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5112 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5113 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5113 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5114 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5114 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5115 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5115 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5116 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5116 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5117 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5117 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5118 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5118 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5119 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5119 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5120 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5120 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5121 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5121 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5122 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5122 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5123 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_0_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5123 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5124 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1154" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5124 'br' 'br_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 == 0)> <Delay = 0.00>
ST_67 : Operation 5125 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5125 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5126 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5126 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5127 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5127 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5128 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5128 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5129 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5129 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5130 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5130 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5131 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5131 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5132 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5132 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5133 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5133 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5134 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5134 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5135 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5135 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5136 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5136 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5137 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5137 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5138 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5138 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5139 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5139 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5140 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5140 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5141 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5141 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5142 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5142 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5143 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5143 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5144 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5144 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5145 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5145 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5146 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5146 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5147 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5147 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5148 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5148 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5149 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5149 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5150 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5150 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5151 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5151 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5152 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5152 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5153 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5153 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5154 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5154 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5155 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5155 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5156 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_0_2_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5156 'store' 'store_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5157 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1154" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5157 'br' 'br_ln81' <Predicate = (trunc_ln50 == 0 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 0.00>
ST_67 : Operation 5158 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5158 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5159 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5159 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5160 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5160 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5161 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5161 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5162 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5162 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5163 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5163 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5164 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5164 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5165 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5165 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5166 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5166 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5167 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5167 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5168 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5168 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5169 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5169 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5170 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5170 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5171 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5171 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5172 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5172 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5173 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5173 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5174 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5174 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5175 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5175 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5176 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5176 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5177 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5177 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5178 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5178 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5179 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5179 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5180 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5180 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5181 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5181 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5182 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5182 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5183 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5183 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5184 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5184 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5185 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5185 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5186 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5186 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5187 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5187 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5188 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5188 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5189 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_1_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5189 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5190 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1164" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5190 'br' 'br_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 1)> <Delay = 0.00>
ST_67 : Operation 5191 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5191 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5192 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5192 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5193 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5193 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5194 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5194 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5195 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5195 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5196 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5196 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5197 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5197 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5198 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5198 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5199 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5199 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5200 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5200 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5201 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5201 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5202 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5202 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5203 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5203 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5204 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5204 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5205 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5205 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5206 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5206 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5207 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5207 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5208 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5208 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5209 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5209 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5210 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5210 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5211 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5211 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5212 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5212 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5213 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5213 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5214 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5214 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5215 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5215 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5216 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5216 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5217 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5217 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5218 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5218 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5219 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5219 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5220 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5220 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5221 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5221 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5222 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_0_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5222 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5223 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1164" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5223 'br' 'br_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 == 0)> <Delay = 0.00>
ST_67 : Operation 5224 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_27, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_0_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5224 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5225 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_865, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_1_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5225 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5226 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_866, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_2_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5226 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5227 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_867, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_3_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5227 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5228 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_868, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_4_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5228 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5229 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_869, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_5_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5229 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5230 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_870, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_6_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5230 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5231 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_871, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_7_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5231 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5232 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_872, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_8_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5232 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5233 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_873, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_9_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5233 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5234 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_874, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_10_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5234 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5235 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_875, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_11_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5235 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5236 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_876, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_12_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5236 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5237 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_877, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_13_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5237 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5238 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_878, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_14_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5238 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5239 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_879, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_15_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5239 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5240 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_880, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_16_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5240 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5241 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_881, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_17_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5241 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5242 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_882, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_18_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5242 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5243 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_883, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_19_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5243 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5244 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_884, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_20_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5244 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5245 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_885, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_21_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5245 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5246 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_886, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_22_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5246 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5247 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_887, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_23_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5247 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5248 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_888, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_24_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5248 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5249 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_889, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_25_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5249 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5250 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_890, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_26_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5250 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5251 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_891, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_27_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5251 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5252 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_892, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_28_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5252 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5253 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_893, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_29_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5253 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5254 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_894, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_30_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5254 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5255 [1/1] (1.23ns)   --->   "%store_ln81 = store i16 %sum_895, i11 %p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_2_2_31_addr" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5255 'store' 'store_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1444> <RAM>
ST_67 : Operation 5256 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx99516.31.exit1164" [lane_seg_hls/lane_seg_support.cpp:81]   --->   Operation 5256 'br' 'br_ln81' <Predicate = (trunc_ln50 != 0 & trunc_ln50 != 1 & trunc_ln51 != 0 & trunc_ln51 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 7.715ns
The critical path consists of the following:
	'alloca' operation ('ow') [316]  (0.000 ns)
	'load' operation ('ow_load', lane_seg_hls/lane_seg_support.cpp:51) on local variable 'ow' [329]  (0.000 ns)
	'icmp' operation ('icmp_ln51', lane_seg_hls/lane_seg_support.cpp:51) [334]  (0.773 ns)
	'select' operation ('select_ln50_1', lane_seg_hls/lane_seg_support.cpp:50) [336]  (0.360 ns)
	'add' operation ('add_ln50_1', lane_seg_hls/lane_seg_support.cpp:50) [356]  (0.765 ns)
	'mul' operation ('mul_ln50_3', lane_seg_hls/lane_seg_support.cpp:50) [358]  (2.110 ns)
	'mul' operation ('mul_ln52', lane_seg_hls/lane_seg_support.cpp:52) [361]  (1.650 ns)
	'add' operation ('add_ln63_2', lane_seg_hls/lane_seg_support.cpp:63) [671]  (0.820 ns)
	'getelementptr' operation ('padded_addr_2', lane_seg_hls/lane_seg_support.cpp:63) [673]  (0.000 ns)
	'load' operation ('padded_load_6', lane_seg_hls/lane_seg_support.cpp:63) on array 'padded' [1224]  (1.237 ns)

 <State 2>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 3>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 4>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 5>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 6>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 7>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 8>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 9>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 10>: 1.615ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', lane_seg_hls/lane_seg_support.cpp:50) [342]  (1.615 ns)

 <State 11>: 9.907ns
The critical path consists of the following:
	'urem' operation ('urem_ln51', lane_seg_hls/lane_seg_support.cpp:51) [658]  (1.615 ns)
	'mux' operation ('tmp_1', lane_seg_hls/lane_seg_support.cpp:63) [759]  (0.476 ns)
	'mux' operation ('tmp_3', lane_seg_hls/lane_seg_support.cpp:63) [764]  (0.476 ns)
	multiplexor before operation 'sptohp' with delay (0.933 ns)
'sptohp' operation ('a', lane_seg_hls/lane_seg_support.cpp:63) [765]  (6.407 ns)

 <State 12>: 4.723ns
The critical path consists of the following:
	multiplexor before operation 'hmul' with delay (1.762 ns)
'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [766]  (2.961 ns)

 <State 13>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [766]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [767]  (4.142 ns)

 <State 14>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [767]  (5.904 ns)

 <State 15>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [782]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [783]  (4.142 ns)

 <State 16>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [783]  (5.904 ns)

 <State 17>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [798]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [799]  (4.142 ns)

 <State 18>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [799]  (5.904 ns)

 <State 19>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [906]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [907]  (4.142 ns)

 <State 20>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [907]  (5.904 ns)

 <State 21>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [922]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [923]  (4.142 ns)

 <State 22>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [923]  (5.904 ns)

 <State 23>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [938]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [939]  (4.142 ns)

 <State 24>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [939]  (5.904 ns)

 <State 25>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1046]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1047]  (4.142 ns)

 <State 26>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1047]  (5.904 ns)

 <State 27>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1062]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1063]  (4.142 ns)

 <State 28>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1063]  (5.904 ns)

 <State 29>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1078]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1079]  (4.142 ns)

 <State 30>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1079]  (5.904 ns)

 <State 31>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1094]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1095]  (4.142 ns)

 <State 32>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1095]  (5.904 ns)

 <State 33>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1110]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1111]  (4.142 ns)

 <State 34>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1111]  (5.904 ns)

 <State 35>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1126]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1127]  (4.142 ns)

 <State 36>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1127]  (5.904 ns)

 <State 37>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1142]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1143]  (4.142 ns)

 <State 38>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1143]  (5.904 ns)

 <State 39>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1158]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1159]  (4.142 ns)

 <State 40>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1159]  (5.904 ns)

 <State 41>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1174]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1175]  (4.142 ns)

 <State 42>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1175]  (5.904 ns)

 <State 43>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1190]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1191]  (4.142 ns)

 <State 44>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1191]  (5.904 ns)

 <State 45>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1206]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1207]  (4.142 ns)

 <State 46>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1207]  (5.904 ns)

 <State 47>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1222]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1223]  (4.142 ns)

 <State 48>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1223]  (5.904 ns)

 <State 49>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1238]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1239]  (4.142 ns)

 <State 50>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1239]  (5.904 ns)

 <State 51>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1254]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1255]  (4.142 ns)

 <State 52>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1255]  (5.904 ns)

 <State 53>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1270]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1271]  (4.142 ns)

 <State 54>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1271]  (5.904 ns)

 <State 55>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1286]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1287]  (4.142 ns)

 <State 56>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1287]  (5.904 ns)

 <State 57>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1302]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1303]  (4.142 ns)

 <State 58>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1303]  (5.904 ns)

 <State 59>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1318]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1319]  (4.142 ns)

 <State 60>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1319]  (5.904 ns)

 <State 61>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1334]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1335]  (4.142 ns)

 <State 62>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1335]  (5.904 ns)

 <State 63>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1350]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1351]  (4.142 ns)

 <State 64>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1351]  (5.904 ns)

 <State 65>: 10.627ns
The critical path consists of the following:
	'hmul' operation ('p', lane_seg_hls/lane_seg_support.cpp:65) [1366]  (4.723 ns)
	multiplexor before operation 'hadd' with delay (1.762 ns)
'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1367]  (4.142 ns)

 <State 66>: 5.904ns
The critical path consists of the following:
	'hadd' operation ('sum', lane_seg_hls/lane_seg_support.cpp:66) [1367]  (5.904 ns)

 <State 67>: 8.599ns
The critical path consists of the following:
	multiplexor before operation 'hcmp' with delay (1.315 ns)
'hcmp' operation ('cmp', lane_seg_hls/lane_seg_support.cpp:76) [1368]  (5.690 ns)
	'or' operation ('or_ln76', lane_seg_hls/lane_seg_support.cpp:76) [1371]  (0.000 ns)
	'select' operation ('sum', lane_seg_hls/lane_seg_support.cpp:76) [1372]  (0.357 ns)
	'store' operation ('store_ln81', lane_seg_hls/lane_seg_support.cpp:81) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:76 on array 'p_ZZ12lane_seg_topPA224_A3_fPA112_A16_DhjRjS5_E9out0_enc0_1_2_0' [3274]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
