-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity txBuildGrid is
generic (
    C_S_AXI_BUS_A_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_BUS_A_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    pdschIn_TDATA : IN STD_LOGIC_VECTOR (71 downto 0);
    pdschIn_TVALID : IN STD_LOGIC;
    pdschIn_TREADY : OUT STD_LOGIC;
    pdschIn_TKEEP : IN STD_LOGIC_VECTOR (8 downto 0);
    pdschIn_TSTRB : IN STD_LOGIC_VECTOR (8 downto 0);
    pdschIn_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    ssbIn_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    ssbIn_TVALID : IN STD_LOGIC;
    ssbIn_TREADY : OUT STD_LOGIC;
    ssbIn_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    ssbIn_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    ssbIn_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    gridOut_TDATA : OUT STD_LOGIC_VECTOR (71 downto 0);
    gridOut_TVALID : OUT STD_LOGIC;
    gridOut_TREADY : IN STD_LOGIC;
    gridOut_TKEEP : OUT STD_LOGIC_VECTOR (8 downto 0);
    gridOut_TSTRB : OUT STD_LOGIC_VECTOR (8 downto 0);
    gridOut_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_BUS_A_AWVALID : IN STD_LOGIC;
    s_axi_BUS_A_AWREADY : OUT STD_LOGIC;
    s_axi_BUS_A_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_A_WVALID : IN STD_LOGIC;
    s_axi_BUS_A_WREADY : OUT STD_LOGIC;
    s_axi_BUS_A_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH-1 downto 0);
    s_axi_BUS_A_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS_A_ARVALID : IN STD_LOGIC;
    s_axi_BUS_A_ARREADY : OUT STD_LOGIC;
    s_axi_BUS_A_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_A_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_A_RVALID : OUT STD_LOGIC;
    s_axi_BUS_A_RREADY : IN STD_LOGIC;
    s_axi_BUS_A_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS_A_DATA_WIDTH-1 downto 0);
    s_axi_BUS_A_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS_A_BVALID : OUT STD_LOGIC;
    s_axi_BUS_A_BREADY : IN STD_LOGIC;
    s_axi_BUS_A_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of txBuildGrid is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "txBuildGrid_txBuildGrid,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.324000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=699,HLS_SYN_LUT=1606,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_0_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_0_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_0_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_0_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_0_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_0_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_0_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal dmrsSym1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dmrsSym2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ssbSym1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ssbSym2 : STD_LOGIC_VECTOR (15 downto 0);
    signal numSC : STD_LOGIC_VECTOR (15 downto 0);
    signal numOFDM : STD_LOGIC_VECTOR (15 downto 0);
    signal dmrsSpacing : STD_LOGIC_VECTOR (15 downto 0);
    signal dmrsOffset : STD_LOGIC_VECTOR (15 downto 0);
    signal ptrsOffset : STD_LOGIC_VECTOR (15 downto 0);
    signal ssbFirstSC : STD_LOGIC_VECTOR (15 downto 0);
    signal ssbLastSC : STD_LOGIC_VECTOR (15 downto 0);
    signal configuredBlock : STD_LOGIC_VECTOR (0 downto 0);
    signal remD_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal usedD_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal enable_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ofdmCount_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dmrsCount_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ptrsCount_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal last_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal scCount_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ptrsAlloc_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dmrsAlloc_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pdschIn_s_V_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pdschIn_s_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pdschIn_s_V_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pdschIn_s_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pdschIn_s_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pdschIn_s_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dmrs_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmrs_V_0_ce0 : STD_LOGIC;
    signal dmrs_V_0_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dmrs_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmrs_V_2_ce0 : STD_LOGIC;
    signal dmrs_V_2_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dmrs_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmrs_V_1_ce0 : STD_LOGIC;
    signal dmrs_V_1_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dmrs_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmrs_V_3_ce0 : STD_LOGIC;
    signal dmrs_V_3_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal ptrs_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ptrs_V_0_ce0 : STD_LOGIC;
    signal ptrs_V_0_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal ptrs_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ptrs_V_1_ce0 : STD_LOGIC;
    signal ptrs_V_1_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal pdschIn_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln111_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_300_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_V_load_load_fu_949_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ssbIn_TDATA_blk_n : STD_LOGIC;
    signal or_ln205_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln236_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln236_1_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal triggerIn_s_V_fu_963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal gridOut_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal configuredBlock_read_reg_1608 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal enable_V_load_reg_1612 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln283_reg_1752 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln111_reg_1616 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_reg_1624 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal triggerIn_s_V_reg_1628 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal last_V_load_reg_1620 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal configuredBlock_read_reg_1608_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal enable_V_load_reg_1612_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln283_reg_1752_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln111_reg_1616_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_reg_1624_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal triggerIn_s_V_reg_1628_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal last_V_load_reg_1620_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln290_reg_1756 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln290_reg_1756_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal enable_V_flag_0_reg_449 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal dmrsCount_V_loc_0_reg_481 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ptrsCount_V_loc_0_reg_496 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_op88_read_state1 : BOOLEAN;
    signal ap_predicate_op196_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op279_write_state2 : BOOLEAN;
    signal ap_predicate_op282_write_state2 : BOOLEAN;
    signal ap_predicate_op285_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_predicate_op286_write_state3 : BOOLEAN;
    signal ap_predicate_op288_write_state3 : BOOLEAN;
    signal ap_predicate_op290_write_state3 : BOOLEAN;
    signal regslice_both_gridOut_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_empty_32_phi_fu_560_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln628_1_fu_1195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln628_fu_1223_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln205_reg_1697 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln236_reg_1701 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln236_1_reg_1705 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln1019_4_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_4_reg_1709 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_Result_2_fu_1327_p5 : STD_LOGIC_VECTOR (64 downto 0);
    signal icmp_ln1019_3_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_3_reg_1728 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal and_ln283_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln258_2_fu_1583_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal zext_ln258_1_fu_1598_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal zext_ln258_fu_1603_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln237_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln186_fu_1086_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_29_phi_fu_514_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_29_reg_511 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_1_fu_1067_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_30_phi_fu_530_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_30_reg_527 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln147_fu_1035_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_empty_31_phi_fu_545_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_31_reg_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln186_1_fu_1005_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_32_reg_557 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln186_fu_902_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_empty_33_phi_fu_574_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_33_reg_571 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_remD_V_new_0_phi_fu_628_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1019_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_enable_V_new_1_phi_fu_659_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_3_reg_667 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_phi_reg_pp0_iter0_pdschIn_s_V_7_loc_1_reg_683 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_3_reg_698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_phi_reg_pp0_iter0_pdschIn_s_V_8_loc_1_reg_714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_phi_reg_pp0_iter0_usedD_V_new_0_reg_729 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_phi_reg_pp0_iter0_dmrsCount_V_flag_1_reg_750 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_2_fu_1558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_phi_reg_pp0_iter0_dmrsCount_V_new_1_reg_770 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_phi_reg_pp0_iter0_ptrsCount_V_flag_1_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_phi_reg_pp0_iter0_ptrsCount_V_new_1_reg_810 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_3_fu_1485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_s_fu_1545_p5 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    signal p_Result_1_fu_1504_p5 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_phi_reg_pp0_iter0_gridOutT_data_V_reg_830 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_3_fu_1472_p5 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_4_fu_1439_p5 : STD_LOGIC_VECTOR (64 downto 0);
    signal zext_ln541_1_fu_1317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_1345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_allocacmp_usedD_V_load : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_dmrsCount_V_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_ptrsCount_V_load : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln303_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_2_fu_911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln840_fu_1029_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1019_1_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_2_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_3_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1495_fu_1353_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_1357_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1019_fu_1363_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1019_5_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_6_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln290_fu_1385_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1031_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1031_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1427_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln368_1_fu_1456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln186_3_fu_1452_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1460_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_1492_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln186_2_fu_1525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln186_1_fu_1521_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln186_fu_1517_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_1529_p5 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln368_fu_1541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_875_p4 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_6_fu_1588_p4 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_pdschIn_V_data_V_U_apdone_blk : STD_LOGIC;
    signal pdschIn_TDATA_int_regslice : STD_LOGIC_VECTOR (71 downto 0);
    signal pdschIn_TVALID_int_regslice : STD_LOGIC;
    signal pdschIn_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_pdschIn_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_pdschIn_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal pdschIn_TKEEP_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_pdschIn_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_pdschIn_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_pdschIn_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal pdschIn_TSTRB_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_pdschIn_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_pdschIn_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_pdschIn_V_last_V_U_apdone_blk : STD_LOGIC;
    signal pdschIn_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_pdschIn_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_pdschIn_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ssbIn_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ssbIn_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal ssbIn_TVALID_int_regslice : STD_LOGIC;
    signal ssbIn_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ssbIn_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ssbIn_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ssbIn_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_ssbIn_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ssbIn_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ssbIn_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ssbIn_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_ssbIn_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ssbIn_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ssbIn_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ssbIn_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ssbIn_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ssbIn_V_last_V_U_ack_in : STD_LOGIC;
    signal gridOut_TDATA_int_regslice : STD_LOGIC_VECTOR (71 downto 0);
    signal gridOut_TVALID_int_regslice : STD_LOGIC;
    signal gridOut_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_gridOut_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_gridOut_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_gridOut_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_gridOut_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_gridOut_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_gridOut_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_gridOut_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_gridOut_V_last_V_U_apdone_blk : STD_LOGIC;
    signal gridOut_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_gridOut_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_gridOut_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_155 : BOOLEAN;
    signal ap_condition_366 : BOOLEAN;
    signal ap_condition_560 : BOOLEAN;
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_589 : BOOLEAN;
    signal ap_condition_577 : BOOLEAN;
    signal ap_condition_918 : BOOLEAN;
    signal ap_condition_676 : BOOLEAN;
    signal ap_condition_374 : BOOLEAN;
    signal ap_condition_381 : BOOLEAN;
    signal ap_condition_861 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component txBuildGrid_dmrs_V_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component txBuildGrid_dmrs_V_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component txBuildGrid_dmrs_V_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component txBuildGrid_dmrs_V_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component txBuildGrid_ptrs_V_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component txBuildGrid_ptrs_V_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component txBuildGrid_BUS_A_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        dmrsSym1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dmrsSym2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ssbSym1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ssbSym2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        numSC : OUT STD_LOGIC_VECTOR (15 downto 0);
        numOFDM : OUT STD_LOGIC_VECTOR (15 downto 0);
        dmrsSpacing : OUT STD_LOGIC_VECTOR (15 downto 0);
        dmrsOffset : OUT STD_LOGIC_VECTOR (15 downto 0);
        ptrsOffset : OUT STD_LOGIC_VECTOR (15 downto 0);
        ssbFirstSC : OUT STD_LOGIC_VECTOR (15 downto 0);
        ssbLastSC : OUT STD_LOGIC_VECTOR (15 downto 0);
        configuredBlock : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component txBuildGrid_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    dmrs_V_0_U : component txBuildGrid_dmrs_V_0_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 870,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmrs_V_0_address0,
        ce0 => dmrs_V_0_ce0,
        q0 => dmrs_V_0_q0);

    dmrs_V_2_U : component txBuildGrid_dmrs_V_2_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 870,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmrs_V_2_address0,
        ce0 => dmrs_V_2_ce0,
        q0 => dmrs_V_2_q0);

    dmrs_V_1_U : component txBuildGrid_dmrs_V_1_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 870,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmrs_V_1_address0,
        ce0 => dmrs_V_1_ce0,
        q0 => dmrs_V_1_q0);

    dmrs_V_3_U : component txBuildGrid_dmrs_V_3_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 870,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmrs_V_3_address0,
        ce0 => dmrs_V_3_ce0,
        q0 => dmrs_V_3_q0);

    ptrs_V_0_U : component txBuildGrid_ptrs_V_0_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 905,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ptrs_V_0_address0,
        ce0 => ptrs_V_0_ce0,
        q0 => ptrs_V_0_q0);

    ptrs_V_1_U : component txBuildGrid_ptrs_V_1_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 905,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ptrs_V_1_address0,
        ce0 => ptrs_V_1_ce0,
        q0 => ptrs_V_1_q0);

    BUS_A_s_axi_U : component txBuildGrid_BUS_A_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS_A_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS_A_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS_A_AWVALID,
        AWREADY => s_axi_BUS_A_AWREADY,
        AWADDR => s_axi_BUS_A_AWADDR,
        WVALID => s_axi_BUS_A_WVALID,
        WREADY => s_axi_BUS_A_WREADY,
        WDATA => s_axi_BUS_A_WDATA,
        WSTRB => s_axi_BUS_A_WSTRB,
        ARVALID => s_axi_BUS_A_ARVALID,
        ARREADY => s_axi_BUS_A_ARREADY,
        ARADDR => s_axi_BUS_A_ARADDR,
        RVALID => s_axi_BUS_A_RVALID,
        RREADY => s_axi_BUS_A_RREADY,
        RDATA => s_axi_BUS_A_RDATA,
        RRESP => s_axi_BUS_A_RRESP,
        BVALID => s_axi_BUS_A_BVALID,
        BREADY => s_axi_BUS_A_BREADY,
        BRESP => s_axi_BUS_A_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        dmrsSym1 => dmrsSym1,
        dmrsSym2 => dmrsSym2,
        ssbSym1 => ssbSym1,
        ssbSym2 => ssbSym2,
        numSC => numSC,
        numOFDM => numOFDM,
        dmrsSpacing => dmrsSpacing,
        dmrsOffset => dmrsOffset,
        ptrsOffset => ptrsOffset,
        ssbFirstSC => ssbFirstSC,
        ssbLastSC => ssbLastSC,
        configuredBlock => configuredBlock);

    regslice_both_pdschIn_V_data_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 72)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => pdschIn_TDATA,
        vld_in => pdschIn_TVALID,
        ack_in => regslice_both_pdschIn_V_data_V_U_ack_in,
        data_out => pdschIn_TDATA_int_regslice,
        vld_out => pdschIn_TVALID_int_regslice,
        ack_out => pdschIn_TREADY_int_regslice,
        apdone_blk => regslice_both_pdschIn_V_data_V_U_apdone_blk);

    regslice_both_pdschIn_V_keep_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => pdschIn_TKEEP,
        vld_in => pdschIn_TVALID,
        ack_in => regslice_both_pdschIn_V_keep_V_U_ack_in,
        data_out => pdschIn_TKEEP_int_regslice,
        vld_out => regslice_both_pdschIn_V_keep_V_U_vld_out,
        ack_out => pdschIn_TREADY_int_regslice,
        apdone_blk => regslice_both_pdschIn_V_keep_V_U_apdone_blk);

    regslice_both_pdschIn_V_strb_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => pdschIn_TSTRB,
        vld_in => pdschIn_TVALID,
        ack_in => regslice_both_pdschIn_V_strb_V_U_ack_in,
        data_out => pdschIn_TSTRB_int_regslice,
        vld_out => regslice_both_pdschIn_V_strb_V_U_vld_out,
        ack_out => pdschIn_TREADY_int_regslice,
        apdone_blk => regslice_both_pdschIn_V_strb_V_U_apdone_blk);

    regslice_both_pdschIn_V_last_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => pdschIn_TLAST,
        vld_in => pdschIn_TVALID,
        ack_in => regslice_both_pdschIn_V_last_V_U_ack_in,
        data_out => pdschIn_TLAST_int_regslice,
        vld_out => regslice_both_pdschIn_V_last_V_U_vld_out,
        ack_out => pdschIn_TREADY_int_regslice,
        apdone_blk => regslice_both_pdschIn_V_last_V_U_apdone_blk);

    regslice_both_ssbIn_V_data_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ssbIn_TDATA,
        vld_in => ssbIn_TVALID,
        ack_in => regslice_both_ssbIn_V_data_V_U_ack_in,
        data_out => ssbIn_TDATA_int_regslice,
        vld_out => ssbIn_TVALID_int_regslice,
        ack_out => ssbIn_TREADY_int_regslice,
        apdone_blk => regslice_both_ssbIn_V_data_V_U_apdone_blk);

    regslice_both_ssbIn_V_keep_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ssbIn_TKEEP,
        vld_in => ssbIn_TVALID,
        ack_in => regslice_both_ssbIn_V_keep_V_U_ack_in,
        data_out => ssbIn_TKEEP_int_regslice,
        vld_out => regslice_both_ssbIn_V_keep_V_U_vld_out,
        ack_out => ssbIn_TREADY_int_regslice,
        apdone_blk => regslice_both_ssbIn_V_keep_V_U_apdone_blk);

    regslice_both_ssbIn_V_strb_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ssbIn_TSTRB,
        vld_in => ssbIn_TVALID,
        ack_in => regslice_both_ssbIn_V_strb_V_U_ack_in,
        data_out => ssbIn_TSTRB_int_regslice,
        vld_out => regslice_both_ssbIn_V_strb_V_U_vld_out,
        ack_out => ssbIn_TREADY_int_regslice,
        apdone_blk => regslice_both_ssbIn_V_strb_V_U_apdone_blk);

    regslice_both_ssbIn_V_last_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ssbIn_TLAST,
        vld_in => ssbIn_TVALID,
        ack_in => regslice_both_ssbIn_V_last_V_U_ack_in,
        data_out => ssbIn_TLAST_int_regslice,
        vld_out => regslice_both_ssbIn_V_last_V_U_vld_out,
        ack_out => ssbIn_TREADY_int_regslice,
        apdone_blk => regslice_both_ssbIn_V_last_V_U_apdone_blk);

    regslice_both_gridOut_V_data_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 72)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => gridOut_TDATA_int_regslice,
        vld_in => gridOut_TVALID_int_regslice,
        ack_in => gridOut_TREADY_int_regslice,
        data_out => gridOut_TDATA,
        vld_out => regslice_both_gridOut_V_data_V_U_vld_out,
        ack_out => gridOut_TREADY,
        apdone_blk => regslice_both_gridOut_V_data_V_U_apdone_blk);

    regslice_both_gridOut_V_keep_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv9_1FF,
        vld_in => gridOut_TVALID_int_regslice,
        ack_in => regslice_both_gridOut_V_keep_V_U_ack_in_dummy,
        data_out => gridOut_TKEEP,
        vld_out => regslice_both_gridOut_V_keep_V_U_vld_out,
        ack_out => gridOut_TREADY,
        apdone_blk => regslice_both_gridOut_V_keep_V_U_apdone_blk);

    regslice_both_gridOut_V_strb_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv9_0,
        vld_in => gridOut_TVALID_int_regslice,
        ack_in => regslice_both_gridOut_V_strb_V_U_ack_in_dummy,
        data_out => gridOut_TSTRB,
        vld_out => regslice_both_gridOut_V_strb_V_U_vld_out,
        ack_out => gridOut_TREADY,
        apdone_blk => regslice_both_gridOut_V_strb_V_U_apdone_blk);

    regslice_both_gridOut_V_last_V_U : component txBuildGrid_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => gridOut_TLAST_int_regslice,
        vld_in => gridOut_TVALID_int_regslice,
        ack_in => regslice_both_gridOut_V_last_V_U_ack_in_dummy,
        data_out => gridOut_TLAST,
        vld_out => regslice_both_gridOut_V_last_V_U_vld_out,
        ack_out => gridOut_TREADY,
        apdone_blk => regslice_both_gridOut_V_last_V_U_apdone_blk);





    and_ln111_reg_1616_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln111_reg_1616 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (configuredBlock = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    and_ln111_reg_1616 <= and_ln111_fu_923_p2;
                end if; 
            end if;
        end if;
    end process;


    and_ln111_reg_1616_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln111_reg_1616_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    and_ln111_reg_1616_pp0_iter1_reg <= and_ln111_reg_1616;
                end if; 
            end if;
        end if;
    end process;


    and_ln236_1_reg_1705_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln236_1_reg_1705 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1))))) then 
                    and_ln236_1_reg_1705 <= and_ln236_1_fu_1305_p2;
                end if; 
            end if;
        end if;
    end process;


    and_ln236_reg_1701_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln236_reg_1701 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    and_ln236_reg_1701 <= and_ln236_fu_1287_p2;
                end if; 
            end if;
        end if;
    end process;


    and_ln283_reg_1752_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln283_reg_1752 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    and_ln283_reg_1752 <= and_ln283_fu_1379_p2;
                end if; 
            end if;
        end if;
    end process;


    and_ln283_reg_1752_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                and_ln283_reg_1752_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    and_ln283_reg_1752_pp0_iter1_reg <= and_ln283_reg_1752;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_155)) then 
                        ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 <= ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 <= ap_phi_reg_pp0_iter0_dmrsCount_V_flag_1_reg_750;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_155)) then 
                        ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 <= ap_const_lv16_0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 <= ap_phi_reg_pp0_iter0_dmrsCount_V_new_1_reg_770;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 <= ap_const_lv65_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_155)) then 
                        ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 <= p_Result_2_fu_1327_p5;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 <= ap_phi_reg_pp0_iter0_gridOutT_data_V_reg_830;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= pdschIn_s_V_5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= pdschIn_s_V_3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= trunc_ln628_fu_1223_p1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_3_reg_667;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= pdschIn_s_V_4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= pdschIn_s_V_2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(47 downto 32);
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_3_reg_698;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= trunc_ln628_1_fu_1195_p1;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= pdschIn_s_V_3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= pdschIn_s_V_1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(31 downto 16);
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_7_loc_1_reg_683;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(47 downto 32);
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= pdschIn_s_V_2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= pdschIn_s_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(63 downto 48);
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_8_loc_1_reg_714;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_155)) then 
                        ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 <= ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 <= ap_phi_reg_pp0_iter0_ptrsCount_V_flag_1_reg_790;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_155)) then 
                        ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 <= ap_const_lv16_0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 <= ap_phi_reg_pp0_iter0_ptrsCount_V_new_1_reg_810;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 <= ap_const_lv2_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_155)) then 
                        ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 <= ap_const_lv2_0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 <= ap_phi_reg_pp0_iter0_usedD_V_new_0_reg_729;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    configuredBlock_read_reg_1608_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                configuredBlock_read_reg_1608 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    configuredBlock_read_reg_1608 <= configuredBlock;
                end if; 
            end if;
        end if;
    end process;


    configuredBlock_read_reg_1608_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                configuredBlock_read_reg_1608_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    configuredBlock_read_reg_1608_pp0_iter1_reg <= configuredBlock_read_reg_1608;
                end if; 
            end if;
        end if;
    end process;


    dmrsAlloc_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dmrsAlloc_V <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_577)) then 
                        dmrsAlloc_V <= ap_const_lv16_0_7;
                    elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                        dmrsAlloc_V <= add_ln840_1_fu_1067_p2;
                    elsif ((ap_const_boolean_1 = ap_condition_598)) then 
                        dmrsAlloc_V <= ap_const_lv16_0_6;
                    elsif ((ap_const_boolean_1 = ap_condition_560)) then 
                        dmrsAlloc_V <= ap_const_lv16_0_5;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    dmrsCount_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dmrsCount_V <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))))) then 
                    dmrsCount_V <= ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10;
                end if; 
            end if;
        end if;
    end process;


    dmrsCount_V_loc_0_reg_481_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dmrsCount_V_loc_0_reg_481 <= ap_const_lv16_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))))) then 
                    dmrsCount_V_loc_0_reg_481 <= ap_sig_allocacmp_dmrsCount_V_load;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))))) then 
                    dmrsCount_V_loc_0_reg_481 <= ap_const_lv16_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    dmrsCount_V_loc_0_reg_481 <= ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481;
                end if; 
            end if;
        end if;
    end process;


    enable_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                enable_V <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    enable_V <= ap_phi_mux_enable_V_new_1_phi_fu_659_p4;
                end if; 
            end if;
        end if;
    end process;


    enable_V_flag_0_reg_449_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                enable_V_flag_0_reg_449 <= ap_const_lv1_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))))) then 
                    enable_V_flag_0_reg_449 <= ap_const_lv1_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))))) then 
                    enable_V_flag_0_reg_449 <= ap_const_lv1_1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    enable_V_flag_0_reg_449 <= ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449;
                end if; 
            end if;
        end if;
    end process;


    enable_V_load_reg_1612_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                enable_V_load_reg_1612 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (configuredBlock = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    enable_V_load_reg_1612 <= enable_V;
                end if; 
            end if;
        end if;
    end process;


    enable_V_load_reg_1612_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                enable_V_load_reg_1612_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    enable_V_load_reg_1612_pp0_iter1_reg <= enable_V_load_reg_1612;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1019_3_reg_1728_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1019_3_reg_1728 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((or_ln205_fu_1263_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    icmp_ln1019_3_reg_1728 <= icmp_ln1019_3_fu_1339_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln1019_4_reg_1709_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln1019_4_reg_1709 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((((((ap_const_lv1_0 = and_ln236_fu_1287_p2) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln236_1_fu_1305_p2) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln236_fu_1287_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln236_fu_1287_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    icmp_ln1019_4_reg_1709 <= icmp_ln1019_4_fu_1311_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln290_reg_1756_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln290_reg_1756 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    icmp_ln290_reg_1756 <= icmp_ln290_fu_1391_p2;
                end if; 
            end if;
        end if;
    end process;


    icmp_ln290_reg_1756_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                icmp_ln290_reg_1756_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    icmp_ln290_reg_1756_pp0_iter1_reg <= icmp_ln290_reg_1756;
                end if; 
            end if;
        end if;
    end process;


    last_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                last_V <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    last_V <= and_ln303_fu_1409_p2;
                end if; 
            end if;
        end if;
    end process;


    last_V_load_reg_1620_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                last_V_load_reg_1620 <= ap_const_lv1_0;
            else
                if (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (configuredBlock = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    last_V_load_reg_1620 <= last_V;
                end if; 
            end if;
        end if;
    end process;


    last_V_load_reg_1620_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                last_V_load_reg_1620_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    last_V_load_reg_1620_pp0_iter1_reg <= last_V_load_reg_1620;
                end if; 
            end if;
        end if;
    end process;


    ofdmCount_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ofdmCount_V <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_577)) then 
                        ofdmCount_V <= add_ln186_fu_1086_p2;
                    elsif ((ap_const_boolean_1 = ap_condition_560)) then 
                        ofdmCount_V <= ap_const_lv16_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    or_ln205_reg_1697_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                or_ln205_reg_1697 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    or_ln205_reg_1697 <= or_ln205_fu_1263_p2;
                end if; 
            end if;
        end if;
    end process;


    pdschIn_s_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pdschIn_s_V <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    pdschIn_s_V <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(63 downto 48);
                end if; 
            end if;
        end if;
    end process;


    pdschIn_s_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pdschIn_s_V_1 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    pdschIn_s_V_1 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(31 downto 16);
                end if; 
            end if;
        end if;
    end process;


    pdschIn_s_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pdschIn_s_V_2 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_381)) then 
                        pdschIn_s_V_2 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(63 downto 48);
                    elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                        pdschIn_s_V_2 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(47 downto 32);
                    elsif ((ap_const_boolean_1 = ap_condition_676)) then 
                        pdschIn_s_V_2 <= pdschIn_s_V;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    pdschIn_s_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pdschIn_s_V_3 <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_381)) then 
                        pdschIn_s_V_3 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(31 downto 16);
                    elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                        pdschIn_s_V_3 <= trunc_ln628_1_fu_1195_p1;
                    elsif ((ap_const_boolean_1 = ap_condition_676)) then 
                        pdschIn_s_V_3 <= pdschIn_s_V_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    pdschIn_s_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pdschIn_s_V_4 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    pdschIn_s_V_4 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(47 downto 32);
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    pdschIn_s_V_4 <= pdschIn_s_V;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))))) then 
                    pdschIn_s_V_4 <= pdschIn_s_V_2;
                end if; 
            end if;
        end if;
    end process;


    pdschIn_s_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pdschIn_s_V_5 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    pdschIn_s_V_5 <= trunc_ln628_fu_1223_p1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    pdschIn_s_V_5 <= pdschIn_s_V_1;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))))) then 
                    pdschIn_s_V_5 <= pdschIn_s_V_3;
                end if; 
            end if;
        end if;
    end process;


    ptrsAlloc_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ptrsAlloc_V <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_577)) then 
                        ptrsAlloc_V <= ap_const_lv16_0_4;
                    elsif ((ap_const_boolean_1 = ap_condition_861)) then 
                        ptrsAlloc_V <= select_ln147_fu_1035_p3;
                    elsif ((ap_const_boolean_1 = ap_condition_560)) then 
                        ptrsAlloc_V <= ap_const_lv16_0_3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ptrsCount_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ptrsCount_V <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))))) then 
                    ptrsCount_V <= ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10;
                end if; 
            end if;
        end if;
    end process;


    ptrsCount_V_loc_0_reg_496_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ptrsCount_V_loc_0_reg_496 <= ap_const_lv16_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))))) then 
                    ptrsCount_V_loc_0_reg_496 <= ap_sig_allocacmp_ptrsCount_V_load;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))))) then 
                    ptrsCount_V_loc_0_reg_496 <= ap_const_lv16_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
                    ptrsCount_V_loc_0_reg_496 <= ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496;
                end if; 
            end if;
        end if;
    end process;


    remD_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                remD_V <= ap_const_lv2_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and ((((enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))))) then 
                    remD_V <= ap_phi_mux_remD_V_new_0_phi_fu_628_p10;
                end if; 
            end if;
        end if;
    end process;


    scCount_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                scCount_V <= ap_const_lv16_0;
            else
                if ((ap_const_boolean_1 = ap_condition_366)) then
                    if ((ap_const_boolean_1 = ap_condition_577)) then 
                        scCount_V <= ap_const_lv16_0_2;
                    elsif ((ap_const_boolean_1 = ap_condition_861)) then 
                        scCount_V <= add_ln186_1_fu_1005_p2;
                    elsif ((ap_const_boolean_1 = ap_condition_560)) then 
                        scCount_V <= ap_const_lv16_0_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_1624_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_reg_1624 <= ap_const_lv1_0;
            else
                if (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    tmp_reg_1624 <= tmp_nbreadreq_fu_300_p6;
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_1624_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                tmp_reg_1624_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    tmp_reg_1624_pp0_iter1_reg <= tmp_reg_1624;
                end if; 
            end if;
        end if;
    end process;


    triggerIn_s_V_reg_1628_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                triggerIn_s_V_reg_1628 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))))) then 
                    triggerIn_s_V_reg_1628 <= pdschIn_TDATA_int_regslice(64 downto 64);
                end if; 
            end if;
        end if;
    end process;


    triggerIn_s_V_reg_1628_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                triggerIn_s_V_reg_1628_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    triggerIn_s_V_reg_1628_pp0_iter1_reg <= triggerIn_s_V_reg_1628;
                end if; 
            end if;
        end if;
    end process;


    usedD_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                usedD_V <= ap_const_lv2_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))))) then 
                    usedD_V <= ap_phi_mux_usedD_V_new_0_phi_fu_733_p10;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_1_fu_1005_p2 <= std_logic_vector(unsigned(scCount_V) + unsigned(ap_const_lv16_2));
    add_ln186_fu_1086_p2 <= std_logic_vector(unsigned(ofdmCount_V) + unsigned(ap_const_lv16_1));
    add_ln840_1_fu_1067_p2 <= std_logic_vector(unsigned(dmrsAlloc_V) + unsigned(ap_const_lv16_1));
    add_ln840_2_fu_1558_p2 <= std_logic_vector(unsigned(dmrsCount_V_loc_0_reg_481) + unsigned(ap_const_lv16_1));
    add_ln840_3_fu_1485_p2 <= std_logic_vector(unsigned(ptrsCount_V_loc_0_reg_496) + unsigned(ap_const_lv16_1));
    add_ln840_fu_1029_p2 <= std_logic_vector(unsigned(ptrsAlloc_V) + unsigned(ap_const_lv16_1));
    and_ln111_fu_923_p2 <= (tmp_2_fu_911_p3 and enable_V);
    and_ln236_1_fu_1305_p2 <= (icmp_ln1035_2_fu_1293_p2 and icmp_ln1027_3_fu_1299_p2);
    and_ln236_fu_1287_p2 <= (icmp_ln1035_1_fu_1275_p2 and icmp_ln1027_2_fu_1281_p2);
    and_ln283_fu_1379_p2 <= (icmp_ln1019_6_fu_1373_p2 and icmp_ln1019_5_fu_1367_p2);
    and_ln303_fu_1409_p2 <= (xor_ln1031_fu_1403_p2 and icmp_ln1019_6_fu_1373_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op88_read_state1, ap_predicate_op196_read_state1, ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, ap_predicate_op286_write_state3, ap_predicate_op288_write_state3, ap_predicate_op290_write_state3, regslice_both_gridOut_V_data_V_U_apdone_blk, pdschIn_TVALID_int_regslice, ssbIn_TVALID_int_regslice, gridOut_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_gridOut_V_data_V_U_apdone_blk = ap_const_logic_1) or ((ap_predicate_op290_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op288_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op286_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op196_read_state1 = ap_const_boolean_1) and (ssbIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (pdschIn_TVALID_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op88_read_state1, ap_predicate_op196_read_state1, ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, ap_block_state2_io, ap_predicate_op286_write_state3, ap_predicate_op288_write_state3, ap_predicate_op290_write_state3, regslice_both_gridOut_V_data_V_U_apdone_blk, ap_block_state3_io, pdschIn_TVALID_int_regslice, ssbIn_TVALID_int_regslice, gridOut_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_gridOut_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((ap_predicate_op290_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op288_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op286_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op196_read_state1 = ap_const_boolean_1) and (ssbIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (pdschIn_TVALID_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op88_read_state1, ap_predicate_op196_read_state1, ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, ap_block_state2_io, ap_predicate_op286_write_state3, ap_predicate_op288_write_state3, ap_predicate_op290_write_state3, regslice_both_gridOut_V_data_V_U_apdone_blk, ap_block_state3_io, pdschIn_TVALID_int_regslice, ssbIn_TVALID_int_regslice, gridOut_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_gridOut_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io) or ((ap_predicate_op290_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op288_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op286_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and (((ap_predicate_op196_read_state1 = ap_const_boolean_1) and (ssbIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (pdschIn_TVALID_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_predicate_op88_read_state1, ap_predicate_op196_read_state1, pdschIn_TVALID_int_regslice, ssbIn_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((ap_predicate_op196_read_state1 = ap_const_boolean_1) and (ssbIn_TVALID_int_regslice = ap_const_logic_0)) or ((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (pdschIn_TVALID_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, gridOut_TREADY_int_regslice)
    begin
                ap_block_state2_io <= (((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, gridOut_TREADY_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(ap_predicate_op286_write_state3, ap_predicate_op288_write_state3, ap_predicate_op290_write_state3, gridOut_TREADY_int_regslice)
    begin
                ap_block_state3_io <= (((ap_predicate_op290_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op288_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op286_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(ap_predicate_op286_write_state3, ap_predicate_op288_write_state3, ap_predicate_op290_write_state3, regslice_both_gridOut_V_data_V_U_apdone_blk, gridOut_TREADY_int_regslice)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_gridOut_V_data_V_U_apdone_blk = ap_const_logic_1) or ((ap_predicate_op290_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op288_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op286_write_state3 = ap_const_boolean_1) and (gridOut_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_condition_155_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, or_ln205_fu_1263_p2, and_ln236_fu_1287_p2, and_ln236_1_fu_1305_p2, triggerIn_s_V_fu_963_p3)
    begin
                ap_condition_155 <= ((((or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_366_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_366 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1));
    end process;


    ap_condition_374_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, ap_phi_mux_empty_32_phi_fu_560_p8)
    begin
                ap_condition_374 <= ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_381_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, ap_phi_mux_empty_32_phi_fu_560_p8)
    begin
                ap_condition_381 <= ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_560_assign_proc : process(configuredBlock, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3)
    begin
                ap_condition_560 <= (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_577_assign_proc : process(configuredBlock, enable_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2)
    begin
                ap_condition_577 <= ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_589_assign_proc : process(configuredBlock, enable_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2)
    begin
                ap_condition_589 <= ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_598_assign_proc : process(configuredBlock, enable_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2)
    begin
                ap_condition_598 <= ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_676_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, ap_phi_mux_empty_32_phi_fu_560_p8, icmp_ln1019_fu_1141_p2)
    begin
                ap_condition_676 <= ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_861_assign_proc : process(configuredBlock, enable_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2)
    begin
                ap_condition_861 <= ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_condition_918_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_918 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, enable_V_flag_0_reg_449, or_ln205_reg_1697, and_ln236_reg_1701, and_ln236_1_reg_1705, icmp_ln1019_4_reg_1709, icmp_ln1019_3_reg_1728, ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750)
    begin
        if ((((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 <= enable_V_flag_0_reg_449;
        elsif (((((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 <= ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750;
        end if; 
    end process;


    ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481, ap_sig_allocacmp_dmrsCount_V_load)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 <= ap_sig_allocacmp_dmrsCount_V_load;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 <= ap_const_lv16_0;
        else 
            ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 <= ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481;
        end if; 
    end process;


    ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, or_ln205_reg_1697, and_ln236_reg_1701, and_ln236_1_reg_1705, icmp_ln1019_4_reg_1709, icmp_ln1019_3_reg_1728, add_ln840_2_fu_1558_p2, ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770)
    begin
        if ((((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 <= ap_const_lv16_0;
        elsif (((((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 <= add_ln840_2_fu_1558_p2;
        else 
            ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 <= ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770;
        end if; 
    end process;


    ap_phi_mux_empty_29_phi_fu_514_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_empty_29_reg_511, add_ln840_1_fu_1067_p2)
    begin
        if (((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_29_phi_fu_514_p8 <= add_ln840_1_fu_1067_p2;
        elsif ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_29_phi_fu_514_p8 <= ap_const_lv16_0;
        else 
            ap_phi_mux_empty_29_phi_fu_514_p8 <= ap_phi_reg_pp0_iter0_empty_29_reg_511;
        end if; 
    end process;


    ap_phi_mux_empty_30_phi_fu_530_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_empty_30_reg_527, select_ln147_fu_1035_p3)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_30_phi_fu_530_p8 <= select_ln147_fu_1035_p3;
        elsif ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_30_phi_fu_530_p8 <= ap_const_lv16_0;
        else 
            ap_phi_mux_empty_30_phi_fu_530_p8 <= ap_phi_reg_pp0_iter0_empty_30_reg_527;
        end if; 
    end process;


    ap_phi_mux_empty_31_phi_fu_545_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_empty_31_reg_542, add_ln186_1_fu_1005_p2)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_31_phi_fu_545_p8 <= add_ln186_1_fu_1005_p2;
        elsif ((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_31_phi_fu_545_p8 <= ap_const_lv16_0;
        else 
            ap_phi_mux_empty_31_phi_fu_545_p8 <= ap_phi_reg_pp0_iter0_empty_31_reg_542;
        end if; 
    end process;


    ap_phi_mux_empty_32_phi_fu_560_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_empty_32_reg_557, sub_ln186_fu_902_p2)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_32_phi_fu_560_p8 <= sub_ln186_fu_902_p2;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_32_phi_fu_560_p8 <= ap_const_lv2_0;
        else 
            ap_phi_mux_empty_32_phi_fu_560_p8 <= ap_phi_reg_pp0_iter0_empty_32_reg_557;
        end if; 
    end process;


    ap_phi_mux_empty_33_phi_fu_574_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_empty_33_reg_571, ap_sig_allocacmp_usedD_V_load)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_33_phi_fu_574_p8 <= ap_sig_allocacmp_usedD_V_load;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_33_phi_fu_574_p8 <= ap_const_lv2_0;
        else 
            ap_phi_mux_empty_33_phi_fu_574_p8 <= ap_phi_reg_pp0_iter0_empty_33_reg_571;
        end if; 
    end process;


    ap_phi_mux_enable_V_flag_0_phi_fu_452_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 <= ap_const_lv1_0;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 <= ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449;
        end if; 
    end process;


    ap_phi_mux_enable_V_flag_1_phi_fu_648_p4_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, and_ln283_fu_1379_p2, ap_phi_mux_enable_V_flag_0_phi_fu_452_p8, ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645)
    begin
        if (((((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 <= ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
        elsif (((((enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_fu_1379_p2) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_fu_1379_p2) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln283_fu_1379_p2) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 <= ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645;
        end if; 
    end process;


    ap_phi_mux_enable_V_new_1_phi_fu_659_p4_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, and_ln283_fu_1379_p2, ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656)
    begin
        if (((((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln283_fu_1379_p2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_enable_V_new_1_phi_fu_659_p4 <= ap_const_lv1_1;
        elsif (((((enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_fu_1379_p2) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_fu_1379_p2) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln283_fu_1379_p2) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_enable_V_new_1_phi_fu_659_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_enable_V_new_1_phi_fu_659_p4 <= ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656;
        end if; 
    end process;


    ap_phi_mux_gridOutT_data_V_phi_fu_833_p10_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, or_ln205_reg_1697, and_ln236_reg_1701, and_ln236_1_reg_1705, icmp_ln1019_4_reg_1709, icmp_ln1019_3_reg_1728, p_Result_s_fu_1545_p5, ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830, p_Result_1_fu_1504_p5, p_Result_3_fu_1472_p5, p_Result_4_fu_1439_p5)
    begin
        if ((((((((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 <= p_Result_4_fu_1439_p5;
        elsif ((((((((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 <= p_Result_3_fu_1472_p5;
        elsif (((((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 <= p_Result_1_fu_1504_p5;
        elsif (((((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 <= p_Result_s_fu_1545_p5;
        else 
            ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 <= ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830;
        end if; 
    end process;


    ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8_assign_proc : process(configuredBlock, enable_V, ofdmCount_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467, add_ln186_fu_1086_p2)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 <= ofdmCount_V;
        elsif (((((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1))) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 <= add_ln186_fu_1086_p2;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 <= ap_const_lv16_0;
        else 
            ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 <= ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467;
        end if; 
    end process;


    ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6, trunc_ln237_fu_957_p1, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 <= ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 <= trunc_ln237_fu_957_p1;
        else 
            ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 <= ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585;
        end if; 
    end process;


    ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6_assign_proc : process(configuredBlock, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, trunc_ln237_fu_957_p1, ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436)
    begin
        if ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6 <= trunc_ln237_fu_957_p1;
        else 
            ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6 <= ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436;
        end if; 
    end process;


    ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6_assign_proc : process(configuredBlock, enable_V, last_V, pdschIn_s_V_5, pdschIn_s_V_3, pdschIn_s_V_1, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, ap_phi_mux_empty_32_phi_fu_560_p8, ap_phi_mux_empty_33_phi_fu_574_p8, ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601)
    begin
        if (((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 <= pdschIn_s_V_1;
        elsif (((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 <= pdschIn_s_V_3;
        elsif ((((not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2)) and not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1)) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or (not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2)) and not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1)) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or (not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2)) and not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1)) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 <= pdschIn_s_V_5;
        else 
            ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601;
        end if; 
    end process;


    ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6_assign_proc : process(configuredBlock, enable_V, last_V, pdschIn_s_V_4, pdschIn_s_V_2, pdschIn_s_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, ap_phi_mux_empty_32_phi_fu_560_p8, ap_phi_mux_empty_33_phi_fu_574_p8, ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613)
    begin
        if (((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 <= pdschIn_s_V;
        elsif (((((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or ((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 <= pdschIn_s_V_2;
        elsif ((((not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2)) and not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1)) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or (not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2)) and not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1)) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))) or (not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_2)) and not((ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1)) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 <= pdschIn_s_V_4;
        else 
            ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613;
        end if; 
    end process;


    ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, enable_V_flag_0_reg_449, or_ln205_reg_1697, and_ln236_reg_1701, and_ln236_1_reg_1705, icmp_ln1019_4_reg_1709, icmp_ln1019_3_reg_1728, ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790)
    begin
        if ((((((((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 <= ap_const_lv1_1;
        elsif ((((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 <= enable_V_flag_0_reg_449;
        else 
            ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 <= ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790;
        end if; 
    end process;


    ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, last_V_load_load_fu_949_p1, triggerIn_s_V_fu_963_p3, icmp_ln1035_fu_999_p2, icmp_ln1027_1_fu_1055_p2, ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496, ap_sig_allocacmp_ptrsCount_V_load)
    begin
        if ((((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_0) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1027_1_fu_1055_p2 = ap_const_lv1_1) and (icmp_ln1035_fu_999_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln111_fu_923_p2) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1035_fu_999_p2 = ap_const_lv1_1) and (enable_V = ap_const_lv1_1) and (last_V_load_load_fu_949_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 <= ap_sig_allocacmp_ptrsCount_V_load;
        elsif ((((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 <= ap_const_lv16_0;
        else 
            ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 <= ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496;
        end if; 
    end process;


    ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, or_ln205_reg_1697, and_ln236_reg_1701, and_ln236_1_reg_1705, icmp_ln1019_4_reg_1709, icmp_ln1019_3_reg_1728, ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810, add_ln840_3_fu_1485_p2)
    begin
        if ((((((((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 <= add_ln840_3_fu_1485_p2;
        elsif ((((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 <= ap_const_lv16_0;
        else 
            ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 <= ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810;
        end if; 
    end process;


    ap_phi_mux_remD_V_new_0_phi_fu_628_p10_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, triggerIn_s_V_fu_963_p3, ap_phi_mux_empty_32_phi_fu_560_p8, ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625, icmp_ln1019_fu_1141_p2)
    begin
        if ((((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_3) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_1) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_remD_V_new_0_phi_fu_628_p10 <= ap_const_lv2_3;
        elsif ((((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((icmp_ln1019_fu_1141_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (enable_V = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (ap_phi_mux_empty_32_phi_fu_560_p8 = ap_const_lv2_0) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)))) then 
            ap_phi_mux_remD_V_new_0_phi_fu_628_p10 <= ap_const_lv2_2;
        else 
            ap_phi_mux_remD_V_new_0_phi_fu_628_p10 <= ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625;
        end if; 
    end process;


    ap_phi_mux_usedD_V_new_0_phi_fu_733_p10_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, or_ln205_reg_1697, and_ln236_reg_1701, and_ln236_1_reg_1705, icmp_ln1019_4_reg_1709, icmp_ln1019_3_reg_1728, ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729)
    begin
        if ((((((((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 <= ap_const_lv2_1;
        elsif ((((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_reg_1701) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_4_reg_1709 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln236_1_reg_1705) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_0) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 <= ap_const_lv2_2;
        elsif (((((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((icmp_ln1019_3_reg_1728 = ap_const_lv1_1) and (or_ln205_reg_1697 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) then 
            ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 <= ap_const_lv2_0;
        else 
            ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 <= ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_dmrsCount_V_flag_1_reg_750 <= "X";
    ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_dmrsCount_V_new_1_reg_770 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_29_reg_511 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_30_reg_527 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_31_reg_542 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_32_reg_557 <= "XX";
    ap_phi_reg_pp0_iter0_empty_33_reg_571 <= "XX";
    ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449 <= "X";
    ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645 <= "X";
    ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656 <= "X";
    ap_phi_reg_pp0_iter0_gridOutT_data_V_reg_830 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_3_reg_667 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_3_reg_698 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschIn_s_V_7_loc_1_reg_683 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pdschIn_s_V_8_loc_1_reg_714 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ptrsCount_V_flag_1_reg_790 <= "X";
    ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ptrsCount_V_new_1_reg_810 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625 <= "XX";
    ap_phi_reg_pp0_iter0_usedD_V_new_0_reg_729 <= "XX";

    ap_predicate_op196_read_state1_assign_proc : process(configuredBlock, enable_V, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, or_ln205_fu_1263_p2, and_ln236_fu_1287_p2, and_ln236_1_fu_1305_p2, triggerIn_s_V_fu_963_p3)
    begin
                ap_predicate_op196_read_state1 <= ((((or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1)));
    end process;


    ap_predicate_op279_write_state2_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln283_reg_1752, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, icmp_ln290_reg_1756)
    begin
                ap_predicate_op279_write_state2 <= ((((ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_0) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_0) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)));
    end process;


    ap_predicate_op282_write_state2_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln283_reg_1752, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, icmp_ln290_reg_1756)
    begin
                ap_predicate_op282_write_state2 <= ((((ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_1) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_1) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)));
    end process;


    ap_predicate_op285_write_state2_assign_proc : process(configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln283_reg_1752, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620)
    begin
                ap_predicate_op285_write_state2 <= ((((ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752)) or ((enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752)));
    end process;


    ap_predicate_op286_write_state3_assign_proc : process(configuredBlock_read_reg_1608_pp0_iter1_reg, enable_V_load_reg_1612_pp0_iter1_reg, and_ln283_reg_1752_pp0_iter1_reg, and_ln111_reg_1616_pp0_iter1_reg, tmp_reg_1624_pp0_iter1_reg, triggerIn_s_V_reg_1628_pp0_iter1_reg, last_V_load_reg_1620_pp0_iter1_reg, icmp_ln290_reg_1756_pp0_iter1_reg)
    begin
                ap_predicate_op286_write_state3 <= ((((ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_0) and (enable_V_load_reg_1612_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1624_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_0) and (last_V_load_reg_1620_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op288_write_state3_assign_proc : process(configuredBlock_read_reg_1608_pp0_iter1_reg, enable_V_load_reg_1612_pp0_iter1_reg, and_ln283_reg_1752_pp0_iter1_reg, and_ln111_reg_1616_pp0_iter1_reg, tmp_reg_1624_pp0_iter1_reg, triggerIn_s_V_reg_1628_pp0_iter1_reg, last_V_load_reg_1620_pp0_iter1_reg, icmp_ln290_reg_1756_pp0_iter1_reg)
    begin
                ap_predicate_op288_write_state3 <= ((((ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_1) and (enable_V_load_reg_1612_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_1) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1624_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_1) and (last_V_load_reg_1620_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_predicate_op290_write_state3_assign_proc : process(configuredBlock_read_reg_1608_pp0_iter1_reg, enable_V_load_reg_1612_pp0_iter1_reg, and_ln283_reg_1752_pp0_iter1_reg, and_ln111_reg_1616_pp0_iter1_reg, tmp_reg_1624_pp0_iter1_reg, triggerIn_s_V_reg_1628_pp0_iter1_reg, last_V_load_reg_1620_pp0_iter1_reg)
    begin
                ap_predicate_op290_write_state3 <= ((((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1624_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752_pp0_iter1_reg)) or ((enable_V_load_reg_1612_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752_pp0_iter1_reg))) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (last_V_load_reg_1620_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752_pp0_iter1_reg)));
    end process;


    ap_predicate_op88_read_state1_assign_proc : process(configuredBlock, last_V, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6)
    begin
                ap_predicate_op88_read_state1 <= (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1)));
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_dmrsCount_V_load_assign_proc : process(dmrsCount_V, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10, ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_dmrsCount_V_load <= ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10;
        else 
            ap_sig_allocacmp_dmrsCount_V_load <= dmrsCount_V;
        end if; 
    end process;


    ap_sig_allocacmp_ptrsCount_V_load_assign_proc : process(ptrsCount_V, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10, ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_ptrsCount_V_load <= ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10;
        else 
            ap_sig_allocacmp_ptrsCount_V_load <= ptrsCount_V;
        end if; 
    end process;


    ap_sig_allocacmp_usedD_V_load_assign_proc : process(usedD_V, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, ap_phi_mux_usedD_V_new_0_phi_fu_733_p10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_usedD_V_load <= ap_phi_mux_usedD_V_new_0_phi_fu_733_p10;
        else 
            ap_sig_allocacmp_usedD_V_load <= usedD_V;
        end if; 
    end process;

    dmrs_V_0_address0 <= zext_ln541_fu_1345_p1(10 - 1 downto 0);

    dmrs_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            dmrs_V_0_ce0 <= ap_const_logic_1;
        else 
            dmrs_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmrs_V_1_address0 <= zext_ln541_fu_1345_p1(10 - 1 downto 0);

    dmrs_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            dmrs_V_1_ce0 <= ap_const_logic_1;
        else 
            dmrs_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmrs_V_2_address0 <= zext_ln541_fu_1345_p1(10 - 1 downto 0);

    dmrs_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            dmrs_V_2_ce0 <= ap_const_logic_1;
        else 
            dmrs_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmrs_V_3_address0 <= zext_ln541_fu_1345_p1(10 - 1 downto 0);

    dmrs_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            dmrs_V_3_ce0 <= ap_const_logic_1;
        else 
            dmrs_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gridOut_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, configuredBlock_read_reg_1608, enable_V_load_reg_1612, and_ln283_reg_1752, and_ln111_reg_1616, tmp_reg_1624, triggerIn_s_V_reg_1628, last_V_load_reg_1620, ap_enable_reg_pp0_iter2, configuredBlock_read_reg_1608_pp0_iter1_reg, enable_V_load_reg_1612_pp0_iter1_reg, and_ln283_reg_1752_pp0_iter1_reg, and_ln111_reg_1616_pp0_iter1_reg, tmp_reg_1624_pp0_iter1_reg, triggerIn_s_V_reg_1628_pp0_iter1_reg, last_V_load_reg_1620_pp0_iter1_reg, icmp_ln290_reg_1756, icmp_ln290_reg_1756_pp0_iter1_reg, gridOut_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_0) and (enable_V_load_reg_1612_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1624_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_0) and (last_V_load_reg_1620_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_1) and (enable_V_load_reg_1612_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_1) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1624_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (ap_const_lv1_0 = and_ln283_reg_1752_pp0_iter1_reg) and (icmp_ln290_reg_1756_pp0_iter1_reg = ap_const_lv1_1) and (last_V_load_reg_1620_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_1624_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752_pp0_iter1_reg)) or ((enable_V_load_reg_1612_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752_pp0_iter1_reg))) or ((ap_const_lv1_0 = and_ln111_reg_1616_pp0_iter1_reg) and (last_V_load_reg_1620_pp0_iter1_reg = ap_const_lv1_0) and (triggerIn_s_V_reg_1628_pp0_iter1_reg = ap_const_lv1_1) and (configuredBlock_read_reg_1608_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752_pp0_iter1_reg)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_0) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_0) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_1) and (enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_1) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (ap_const_lv1_0 = and_ln283_reg_1752) and (icmp_ln290_reg_1756 = ap_const_lv1_1) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((((ap_const_lv1_0 = and_ln111_reg_1616) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (tmp_reg_1624 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752)) or ((enable_V_load_reg_1612 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752))) or ((ap_const_lv1_0 = and_ln111_reg_1616) and (last_V_load_reg_1620 = ap_const_lv1_0) and (triggerIn_s_V_reg_1628 = ap_const_lv1_1) and (configuredBlock_read_reg_1608 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln283_reg_1752)))))) then 
            gridOut_TDATA_blk_n <= gridOut_TREADY_int_regslice;
        else 
            gridOut_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gridOut_TDATA_int_regslice_assign_proc : process(ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, zext_ln258_2_fu_1583_p1, zext_ln258_1_fu_1598_p1, zext_ln258_fu_1603_p1, ap_condition_918)
    begin
        if ((ap_const_boolean_1 = ap_condition_918)) then
            if ((ap_predicate_op285_write_state2 = ap_const_boolean_1)) then 
                gridOut_TDATA_int_regslice <= zext_ln258_fu_1603_p1;
            elsif ((ap_predicate_op282_write_state2 = ap_const_boolean_1)) then 
                gridOut_TDATA_int_regslice <= zext_ln258_1_fu_1598_p1;
            elsif ((ap_predicate_op279_write_state2 = ap_const_boolean_1)) then 
                gridOut_TDATA_int_regslice <= zext_ln258_2_fu_1583_p1;
            else 
                gridOut_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gridOut_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gridOut_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, ap_block_pp0_stage0_01001)
    begin
        if (((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            gridOut_TLAST_int_regslice <= ap_const_lv1_1;
        elsif ((((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            gridOut_TLAST_int_regslice <= ap_const_lv1_0;
        else 
            gridOut_TLAST_int_regslice <= "X";
        end if; 
    end process;

    gridOut_TVALID <= regslice_both_gridOut_V_data_V_U_vld_out;

    gridOut_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op279_write_state2, ap_predicate_op282_write_state2, ap_predicate_op285_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op285_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op282_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op279_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            gridOut_TVALID_int_regslice <= ap_const_logic_1;
        else 
            gridOut_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    
    grp_fu_875_p4_proc : process(ap_phi_mux_gridOutT_data_V_phi_fu_833_p10)
    begin
        grp_fu_875_p4 <= ap_phi_mux_gridOutT_data_V_phi_fu_833_p10;
        grp_fu_875_p4(64) <= ap_const_lv1_0(0);
    end process;

    icmp_ln1019_1_fu_1251_p2 <= "1" when (ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = dmrsSym1) else "0";
    icmp_ln1019_2_fu_1257_p2 <= "1" when (ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = dmrsSym2) else "0";
    icmp_ln1019_3_fu_1339_p2 <= "1" when (ap_phi_mux_empty_29_phi_fu_514_p8 = dmrsOffset) else "0";
    icmp_ln1019_4_fu_1311_p2 <= "1" when (ap_phi_mux_empty_30_phi_fu_530_p8 = ptrsOffset) else "0";
    icmp_ln1019_5_fu_1367_p2 <= "1" when (ret_V_fu_1357_p2 = zext_ln1019_fu_1363_p1) else "0";
    icmp_ln1019_6_fu_1373_p2 <= "1" when (ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = numOFDM) else "0";
    icmp_ln1019_fu_1141_p2 <= "1" when (ap_phi_mux_empty_33_phi_fu_574_p8 = ap_const_lv2_1) else "0";
    icmp_ln1027_1_fu_1055_p2 <= "1" when (unsigned(dmrsAlloc_V) < unsigned(dmrsSpacing)) else "0";
    icmp_ln1027_2_fu_1281_p2 <= "1" when (unsigned(ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8) < unsigned(ssbSym2)) else "0";
    icmp_ln1027_3_fu_1299_p2 <= "1" when (unsigned(ap_phi_mux_empty_31_phi_fu_545_p8) < unsigned(ssbLastSC)) else "0";
    icmp_ln1027_fu_1023_p2 <= "1" when (unsigned(ptrsAlloc_V) < unsigned(ap_const_lv16_B)) else "0";
    icmp_ln1031_fu_1397_p2 <= "1" when (unsigned(ap_phi_mux_empty_31_phi_fu_545_p8) < unsigned(numSC)) else "0";
    icmp_ln1035_1_fu_1275_p2 <= "1" when (unsigned(ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8) > unsigned(ssbSym1)) else "0";
    icmp_ln1035_2_fu_1293_p2 <= "1" when (unsigned(ap_phi_mux_empty_31_phi_fu_545_p8) > unsigned(ssbFirstSC)) else "0";
    icmp_ln1035_fu_999_p2 <= "1" when (unsigned(scCount_V) > unsigned(numSC)) else "0";
    icmp_ln290_fu_1391_p2 <= "1" when (or_ln290_fu_1385_p2 = ap_const_lv16_0) else "0";
    last_V_load_load_fu_949_p1 <= last_V;
    or_ln205_fu_1263_p2 <= (icmp_ln1019_2_fu_1257_p2 or icmp_ln1019_1_fu_1251_p2);
    or_ln290_fu_1385_p2 <= (ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 or ap_phi_mux_empty_31_phi_fu_545_p8);
    p_Result_1_fu_1504_p5 <= (ap_const_lv65_0(64 downto 64) & tmp_s_fu_1492_p5);
    p_Result_2_fu_1327_p5 <= (ap_const_lv65_0(64 downto 64) & ssbIn_TDATA_int_regslice);
    p_Result_3_fu_1472_p5 <= (ap_const_lv65_0(64 downto 64) & tmp_6_fu_1460_p5);
    p_Result_4_fu_1439_p5 <= (ap_const_lv65_0(64 downto 64) & tmp_10_fu_1427_p5);
    
    p_Result_6_fu_1588_p4_proc : process(ap_phi_mux_gridOutT_data_V_phi_fu_833_p10)
    begin
        p_Result_6_fu_1588_p4 <= ap_phi_mux_gridOutT_data_V_phi_fu_833_p10;
        p_Result_6_fu_1588_p4(64) <= ap_const_lv1_1(0);
    end process;

    p_Result_s_fu_1545_p5 <= (ap_const_lv65_0(64 downto 64) & sext_ln368_fu_1541_p1);

    pdschIn_TDATA_blk_n_assign_proc : process(configuredBlock, last_V, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, pdschIn_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = and_ln111_fu_923_p2) and (last_V = ap_const_lv1_0) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (configuredBlock = ap_const_lv1_1))))) then 
            pdschIn_TDATA_blk_n <= pdschIn_TVALID_int_regslice;
        else 
            pdschIn_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pdschIn_TREADY <= regslice_both_pdschIn_V_data_V_U_ack_in;

    pdschIn_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op88_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op88_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            pdschIn_TREADY_int_regslice <= ap_const_logic_1;
        else 
            pdschIn_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ptrs_V_0_address0 <= zext_ln541_1_fu_1317_p1(10 - 1 downto 0);

    ptrs_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            ptrs_V_0_ce0 <= ap_const_logic_1;
        else 
            ptrs_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ptrs_V_1_address0 <= zext_ln541_1_fu_1317_p1(10 - 1 downto 0);

    ptrs_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            ptrs_V_1_ce0 <= ap_const_logic_1;
        else 
            ptrs_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_fu_1357_p2 <= std_logic_vector(unsigned(zext_ln1495_fu_1353_p1) + unsigned(ap_const_lv17_2));
    select_ln147_fu_1035_p3 <= 
        add_ln840_fu_1029_p2 when (icmp_ln1027_fu_1023_p2(0) = '1') else 
        ap_const_lv16_0;
        sext_ln186_1_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dmrs_V_2_q0),16));

        sext_ln186_2_fu_1525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dmrs_V_1_q0),16));

        sext_ln186_3_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptrs_V_0_q0),16));

        sext_ln186_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dmrs_V_0_q0),16));

        sext_ln368_1_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptrs_V_1_q0),16));

        sext_ln368_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_1529_p5),64));


    ssbIn_TDATA_blk_n_assign_proc : process(configuredBlock, enable_V, last_V, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, and_ln111_fu_923_p2, tmp_nbreadreq_fu_300_p6, or_ln205_fu_1263_p2, and_ln236_fu_1287_p2, and_ln236_1_fu_1305_p2, triggerIn_s_V_fu_963_p3, ssbIn_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and ((((or_ln205_fu_1263_p2 = ap_const_lv1_0) and (enable_V = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_300_p6 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln111_fu_923_p2) and (triggerIn_s_V_fu_963_p3 = ap_const_lv1_1) and (or_ln205_fu_1263_p2 = ap_const_lv1_0) and (last_V = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln236_1_fu_1305_p2) and (ap_const_lv1_1 = and_ln236_fu_1287_p2) and (configuredBlock = ap_const_lv1_1))))) then 
            ssbIn_TDATA_blk_n <= ssbIn_TVALID_int_regslice;
        else 
            ssbIn_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ssbIn_TREADY <= regslice_both_ssbIn_V_data_V_U_ack_in;

    ssbIn_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op196_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op196_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            ssbIn_TREADY_int_regslice <= ap_const_logic_1;
        else 
            ssbIn_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln186_fu_902_p2 <= std_logic_vector(unsigned(remD_V) - unsigned(ap_sig_allocacmp_usedD_V_load));
    tmp_10_fu_1427_p5 <= (((ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 & ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698) & ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683) & ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667);
    tmp_1_fu_1529_p5 <= (((dmrs_V_3_q0 & sext_ln186_2_fu_1525_p1) & sext_ln186_1_fu_1521_p1) & sext_ln186_fu_1517_p1);
    tmp_2_fu_911_p3 <= sub_ln186_fu_902_p2(1 downto 1);
    tmp_6_fu_1460_p5 <= (((ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 & sext_ln368_1_fu_1456_p1) & ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667) & sext_ln186_3_fu_1452_p1);
    tmp_nbreadreq_fu_300_p6 <= (0=>(pdschIn_TVALID_int_regslice), others=>'-');
    tmp_s_fu_1492_p5 <= (((ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 & ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698) & ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683) & ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667);
    triggerIn_s_V_fu_963_p3 <= pdschIn_TDATA_int_regslice(64 downto 64);
    trunc_ln237_fu_957_p1 <= pdschIn_TDATA_int_regslice(64 - 1 downto 0);
    trunc_ln628_1_fu_1195_p1 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(16 - 1 downto 0);
    trunc_ln628_fu_1223_p1 <= ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8(16 - 1 downto 0);
    xor_ln1031_fu_1403_p2 <= (icmp_ln1031_fu_1397_p2 xor ap_const_lv1_1);
    zext_ln1019_fu_1363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_empty_31_phi_fu_545_p8),17));
    zext_ln1495_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numSC),17));
    zext_ln258_1_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_1588_p4),72));
    zext_ln258_2_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_875_p4),72));
    zext_ln258_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_875_p4),72));
    zext_ln541_1_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8),64));
    zext_ln541_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8),64));
end behav;
