#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-556-gd8c3c51ab)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x207e190 .scope module, "clock" "clock" 2 3;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
P_0x207d650 .param/l "PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x20b13d0_0 .var "clk", 0 0;
v0x20d2a50_0 .var/i "cycle", 31 0;
S_0x20c2500 .scope module, "test" "test" 3 3;
 .timescale -9 -12;
v0x20f68d0_0 .var "clk", 0 0;
v0x20f6990_0 .net "data1", 31 0, L_0x20d31c0;  1 drivers
v0x20f6a50_0 .net "data1_alu", 31 0, v0x20f5f80_0;  1 drivers
v0x20f6b40_0 .net "data2", 31 0, L_0x20b0cd0;  1 drivers
v0x20f6c00_0 .net "data2_alu", 31 0, v0x20f66c0_0;  1 drivers
v0x20f6d60_0 .var "enable", 0 0;
v0x20f6e00_0 .net "instruction", 31 0, L_0x20d3a10;  1 drivers
v0x20f6ec0_0 .net "instruction_in_alu", 31 0, v0x20f5010_0;  1 drivers
v0x20f6fd0_0 .net "instruction_out", 31 0, v0x20f57c0_0;  1 drivers
v0x20f7120_0 .net "instruction_out_decode", 31 0, v0x20f31a0_0;  1 drivers
v0x20f7230_0 .net "opcode", 6 0, L_0x20f76c0;  1 drivers
v0x20f7340_0 .var "reset", 0 0;
v0x20f73e0_0 .net "result", 31 0, v0x20b0230_0;  1 drivers
S_0x20f1650 .scope module, "alu" "alu" 3 81, 4 1 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /OUTPUT 32 "result";
v0x20d2b50_0 .net "instruction", 31 0, v0x20f5010_0;  alias, 1 drivers
v0x20b0190_0 .net "op", 6 0, L_0x20f76c0;  alias, 1 drivers
v0x20b0230_0 .var "result", 31 0;
v0x20ae660_0 .net "src1", 31 0, v0x20f5f80_0;  alias, 1 drivers
v0x20ae760_0 .net "src2", 31 0, v0x20f66c0_0;  alias, 1 drivers
E_0x20cf210/0 .event anyedge, v0x20b0190_0, v0x20ae660_0, v0x20ae760_0, v0x20d2b50_0;
E_0x20cf210/1 .event anyedge, v0x20b0230_0;
E_0x20cf210 .event/or E_0x20cf210/0, E_0x20cf210/1;
S_0x20f1b60 .scope module, "decode_stage" "decode" 3 37, 5 3 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /OUTPUT 7 "opcode";
    .port_info 5 /OUTPUT 32 "data1";
    .port_info 6 /OUTPUT 32 "data2";
v0x20f2eb0_0 .net "clk", 0 0, v0x20f68d0_0;  1 drivers
v0x20f2f70_0 .net "data1", 31 0, L_0x20d31c0;  alias, 1 drivers
v0x20f3030_0 .net "data2", 31 0, L_0x20b0cd0;  alias, 1 drivers
v0x20f3100_0 .net "instruction", 31 0, v0x20f57c0_0;  alias, 1 drivers
v0x20f31a0_0 .var "instruction_out", 31 0;
v0x20f32d0_0 .net "opcode", 6 0, L_0x20f76c0;  alias, 1 drivers
v0x20f3390_0 .net "reset", 0 0, v0x20f7340_0;  1 drivers
v0x20f3430_0 .net "src1", 4 0, L_0x20f7780;  1 drivers
v0x20f3520_0 .net "src2", 4 0, L_0x20f7900;  1 drivers
E_0x20ce920 .event posedge, v0x20f3390_0, v0x20f2eb0_0;
L_0x20f76c0 .part v0x20f57c0_0, 25, 7;
L_0x20f7780 .part v0x20f57c0_0, 15, 5;
L_0x20f7900 .part v0x20f57c0_0, 10, 5;
S_0x20f1e70 .scope module, "reg_file" "register_file" 5 19, 6 1 0, S_0x20f1b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0x20d31c0 .functor BUFZ 32, L_0x20f79a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20f20e0_0 .net *"_ivl_0", 31 0, L_0x20f79a0;  1 drivers
v0x20f21e0_0 .net *"_ivl_2", 5 0, L_0x20f7a60;  1 drivers
L_0x7f497913c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20f22c0_0 .net *"_ivl_5", 0 0, L_0x7f497913c018;  1 drivers
v0x20f2380_0 .net "address", 4 0, L_0x20f7780;  alias, 1 drivers
v0x20f2460_0 .net "data", 31 0, L_0x20d31c0;  alias, 1 drivers
v0x20f2590 .array "memory", 23 0, 31 0;
L_0x20f79a0 .array/port v0x20f2590, L_0x20f7a60;
L_0x20f7a60 .concat [ 5 1 0 0], L_0x20f7780, L_0x7f497913c018;
S_0x20f26b0 .scope module, "reg_file2" "register_file" 5 24, 6 1 0, S_0x20f1b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0x20b0cd0 .functor BUFZ 32, L_0x20f7c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20f28e0_0 .net *"_ivl_0", 31 0, L_0x20f7c30;  1 drivers
v0x20f29e0_0 .net *"_ivl_2", 5 0, L_0x20f7cf0;  1 drivers
L_0x7f497913c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x20f2ac0_0 .net *"_ivl_5", 0 0, L_0x7f497913c060;  1 drivers
v0x20f2b80_0 .net "address", 4 0, L_0x20f7900;  alias, 1 drivers
v0x20f2c60_0 .net "data", 31 0, L_0x20b0cd0;  alias, 1 drivers
v0x20f2d90 .array "memory", 23 0, 31 0;
L_0x20f7c30 .array/port v0x20f2d90, L_0x20f7cf0;
L_0x20f7cf0 .concat [ 5 1 0 0], L_0x20f7900, L_0x7f497913c060;
S_0x20f36b0 .scope module, "fetch_stage" "fetch" 3 22, 7 3 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 32 "instruction";
v0x20f4630_0 .net "clk", 0 0, v0x20f68d0_0;  alias, 1 drivers
v0x20f4740_0 .net "current_pc", 31 0, v0x20f43f0_0;  1 drivers
v0x20f4850_0 .net "enable", 0 0, v0x20f6d60_0;  1 drivers
v0x20f48f0_0 .net "instruction", 31 0, L_0x20d3a10;  alias, 1 drivers
v0x20f4990_0 .net "reset", 0 0, v0x20f7340_0;  alias, 1 drivers
S_0x20f38a0 .scope module, "imem" "instruction_memory" 7 20, 8 1 0, S_0x20f36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x20d3a10 .functor BUFZ 32, L_0x20f74a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20f3af0_0 .net *"_ivl_0", 31 0, L_0x20f74a0;  1 drivers
v0x20f3bf0_0 .net *"_ivl_3", 7 0, L_0x20f7540;  1 drivers
v0x20f3cd0_0 .net "address", 31 0, v0x20f43f0_0;  alias, 1 drivers
v0x20f3dc0_0 .net "instruction", 31 0, L_0x20d3a10;  alias, 1 drivers
v0x20f3ea0 .array "memory", 23 0, 31 0;
L_0x20f74a0 .array/port v0x20f3ea0, L_0x20f7540;
L_0x20f7540 .part v0x20f43f0_0, 0, 8;
S_0x20f4010 .scope module, "program_counter" "pc" 7 12, 9 2 0, S_0x20f36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 32 "pc";
v0x20f4280_0 .net "clk", 0 0, v0x20f68d0_0;  alias, 1 drivers
v0x20f4350_0 .net "enable", 0 0, v0x20f6d60_0;  alias, 1 drivers
v0x20f43f0_0 .var "pc", 31 0;
v0x20f44f0_0 .net "reset", 0 0, v0x20f7340_0;  alias, 1 drivers
S_0x20f4b10 .scope module, "instruction_alu" "reg32" 3 48, 10 1 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out_data";
v0x20f4da0_0 .net "clk", 0 0, v0x20f68d0_0;  alias, 1 drivers
v0x20f4e60_0 .net "enable", 0 0, v0x20f6d60_0;  alias, 1 drivers
v0x20f4f70_0 .net "in_data", 31 0, v0x20f31a0_0;  alias, 1 drivers
v0x20f5010_0 .var "out_data", 31 0;
v0x20f50e0_0 .net "reset", 0 0, v0x20f7340_0;  alias, 1 drivers
S_0x20f5230 .scope module, "instruction_register" "reg32" 3 29, 10 1 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out_data";
v0x20f5510_0 .net "clk", 0 0, v0x20f68d0_0;  alias, 1 drivers
v0x20f5660_0 .net "enable", 0 0, v0x20f6d60_0;  alias, 1 drivers
v0x20f5720_0 .net "in_data", 31 0, L_0x20d3a10;  alias, 1 drivers
v0x20f57c0_0 .var "out_data", 31 0;
v0x20f5860_0 .net "reset", 0 0, v0x20f7340_0;  alias, 1 drivers
S_0x20f5a60 .scope module, "src1" "reg32" 3 56, 10 1 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out_data";
v0x20f5ca0_0 .net "clk", 0 0, v0x20f68d0_0;  alias, 1 drivers
v0x20f5d60_0 .net "enable", 0 0, v0x20f6d60_0;  alias, 1 drivers
v0x20f5eb0_0 .net "in_data", 31 0, L_0x20d31c0;  alias, 1 drivers
v0x20f5f80_0 .var "out_data", 31 0;
v0x20f6020_0 .net "reset", 0 0, v0x20f7340_0;  alias, 1 drivers
S_0x20f6190 .scope module, "src2" "reg32" 3 64, 10 1 0, S_0x20c2500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out_data";
v0x20f6420_0 .net "clk", 0 0, v0x20f68d0_0;  alias, 1 drivers
v0x20f64e0_0 .net "enable", 0 0, v0x20f6d60_0;  alias, 1 drivers
v0x20f65a0_0 .net "in_data", 31 0, L_0x20b0cd0;  alias, 1 drivers
v0x20f66c0_0 .var "out_data", 31 0;
v0x20f6760_0 .net "reset", 0 0, v0x20f7340_0;  alias, 1 drivers
    .scope S_0x207e190;
T_0 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x20d2a50_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x207e190;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20b13d0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x207e190;
T_2 ;
    %load/vec4 v0x20b13d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x20d2a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x20d2a50_0, 0;
    %load/vec4 v0x20d2a50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.2, 5;
    %vpi_call 2 15 "$display", "Cycle: %d", v0x20d2a50_0 {0 0 0};
T_2.2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x20b13d0_0;
    %inv;
    %store/vec4 v0x20b13d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x20f4010;
T_3 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20f43f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x20f4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x20f43f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x20f43f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20f38a0;
T_4 ;
    %vpi_call 8 9 "$readmemb", "memory/instructions.bin", v0x20f3ea0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x20f36b0;
T_5 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 7 28 "$display", "FETCH:  Instruction: %h, Current PC %h, RESET", v0x20f48f0_0, v0x20f4740_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x20f4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 7 31 "$display", "FETCH:  Instruction: %h, Current PC %h", v0x20f48f0_0, v0x20f4740_0 {0 0 0};
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20f5230;
T_6 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20f57c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x20f5660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x20f5720_0;
    %assign/vec4 v0x20f57c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x20f1e70;
T_7 ;
    %vpi_call 6 9 "$readmemb", "memory/registers.bin", v0x20f2590 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x20f26b0;
T_8 ;
    %vpi_call 6 9 "$readmemb", "memory/registers.bin", v0x20f2d90 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20f1b60;
T_9 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 5 33 "$display", "DECODE: Instruction: %h, SRC1: %d, SRC2: %d, RESET", v0x20f3100_0, v0x20f3430_0, v0x20f3520_0 {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x20f3100_0;
    %assign/vec4 v0x20f31a0_0, 0;
    %vpi_call 5 36 "$display", "DECODE: Instruction: %h, SRC1: %d, SRC2: %d", v0x20f3100_0, v0x20f3430_0, v0x20f3520_0 {0 0 0};
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x20f4b10;
T_10 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20f5010_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x20f4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x20f4f70_0;
    %assign/vec4 v0x20f5010_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x20f5a60;
T_11 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f6020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20f5f80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x20f5d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x20f5eb0_0;
    %assign/vec4 v0x20f5f80_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x20f6190;
T_12 ;
    %wait E_0x20ce920;
    %load/vec4 v0x20f6760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20f66c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x20f64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x20f65a0_0;
    %assign/vec4 v0x20f66c0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x20f1650;
T_13 ;
    %wait E_0x20cf210;
    %load/vec4 v0x20b0190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20b0230_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x20ae660_0;
    %load/vec4 v0x20ae760_0;
    %add;
    %store/vec4 v0x20b0230_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x20ae660_0;
    %load/vec4 v0x20ae760_0;
    %sub;
    %store/vec4 v0x20b0230_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x20ae660_0;
    %load/vec4 v0x20ae760_0;
    %mul;
    %store/vec4 v0x20b0230_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %vpi_call 4 16 "$display", "ALU:    Instruction: %h, SRC1: %d, SRC2: %d, OP: %d, RESULT: %d", v0x20d2b50_0, v0x20ae660_0, v0x20ae760_0, v0x20b0190_0, v0x20b0230_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x20c2500;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x20f68d0_0;
    %inv;
    %store/vec4 v0x20f68d0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x20c2500;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f68d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f7340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f6d60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f7340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f6d60_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 3 113 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "clock.v";
    "test.v";
    "alu/alu.v";
    "decode/decode.v";
    "memory/register_files.v";
    "fetch/fetch.v";
    "memory/instruction_memory.v";
    "fetch/pc.v";
    "reg32.v";
