Release 14.6 par P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

XILINX-C5B703EB::  Fri Apr 25 14:46:56 2014

par -w -intstyle ise -pl high -rl high -xe n -t 1 McBSP_Test_map.ncd
McBSP_Test.ncd McBSP_Test.pcf 


Constraints file: McBSP_Test.pcf.
Loading device for application Rf_Device from file '3s200a.nph' in environment C:\Xilinx\14.6\ISE_DS\ISE\.
   "McBSP_Test" is an NCD, version 3.2, device xc3s200a, package vq100, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-06-08".



Design Summary Report:

 Number of External IOBs                          27 out of 68     39%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                16

      Number of External Output IOBs             16
        Number of LOCed External Output IOBs     16 out of 16    100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                       10 out of 24     41%
   Number of DCMs                            1 out of 4      25%
   Number of RAMB16BWEs                      9 out of 16     56%
   Number of Slices                        853 out of 1792   47%
      Number of SLICEMs                    101 out of 896    11%



Overall effort level (-ol):   Not applicable because -pl and -rl switches are used
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 24 secs 

Starting Router


Phase  1  : 5905 unrouted;      REAL time: 28 secs 

Phase  2  : 5180 unrouted;      REAL time: 28 secs 

Phase  3  : 2400 unrouted;      REAL time: 30 secs 

Phase  4  : 2511 unrouted; (Setup:252195, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  5  : 0 unrouted; (Setup:259429, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: McBSP_Test.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:259429, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:241796, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Phase  8  : 0 unrouted; (Setup:241796, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:233148, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|INST_ADAT_DEKODER/OU |              |      |      |            |             |
|         T_NEUEDATEN |  BUFGMUX_X0Y6| No   |   24 |  0.050     |  0.689      |
+---------------------+--------------+------+------+------------+-------------+
|INST_ADAT_TAKTGEWINN |              |      |      |            |             |
|            UNG/TAKT |  BUFGMUX_X1Y0| No   |   36 |  0.070     |  0.944      |
+---------------------+--------------+------+------+------------+-------------+
| DEBUG_ADATTAKT_OBUF | BUFGMUX_X1Y11| No   |   25 |  0.024     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|       ADAT_BIT_TAKT | BUFGMUX_X1Y10| No   |   93 |  0.106     |  0.973      |
+---------------------+--------------+------+------+------------+-------------+
|DSP_CLKR_FPGA_CLKX_B |              |      |      |            |             |
|                UFGP |  BUFGMUX_X2Y1| No   |   17 |  0.034     |  0.922      |
+---------------------+--------------+------+------+------------+-------------+
|DSP_CLKX_FPGA_CLKR_B |              |      |      |            |             |
|                UFGP |  BUFGMUX_X1Y1| No   |  402 |  0.219     |  1.097      |
+---------------------+--------------+------+------+------------+-------------+
|INST_BRAM_PUFFER_MCB |              |      |      |            |             |
|   SP_ENKODER/BR_CLK |         Local|      |   17 |  3.026     |  3.999      |
+---------------------+--------------+------+------+------------+-------------+
|ADAT_FRAME_SYNC_ENKO |              |      |      |            |             |
|                 DER |         Local|      |    1 |  0.000     |  0.536      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 233148 (Setup: 233148, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Increase the PAR Effort Level setting to "high"

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_INST_SCHNELLERTAKT_CLKFX_BUF = PERIOD  | SETUP       |    -5.592ns|     8.925ns|      79|      233148
  TIMEGRP         "INST_SCHNELLERTAKT_CLKFX | HOLD        |     1.069ns|            |       0|           0
  _BUF" TS_in_Platinentakt / 6 HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_in_Platinentakt = PERIOD TIMEGRP "in_P | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
  latinentakt" 20 ns HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_in_AdatTakt = PERIOD TIMEGRP "in_AdatT | SETUP       |    30.218ns|    20.944ns|       0|           0
  akt" 81.3802 ns HIGH 50%                  | HOLD        |     0.644ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_in_Platinentakt
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_in_Platinentakt             |     20.000ns|      6.000ns|     53.550ns|            0|           79|            0|         9273|
| TS_INST_SCHNELLERTAKT_CLKFX_BU|      3.333ns|      8.925ns|          N/A|           79|            0|         9273|            0|
| F                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  186 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 79 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file McBSP_Test.ncd



PAR done!
