#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep  4 12:45:31 2025
# Process ID         : 125895
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1
# Command line       : vivado -log pcie3_7x_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie3_7x_0.tcl
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/pcie3_7x_0.vds
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 4041.165 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 13887 MB
#-----------------------------------------------------------
source pcie3_7x_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pcie3_7x_0
Command: synth_design -top pcie3_7x_0 -part xc7vx690tffg1761-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 24 day(s)
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 126088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2269.039 ; gain = 421.945 ; free physical = 5627 ; free virtual = 11718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_3_0_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_3_0_7vx.v:116]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_top' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_init_ctrl_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_init_ctrl_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_tlp_tph_tbl_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_tlp_tph_tbl_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_7vx.v:76]
INFO: [Synth 8-6157] synthesizing module 'PCIE_3_0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:114152]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_3_0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:114152]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx.v:73]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx_rep' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx_rep_8k' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx_rep_8k' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx_rep' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx_req' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx_8k' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx_8k' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx_req' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx_cpl' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_bram_7vx_16k' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_16k.v:69]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx_16k' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_16k.v:69]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx_cpl' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_bram_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_bram_7vx.v:73]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_7vx.v:76]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_force_adapt' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_force_adapt.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_force_adapt.v:234]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_force_adapt' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_force_adapt.v:83]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_pipe_pipeline' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_pipe_lane' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_lane.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_pipe_lane' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_lane.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pcie_pipe_misc' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_misc.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_pipe_misc' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_misc.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_pipe_pipeline' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_top' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_gt_top' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_top.v:85]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_wrapper' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_wrapper.v:158]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_clock' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_clock' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_qpll_reset' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_qpll_reset' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_eq' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_eq.v:401]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_rxeq_scan' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_rxeq_scan' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_eq' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_gt_common' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_common.v:57]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_qpll_drp' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_drp.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_qpll_drp' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_drp.v:64]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_qpll_wrapper' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_wrapper.v:60]
INFO: [Synth 8-6157] synthesizing module 'GTHE2_COMMON' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:46267]
INFO: [Synth 8-6155] done synthesizing module 'GTHE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:46267]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_qpll_wrapper' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_qpll_wrapper.v:60]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_gt_common' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_common.v:57]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_user' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_user.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_user' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_rate' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_rate' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_sync' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_sync' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_drp' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_drp' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_gt_wrapper' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_wrapper.v:68]
INFO: [Synth 8-6157] synthesizing module 'GTHE2_CHANNEL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:45433]
INFO: [Synth 8-6155] done synthesizing module 'GTHE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:45433]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_gtx_cpllpd_ovrd' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_gtx_cpllpd_ovrd' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_gt_wrapper' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_wrapper.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie3_7x_0_pipe_reset' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_reset' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pipe_wrapper' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_wrapper.v:158]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_gt_top' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_top.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0_pcie_3_0_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pcie_3_0_7vx.v:116]
WARNING: [Synth 8-7071] port 'free_run_clock' of module 'pcie3_7x_0_pcie_3_0_7vx' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0.v:846]
WARNING: [Synth 8-7023] instance 'inst' of module 'pcie3_7x_0_pcie_3_0_7vx' has 295 connections declared, but only 294 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0.v:846]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_7x_0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element resetovrd_disble.reset_cnt_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_user.v:384]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_pipe_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element reg_clock_locked_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0_gt_top.v:1045]
WARNING: [Synth 8-7129] Port CLK_CLK in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[7] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[6] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[5] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[4] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[3] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[2] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[1] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module pcie3_7x_0_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[7] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[6] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[5] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[4] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[3] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[2] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie3_7x_0_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[5] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[4] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[3] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[2] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[1] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[0] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_rdy in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[15] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[14] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[13] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[12] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[11] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[10] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[9] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[8] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[7] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[6] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[5] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[4] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[3] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[2] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[1] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[0] in module pcie3_7x_0_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_clk in module pcie3_7x_0_pcie_pipe_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module pcie3_7x_0_pcie_pipe_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_clk in module pcie3_7x_0_pcie_pipe_misc is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module pcie3_7x_0_pcie_pipe_misc is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_clk in module pcie3_7x_0_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_current_speed[1] in module pcie3_7x_0_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_current_speed[0] in module pcie3_7x_0_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx0_rate[0] in module pcie3_7x_0_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx0_eqcontrol[1] in module pcie3_7x_0_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_i in module pcie3_7x_0_pcie_bram_7vx_16k is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_i in module pcie3_7x_0_pcie_bram_7vx_8k is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2405.977 ; gain = 558.883 ; free physical = 5497 ; free virtual = 11591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.883 ; gain = 567.789 ; free physical = 5497 ; free virtual = 11591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.883 ; gain = 567.789 ; free physical = 5497 ; free virtual = 11591
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2420.820 ; gain = 0.000 ; free physical = 5507 ; free virtual = 11600
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc:128]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie3_7x_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie3_7x_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.602 ; gain = 0.000 ; free physical = 5576 ; free virtual = 11669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2569.602 ; gain = 0.000 ; free physical = 5576 ; free virtual = 11669
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2569.602 ; gain = 722.508 ; free physical = 5591 ; free virtual = 11684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.605 ; gain = 730.512 ; free physical = 5591 ; free virtual = 11684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/synth/pcie3_7x_0_ooc.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.605 ; gain = 730.512 ; free physical = 5591 ; free virtual = 11684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_reg' in module 'pcie3_7x_0_pcie_init_ctrl_7vx'
INFO: [Synth 8-802] inferred FSM for state register 'eq_state_reg' in module 'pcie3_7x_0_pcie_force_adapt'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_7x_0_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_7x_0_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie3_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie3_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_7x_0_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie3_7x_0_pipe_sync'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_7x_0_pipe_drp'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_7x_0_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                         00000001 |                              000
STATE_MGMT_RESET_DEASSERT |                         00000010 |                              001
   STATE_MC_TRANSFER_REQ |                         00000100 |                              010
  STATE_INPUT_UPDATE_REQ |                         00001000 |                              011
           STATE_PHY_RDY |                         00010000 |                              100
    STATE_RESET_DEASSERT |                         00100000 |                              101
 STATE_MGMT_RESET_ASSERT |                         01000000 |                              111
STATE_INPUT_UPDATE_REQ_REDO |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_reg' using encoding 'one-hot' in module 'pcie3_7x_0_pcie_init_ctrl_7vx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 EQ_IDLE |                             0001 |                             0001
                EQ_ADAPT |                             0010 |                             0010
                 EQ_WAIT |                             1000 |                             1000
               EQ_RX_TEK |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'eq_state_reg' in module 'pcie3_7x_0_pcie_force_adapt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           FSM_WAIT_LOCK |                     000000000010 |                     000000000010
           FSM_MMCM_LOCK |                     000000000100 |                     000000000100
       FSM_DRP_START_NOM |                     000000001000 |                     000000001000
        FSM_DRP_DONE_NOM |                     000000010000 |                     000000010000
            FSM_QPLLLOCK |                     000000100000 |                     000000100000
        FSM_QPLL_PDRESET |                     010000000000 |                     010000000000
             FSM_QPLL_PD |                     100000000000 |                     100000000000
                FSM_IDLE |                     000000000001 |                     000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie3_7x_0_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_7x_0_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie3_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie3_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie3_7x_0_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie3_7x_0_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                          0000001 |                          0000001
                FSM_LOAD |                          0000010 |                          0000010
                FSM_READ |                          0000100 |                          0000100
                FSM_RRDY |                          0001000 |                          0001000
               FSM_WRITE |                          0010000 |                          0010000
                FSM_WRDY |                          0100000 |                          0100000
                FSM_DONE |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie3_7x_0_pipe_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000100000000 |                            00101
                 FSM_DRP |                01000000000000000 |                            00110
       FSM_DRP_X16_START |                00000000001000000 |                            00011
        FSM_DRP_X16_DONE |                00000000010000000 |                            00100
             FSM_GTRESET |                00010000000000000 |                            00111
    FSM_RXPMARESETDONE_1 |                00100000000000000 |                            01000
    FSM_RXPMARESETDONE_2 |                10000000000000000 |                            01001
       FSM_DRP_X20_START |                00001000000000000 |                            01010
        FSM_DRP_X20_DONE |                00000100000000000 |                            01011
           FSM_MMCM_LOCK |                00000000000100000 |                            01100
           FSM_RESETDONE |                00000000000010000 |                            01101
             FSM_CPLL_PD |                00000000000000100 |                            01110
        FSM_TXSYNC_START |                00000000000001000 |                            01111
         FSM_TXSYNC_DONE |                00000001000000000 |                            10000
                FSM_IDLE |                00000010000000000 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_7x_0_pipe_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2577.605 ; gain = 730.512 ; free physical = 5587 ; free virtual = 11683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 19    
	   2 Input    1 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 8     
	               96 Bit    Registers := 8     
	               23 Bit    Registers := 8     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 30    
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 86    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 80    
	                3 Bit    Registers := 58    
	                2 Bit    Registers := 108   
	                1 Bit    Registers := 1290  
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 8     
	   5 Input   23 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 8     
	   7 Input   19 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 24    
	   7 Input   18 Bit        Muxes := 16    
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 40    
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   14 Bit        Muxes := 16    
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 24    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 12    
	   3 Input    9 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 24    
	   3 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 106   
	   7 Input    7 Bit        Muxes := 16    
	   4 Input    7 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 18    
	   7 Input    6 Bit        Muxes := 24    
	   8 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 219   
	   5 Input    5 Bit        Muxes := 8     
	   8 Input    5 Bit        Muxes := 8     
	  17 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 59    
	   7 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 75    
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 24    
	   4 Input    3 Bit        Muxes := 8     
	  10 Input    3 Bit        Muxes := 2     
	  32 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 61    
	   7 Input    2 Bit        Muxes := 8     
	  32 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 233   
	   8 Input    1 Bit        Muxes := 31    
	   5 Input    1 Bit        Muxes := 65    
	  13 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 136   
	  10 Input    1 Bit        Muxes := 6     
	  32 Input    1 Bit        Muxes := 152   
	  17 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) is unused and will be removed from module pcie3_7x_0_pcie_3_0_7vx.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie3_7x_0_pipe_eq.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie3_7x_0_pipe_eq.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie3_7x_0_pipe_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2577.605 ; gain = 730.512 ; free physical = 5590 ; free virtual = 11687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3049.605 ; gain = 1202.512 ; free physical = 5101 ; free virtual = 11197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 3082.613 ; gain = 1235.520 ; free physical = 5063 ; free virtual = 11159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3117.668 ; gain = 1270.574 ; free physical = 5023 ; free virtual = 11120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4919 ; free virtual = 11015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4919 ; free virtual = 11015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4911 ; free virtual = 11008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4911 ; free virtual = 11008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4911 ; free virtual = 11008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4911 ; free virtual = 11008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie3_7x_0_pcie_3_0_7vx | gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 8     | NO           | NO                 | YES               | 0      | 24      | 
|pcie3_7x_0_pcie_3_0_7vx | gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 8     | NO           | NO                 | YES               | 0      | 32      | 
+------------------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCTRL      |     2|
|3     |CARRY4        |    96|
|4     |GTHE2_CHANNEL |     8|
|5     |GTHE2_COMMON  |     2|
|6     |LUT1          |    32|
|7     |LUT2          |   867|
|8     |LUT3          |   462|
|9     |LUT4          |   342|
|10    |LUT5          |  1263|
|11    |LUT6          |  1187|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |    56|
|14    |PCIE_3        |     1|
|15    |RAMB18E1      |    12|
|17    |RAMB36E1      |     3|
|19    |SRLC32E       |    56|
|20    |FDCE          |    12|
|21    |FDPE          |     9|
|22    |FDRE          |  4823|
|23    |FDSE          |   109|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 3230.480 ; gain = 1383.387 ; free physical = 4911 ; free virtual = 11008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 814 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3230.480 ; gain = 1228.668 ; free physical = 4903 ; free virtual = 11000
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 3230.488 ; gain = 1383.387 ; free physical = 4903 ; free virtual = 11000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3230.488 ; gain = 0.000 ; free physical = 5065 ; free virtual = 11162
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3286.508 ; gain = 0.000 ; free physical = 5065 ; free virtual = 11162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b633c153
INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 3286.508 ; gain = 1908.078 ; free physical = 5066 ; free virtual = 11163
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2647.652; main = 2445.046; forked = 266.763
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4147.477; main = 3286.512; forked = 916.992
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3310.520 ; gain = 0.000 ; free physical = 5066 ; free virtual = 11164
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/pcie3_7x_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pcie3_7x_0, cache-ID = 77368689211fe7ed
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3310.520 ; gain = 0.000 ; free physical = 5050 ; free virtual = 11159
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/pcie3_7x_0_synth_1/pcie3_7x_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pcie3_7x_0_utilization_synth.rpt -pb pcie3_7x_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 12:47:01 2025...
