{ "Warning" "WACF_MISSING_TCL_FILE" "ram4k.qip " "Tcl Script File ram4k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram4k.qip " "set_global_assignment -name QIP_FILE ram4k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1475850205360 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1475850205360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475850205361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475850205362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 16:23:24 2016 " "Processing started: Fri Oct 07 16:23:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475850205362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475850205362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc -c soc " "Command: quartus_sta soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475850205362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1475850205457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1475850205697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1475850205742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1475850205742 ""}
{ "Info" "ISTA_SDC_FOUND" "soc.sdc " "Reading SDC File: 'soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1475850206180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 41 CLOCK_27\[0\] port " "Ignored filter at soc.sdc(41): CLOCK_27\[0\] could not be matched with a port" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850206188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at soc.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_27\} -period 37.037 -waveform \{ 0.000 18.500 \} \[get_ports \{CLOCK_27\[0\]\}\] " "create_clock -name \{clk_27\} -period 37.037 -waveform \{ 0.000 18.500 \} \[get_ports \{CLOCK_27\[0\]\}\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206189 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206189 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206190 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -phase -28.93 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -phase -28.93 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206190 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 21 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 21 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206190 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 48 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at soc.sdc(48): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850206191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock soc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at soc.sdc(48): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\] " "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206191 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1475850206192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 65 sdclk_pin clock " "Ignored filter at soc.sdc(65): sdclk_pin could not be matched with a clock" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850206194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206195 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206196 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(72): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206196 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\]" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206196 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 91 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at soc.sdc(91): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1475850206197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <from> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206197 ""}  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <to> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <to> is an empty collection" {  } { { "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" "" { Text "C:/Users/nec/GIT_ROOT/mist-board/tutorials/soc/lesson4/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1475850206197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1475850206205 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_48\[0\] CLOCK_48\[0\] " "create_clock -period 1.000 -name CLOCK_48\[0\] CLOCK_48\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div\[2\] clk_div\[2\] " "create_clock -period 1.000 -name clk_div\[2\] clk_div\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206206 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206310 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206311 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206311 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206311 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206311 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1475850206312 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1475850206345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1475850206529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1475850206529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.245 " "Worst-case setup slack is -13.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.245           -3742.856 clk_div\[2\]  " "  -13.245           -3742.856 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.226            -198.429 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.226            -198.429 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.009             -24.328 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.009             -24.328 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850206535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.140 " "Worst-case hold slack is -0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.341 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.140              -0.341 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk_div\[2\]  " "    0.431               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850206554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.543 " "Worst-case recovery slack is -3.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543            -563.867 clk_div\[2\]  " "   -3.543            -563.867 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850206563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.742 " "Worst-case removal slack is 2.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.742               0.000 clk_div\[2\]  " "    2.742               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850206572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -688.389 clk_div\[2\]  " "   -3.201            -688.389 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_48\[0\]  " "   -3.000              -3.000 CLOCK_48\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850206579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1475850206854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1475850206892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1475850207756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208066 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208066 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208066 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208066 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1475850208103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1475850208103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.443 " "Worst-case setup slack is -12.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.443           -3504.335 clk_div\[2\]  " "  -12.443           -3504.335 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.752            -177.563 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.752            -177.563 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.447             -20.320 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.447             -20.320 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.273 " "Worst-case hold slack is -0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -0.845 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.273              -0.845 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk_div\[2\]  " "    0.381               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.143 " "Worst-case recovery slack is -3.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.143            -497.756 clk_div\[2\]  " "   -3.143            -497.756 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.456 " "Worst-case removal slack is 2.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.456               0.000 clk_div\[2\]  " "    2.456               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -688.389 clk_div\[2\]  " "   -3.201            -688.389 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_48\[0\]  " "   -3.000              -3.000 CLOCK_48\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.678             -86.228 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.987             -14.805 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208165 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1475850208536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208858 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208858 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208858 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833 " "Clock: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208858 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1475850208867 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1475850208867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.345 " "Worst-case setup slack is -5.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.345           -1437.922 clk_div\[2\]  " "   -5.345           -1437.922 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.126              -6.796 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.126              -6.796 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.515             -37.036 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.515             -37.036 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.072               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_div\[2\]  " "    0.178               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.022 " "Worst-case recovery slack is -1.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022            -157.011 clk_div\[2\]  " "   -1.022            -157.011 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.266 " "Worst-case removal slack is 1.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 clk_div\[2\]  " "    1.266               0.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.582 CLOCK_48\[0\]  " "   -3.000              -3.582 CLOCK_48\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -403.000 clk_div\[2\]  " "   -1.000            -403.000 clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -7.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.500              -7.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477             -29.097 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.477             -29.097 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1475850208947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1475850209892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1475850209892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475850210142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 16:23:30 2016 " "Processing ended: Fri Oct 07 16:23:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475850210142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475850210142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475850210142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475850210142 ""}
