`timescale 1ns/1ps
module test;
reg clk,rst,r,s;
wire q;
sr_ff uut(
.clk(clk),
.rst(rst),
.r(r),
.s(s),
.q(q)
);

initial begin 
clk = 0;
forever #5 clk = ~ clk;
end

initial begin 
$dumpfile("had.vcd");
$dumpvars(0,test);

rst=1;s=0;r=0; #10;
rst=0;

s=0;r=0; #10;
s=0;r=1; #10;
s=1;r=0; #10;
s=1;r=1; #10;

$finish;
end 
endmodule