--
--	Conversion of Node-Jaguar.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Jun 19 15:40:08 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__RX_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_11 : bit;
SIGNAL tmpIO_0__RX_net_0 : bit;
TERMINAL tmpSIOVREF__RX_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__RX_net_0 : bit;
SIGNAL tmpOE__TX_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL tmpFB_0__TX_net_0 : bit;
SIGNAL tmpIO_0__TX_net_0 : bit;
TERMINAL tmpSIOVREF__TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_net_0 : bit;
SIGNAL \CAN:Net_25\ : bit;
SIGNAL Net_13 : bit;
SIGNAL Net_2 : bit;
SIGNAL \CAN:Net_31\ : bit;
SIGNAL \CAN:Net_30\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
TERMINAL Net_10 : bit;
TERMINAL Net_23 : bit;
TERMINAL Net_8 : bit;
TERMINAL Net_18 : bit;
SIGNAL tmpOE__Buzzer_net_0 : bit;
SIGNAL tmpFB_0__Buzzer_net_0 : bit;
SIGNAL tmpIO_0__Buzzer_net_0 : bit;
TERMINAL tmpSIOVREF__Buzzer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Buzzer_net_0 : bit;
SIGNAL tmpOE__HV_net_0 : bit;
SIGNAL tmpFB_0__HV_net_0 : bit;
SIGNAL tmpIO_0__HV_net_0 : bit;
TERMINAL tmpSIOVREF__HV_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HV_net_0 : bit;
SIGNAL tmpOE__Drive_net_0 : bit;
SIGNAL tmpFB_0__Drive_net_0 : bit;
SIGNAL tmpIO_0__Drive_net_0 : bit;
TERMINAL tmpSIOVREF__Drive_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Drive_net_0 : bit;
SIGNAL tmpOE__RGB3_1_net_0 : bit;
SIGNAL tmpFB_0__RGB3_1_net_0 : bit;
SIGNAL tmpIO_0__RGB3_1_net_0 : bit;
TERMINAL tmpSIOVREF__RGB3_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB3_1_net_0 : bit;
SIGNAL tmpOE__RGB2_1_net_0 : bit;
SIGNAL tmpFB_0__RGB2_1_net_0 : bit;
SIGNAL tmpIO_0__RGB2_1_net_0 : bit;
TERMINAL tmpSIOVREF__RGB2_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB2_1_net_0 : bit;
SIGNAL tmpOE__RGB1_1_net_0 : bit;
SIGNAL tmpFB_0__RGB1_1_net_0 : bit;
SIGNAL tmpIO_0__RGB1_1_net_0 : bit;
TERMINAL tmpSIOVREF__RGB1_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB1_1_net_0 : bit;
SIGNAL Net_31 : bit;
SIGNAL Net_103 : bit;
SIGNAL \CAN_Timer:Net_260\ : bit;
SIGNAL \CAN_Timer:Net_266\ : bit;
SIGNAL \CAN_Timer:Net_51\ : bit;
SIGNAL \CAN_Timer:Net_261\ : bit;
SIGNAL \CAN_Timer:Net_57\ : bit;
SIGNAL Net_47 : bit;
SIGNAL Net_52 : bit;
SIGNAL \CAN_Timer:Net_102\ : bit;
SIGNAL Net_56 : bit;
SIGNAL \Node_Timer:Net_260\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \Node_Timer:Net_55\ : bit;
SIGNAL Net_62 : bit;
SIGNAL \Node_Timer:Net_53\ : bit;
SIGNAL \Node_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Node_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Node_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Node_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Node_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Node_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Node_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Node_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Node_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_61 : bit;
SIGNAL \Node_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Node_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Node_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Node_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Node_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Node_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Node_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Node_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc6\ : bit;
SIGNAL \Node_Timer:TimerUDB:nc8\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:nc5\ : bit;
SIGNAL \Node_Timer:TimerUDB:nc7\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Node_Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Node_Timer:Net_102\ : bit;
SIGNAL \Node_Timer:Net_266\ : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_73 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_74 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL Net_75 : bit;
SIGNAL tmpOE__RST_1_net_0 : bit;
SIGNAL Net_77 : bit;
SIGNAL tmpIO_0__RST_1_net_0 : bit;
TERMINAL tmpSIOVREF__RST_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RST_1_net_0 : bit;
SIGNAL \LED_Driver1:sda_x_wire\ : bit;
SIGNAL \LED_Driver1:Net_643_4\ : bit;
SIGNAL \LED_Driver1:Net_697\ : bit;
SIGNAL \LED_Driver1:Net_643_5\ : bit;
SIGNAL \LED_Driver1:udb_clk\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:op_clk\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_7\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_6\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_5\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_4\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_3\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_2\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:control_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_6\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_5\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_4\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_3\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_2\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:status_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sts_irq\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:address_match\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:stop_detect\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_4\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_3\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_2\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \LED_Driver1:Net_1109_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \LED_Driver1:Net_1109_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:start_detect\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_reset\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:bus_busy\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \LED_Driver1:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:contention\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:txdata\ : bit;
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL \LED_Driver1:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:lost_arb\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:rxdata\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:stalled\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL \LED_Driver1:Net_643_3\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \LED_Driver1:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \LED_Driver1:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \LED_Driver1:scl_x_wire\ : bit;
SIGNAL \LED_Driver1:Net_969\ : bit;
SIGNAL \LED_Driver1:Net_968\ : bit;
SIGNAL Net_78 : bit;
SIGNAL \LED_Driver1:Net_973\ : bit;
SIGNAL \LED_Driver1:bus_clk\ : bit;
SIGNAL Net_79 : bit;
SIGNAL \LED_Driver1:Net_974\ : bit;
SIGNAL \LED_Driver1:scl_yfb\ : bit;
SIGNAL \LED_Driver1:sda_yfb\ : bit;
SIGNAL \LED_Driver1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \LED_Driver1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \LED_Driver1:timeout_clk\ : bit;
SIGNAL Net_84 : bit;
SIGNAL \LED_Driver1:Net_975\ : bit;
SIGNAL Net_82 : bit;
SIGNAL Net_83 : bit;
SIGNAL tmpOE__SDA_2_net_0 : bit;
SIGNAL tmpFB_0__SDA_2_net_0 : bit;
SIGNAL Net_85 : bit;
TERMINAL tmpSIOVREF__SDA_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_2_net_0 : bit;
SIGNAL tmpOE__SCL_2_net_0 : bit;
SIGNAL tmpFB_0__SCL_2_net_0 : bit;
SIGNAL Net_86 : bit;
TERMINAL tmpSIOVREF__SCL_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_2_net_0 : bit;
SIGNAL Net_87 : bit;
SIGNAL tmpOE__RST_2_net_0 : bit;
SIGNAL Net_89 : bit;
SIGNAL tmpIO_0__RST_2_net_0 : bit;
TERMINAL tmpSIOVREF__RST_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RST_2_net_0 : bit;
SIGNAL \LED_Driver2:sda_x_wire\ : bit;
SIGNAL \LED_Driver2:Net_643_4\ : bit;
SIGNAL \LED_Driver2:Net_697\ : bit;
SIGNAL \LED_Driver2:Net_643_5\ : bit;
SIGNAL \LED_Driver2:udb_clk\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:op_clk\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_7\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_6\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_5\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_4\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_3\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_2\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:control_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_6\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_5\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_4\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_3\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_2\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:status_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sts_irq\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:address_match\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:stop_detect\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_4\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_3\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_2\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \LED_Driver2:Net_1109_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \LED_Driver2:Net_1109_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:start_detect\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_reset\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:bus_busy\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \LED_Driver2:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:contention\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:txdata\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:lost_arb\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:rxdata\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:stalled\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \LED_Driver2:Net_643_3\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \LED_Driver2:bI2C_UDB:genblk6:MODULE_4:neq\:SIGNAL IS 2;
SIGNAL \LED_Driver2:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \LED_Driver2:scl_x_wire\ : bit;
SIGNAL \LED_Driver2:Net_969\ : bit;
SIGNAL \LED_Driver2:Net_968\ : bit;
SIGNAL Net_90 : bit;
SIGNAL \LED_Driver2:Net_973\ : bit;
SIGNAL \LED_Driver2:bus_clk\ : bit;
SIGNAL Net_91 : bit;
SIGNAL \LED_Driver2:Net_974\ : bit;
SIGNAL \LED_Driver2:scl_yfb\ : bit;
SIGNAL \LED_Driver2:sda_yfb\ : bit;
SIGNAL \LED_Driver2:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \LED_Driver2:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \LED_Driver2:timeout_clk\ : bit;
SIGNAL Net_96 : bit;
SIGNAL \LED_Driver2:Net_975\ : bit;
SIGNAL Net_94 : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_105 : bit;
SIGNAL \b1_critical_timer:Net_260\ : bit;
SIGNAL Net_102 : bit;
SIGNAL \b1_critical_timer:Net_55\ : bit;
SIGNAL Net_111 : bit;
SIGNAL \b1_critical_timer:Net_53\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_7\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_6\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_5\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_4\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_3\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:control_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:capture_last\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:run_mode\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_tc\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:per_zero\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:tc_i\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_108 : bit;
SIGNAL \b1_critical_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_6\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_5\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_4\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:status_3\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:nc0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:nc11\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:nc14\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:nc1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:nc10\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:nc13\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:nc2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:nc9\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:nc12\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b1_critical_timer:Net_102\ : bit;
SIGNAL \b1_critical_timer:Net_266\ : bit;
SIGNAL Net_148 : bit;
SIGNAL \b2_critical_timer:Net_260\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \b2_critical_timer:Net_55\ : bit;
SIGNAL Net_154 : bit;
SIGNAL \b2_critical_timer:Net_53\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_7\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_6\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_5\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_4\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_3\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:control_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:capture_last\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:run_mode\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_tc\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:per_zero\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:tc_i\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_114 : bit;
SIGNAL \b2_critical_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_6\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_5\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_4\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:status_3\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:nc0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:nc11\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:nc14\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:nc1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:nc10\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:nc13\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:nc2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:nc9\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:nc12\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b2_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b2_critical_timer:Net_102\ : bit;
SIGNAL \b2_critical_timer:Net_266\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \b3_critical_timer:Net_260\ : bit;
SIGNAL Net_115 : bit;
SIGNAL \b3_critical_timer:Net_55\ : bit;
SIGNAL Net_164 : bit;
SIGNAL \b3_critical_timer:Net_53\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_7\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_6\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_5\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_4\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_3\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:control_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:capture_last\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:run_mode\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_tc\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:per_zero\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:tc_i\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_119 : bit;
SIGNAL \b3_critical_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_6\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_5\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_4\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:status_3\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:nc0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:nc11\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:nc14\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:nc1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:nc10\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:nc13\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:nc2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:nc9\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:nc12\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \b3_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \b3_critical_timer:Net_102\ : bit;
SIGNAL \b3_critical_timer:Net_266\ : bit;
SIGNAL Net_168 : bit;
SIGNAL \c1_critical_timer:Net_260\ : bit;
SIGNAL Net_120 : bit;
SIGNAL \c1_critical_timer:Net_55\ : bit;
SIGNAL Net_174 : bit;
SIGNAL \c1_critical_timer:Net_53\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_7\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_6\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_5\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_4\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_3\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:control_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:capture_last\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:run_mode\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_tc\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:per_zero\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:tc_i\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_124 : bit;
SIGNAL \c1_critical_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_6\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_5\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_4\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:status_3\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:nc0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:nc11\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:nc14\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:nc1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:nc10\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:nc13\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:nc2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:nc9\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:nc12\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \c1_critical_timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \c1_critical_timer:Net_102\ : bit;
SIGNAL \c1_critical_timer:Net_266\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Node_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Node_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Node_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \LED_Driver1:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \LED_Driver2:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \b1_critical_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \b2_critical_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \b3_critical_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \c1_critical_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__RX_net_0 <=  ('1') ;

\Node_Timer:TimerUDB:status_tc\ <= ((\Node_Timer:TimerUDB:control_7\ and \Node_Timer:TimerUDB:per_zero\));

\LED_Driver1:bI2C_UDB:status_5\ <= ((not \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ and \LED_Driver1:bI2C_UDB:scl_in_reg\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ and \LED_Driver1:bI2C_UDB:sda_in_last_reg\));

\LED_Driver1:bI2C_UDB:status_4\ <= (\LED_Driver1:bI2C_UDB:m_state_0\
	OR \LED_Driver1:bI2C_UDB:m_state_1\
	OR \LED_Driver1:bI2C_UDB:m_state_2\
	OR \LED_Driver1:bI2C_UDB:m_state_3\
	OR \LED_Driver1:bI2C_UDB:m_state_4\);

\LED_Driver1:bI2C_UDB:m_state_4\\D\ <= ((not \LED_Driver1:bI2C_UDB:control_6\ and not \LED_Driver1:bI2C_UDB:control_5\ and not \LED_Driver1:bI2C_UDB:control_2\ and not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:lost_arb2_reg\)
	OR (not \LED_Driver1:bI2C_UDB:control_4\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_4\));

\LED_Driver1:bI2C_UDB:m_state_3\\D\ <= ((not \LED_Driver1:bI2C_UDB:control_6\ and not \LED_Driver1:bI2C_UDB:control_5\ and not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:control_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\));

\LED_Driver1:bI2C_UDB:m_state_2\\D\ <= ((not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb2_reg\ and \LED_Driver1:bI2C_UDB:control_4\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:control_5\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:control_6\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_2\));

\LED_Driver1:bI2C_UDB:m_state_1\\D\ <= ((not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_1\));

\LED_Driver1:bI2C_UDB:m_state_0\\D\ <= ((not \LED_Driver1:bI2C_UDB:control_5\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb2_reg\ and \LED_Driver1:bI2C_UDB:control_4\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:control_7\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:control_6\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_0\));

\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\LED_Driver1:bI2C_UDB:cnt_reset\
	OR \LED_Driver1:bI2C_UDB:m_reset\
	OR \LED_Driver1:bI2C_UDB:clkgen_tc\);

\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\
	OR \LED_Driver1:bI2C_UDB:m_reset\);

\LED_Driver1:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_0\));

\LED_Driver1:bI2C_UDB:master_mode_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_2\ and \LED_Driver1:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_2\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_2\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_2\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_2\ and \LED_Driver1:bI2C_UDB:m_state_1\));

\LED_Driver1:bI2C_UDB:m_lrb_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:Net_1109_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:status_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_1\ and \LED_Driver1:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_1\ and \LED_Driver1:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_1\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_1\));

\LED_Driver1:bI2C_UDB:contention1_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:sda_in_reg\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:sda_x_wire\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:sda_x_wire\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:sda_in_reg\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:bI2C_UDB:sda_in_reg\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:sda_x_wire\ and \LED_Driver1:bI2C_UDB:clkgen_tc\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:sda_x_wire\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:sda_in_reg\ and \LED_Driver1:bI2C_UDB:clkgen_tc\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:bI2C_UDB:sda_in_reg\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:sda_x_wire\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:sda_x_wire\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:sda_in_reg\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:bI2C_UDB:sda_in_reg\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:sda_x_wire\ and \LED_Driver1:bI2C_UDB:clkgen_tc\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:sda_x_wire\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:sda_in_reg\ and \LED_Driver1:bI2C_UDB:clkgen_tc\ and \LED_Driver1:bI2C_UDB:m_state_3\));

\LED_Driver1:bI2C_UDB:lost_arb_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:lost_arb_reg\));

\LED_Driver1:bI2C_UDB:bus_busy_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:sda_in_last_reg\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:scl_in_reg\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ and \LED_Driver1:bI2C_UDB:sda_in_last2_reg\)
	OR (not \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver1:bI2C_UDB:scl_in_reg\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:sda_in_last2_reg\ and \LED_Driver1:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver1:bI2C_UDB:sda_in_last_reg\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:bus_busy_reg\));

\LED_Driver1:bI2C_UDB:m_address_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_3\ and \LED_Driver1:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_3\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_3\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_3\ and \LED_Driver1:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver1:bI2C_UDB:m_reset\ and \LED_Driver1:bI2C_UDB:status_3\ and \LED_Driver1:bI2C_UDB:m_state_1\));

\LED_Driver1:bI2C_UDB:cnt_reset\ <= ((not \LED_Driver1:bI2C_UDB:scl_in_reg\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:Net_643_3\)
	OR (not \LED_Driver1:bI2C_UDB:scl_in_reg\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:Net_643_3\)
	OR (not \LED_Driver1:bI2C_UDB:scl_in_reg\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:Net_643_3\)
	OR (not \LED_Driver1:bI2C_UDB:scl_in_reg\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:Net_643_3\));

\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\ <= (\LED_Driver1:bI2C_UDB:cnt_reset\
	OR \LED_Driver1:bI2C_UDB:clkgen_tc\);

\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\ <= ((\LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:clk_eq_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:clk_eq_reg\));

\LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \LED_Driver1:Net_1109_0\ and not \LED_Driver1:Net_643_3\)
	OR (\LED_Driver1:Net_1109_0\ and \LED_Driver1:Net_643_3\));

\LED_Driver1:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:cnt_reset\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\ and not \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and not \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:bI2C_UDB:cnt_reset\ and \LED_Driver1:bI2C_UDB:clkgen_cl1\ and \LED_Driver1:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver1:bI2C_UDB:cnt_reset\ and \LED_Driver1:bI2C_UDB:clkgen_cl1\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_1\ and not \LED_Driver1:bI2C_UDB:cnt_reset\ and \LED_Driver1:bI2C_UDB:clkgen_cl1\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:cnt_reset\ and \LED_Driver1:bI2C_UDB:clkgen_cl1\)
	OR \LED_Driver1:bI2C_UDB:m_reset\);

\LED_Driver1:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:shift_data_out\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_2\ and not \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\ and \LED_Driver1:sda_x_wire\)
	OR (\LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:lost_arb_reg\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver1:bI2C_UDB:control_4\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and not \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\)
	OR \LED_Driver1:bI2C_UDB:m_reset\);

\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_0\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_1\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_2\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver1:bI2C_UDB:tx_reg_empty\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\));

\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\ <= ((not \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_3\ and \LED_Driver1:bI2C_UDB:clkgen_tc\ and \LED_Driver1:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver1:bI2C_UDB:m_state_4\ and \LED_Driver1:bI2C_UDB:clkgen_tc\ and \LED_Driver1:bI2C_UDB:m_state_3\));

\LED_Driver1:bI2C_UDB:slave_rst_reg\\D\ <= ((not \LED_Driver1:bI2C_UDB:sda_in_last_reg\ and \LED_Driver1:bI2C_UDB:scl_in_reg\ and \LED_Driver1:bI2C_UDB:scl_in_last_reg\ and \LED_Driver1:bI2C_UDB:scl_in_last2_reg\ and \LED_Driver1:bI2C_UDB:sda_in_last2_reg\)
	OR not \LED_Driver1:bI2C_UDB:control_0\
	OR Net_77);

\LED_Driver1:bI2C_UDB:master_rst_reg\\D\ <= (not \LED_Driver1:bI2C_UDB:control_1\
	OR Net_77);

\LED_Driver2:bI2C_UDB:status_5\ <= ((not \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ and \LED_Driver2:bI2C_UDB:scl_in_reg\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ and \LED_Driver2:bI2C_UDB:sda_in_last_reg\));

\LED_Driver2:bI2C_UDB:status_4\ <= (\LED_Driver2:bI2C_UDB:m_state_0\
	OR \LED_Driver2:bI2C_UDB:m_state_1\
	OR \LED_Driver2:bI2C_UDB:m_state_2\
	OR \LED_Driver2:bI2C_UDB:m_state_3\
	OR \LED_Driver2:bI2C_UDB:m_state_4\);

\LED_Driver2:bI2C_UDB:m_state_4\\D\ <= ((not \LED_Driver2:bI2C_UDB:control_6\ and not \LED_Driver2:bI2C_UDB:control_5\ and not \LED_Driver2:bI2C_UDB:control_2\ and not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:lost_arb2_reg\)
	OR (not \LED_Driver2:bI2C_UDB:control_4\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_4\));

\LED_Driver2:bI2C_UDB:m_state_3\\D\ <= ((not \LED_Driver2:bI2C_UDB:control_6\ and not \LED_Driver2:bI2C_UDB:control_5\ and not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:control_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\));

\LED_Driver2:bI2C_UDB:m_state_2\\D\ <= ((not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb2_reg\ and \LED_Driver2:bI2C_UDB:control_4\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:control_5\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:control_6\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_2\));

\LED_Driver2:bI2C_UDB:m_state_1\\D\ <= ((not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_1\));

\LED_Driver2:bI2C_UDB:m_state_0\\D\ <= ((not \LED_Driver2:bI2C_UDB:control_5\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb2_reg\ and \LED_Driver2:bI2C_UDB:control_4\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:control_7\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:control_6\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_0\));

\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\LED_Driver2:bI2C_UDB:cnt_reset\
	OR \LED_Driver2:bI2C_UDB:m_reset\
	OR \LED_Driver2:bI2C_UDB:clkgen_tc\);

\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\
	OR \LED_Driver2:bI2C_UDB:m_reset\);

\LED_Driver2:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_0\));

\LED_Driver2:bI2C_UDB:master_mode_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_2\ and \LED_Driver2:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_2\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_2\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_2\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_2\ and \LED_Driver2:bI2C_UDB:m_state_1\));

\LED_Driver2:bI2C_UDB:m_lrb_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:Net_1109_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:status_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_1\ and \LED_Driver2:bI2C_UDB:m_state_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_1\ and \LED_Driver2:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_1\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_1\));

\LED_Driver2:bI2C_UDB:contention1_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:sda_in_reg\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:sda_x_wire\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:sda_x_wire\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:sda_in_reg\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:bI2C_UDB:sda_in_reg\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:sda_x_wire\ and \LED_Driver2:bI2C_UDB:clkgen_tc\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:sda_x_wire\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:sda_in_reg\ and \LED_Driver2:bI2C_UDB:clkgen_tc\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:bI2C_UDB:sda_in_reg\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:sda_x_wire\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:sda_x_wire\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:sda_in_reg\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:bI2C_UDB:sda_in_reg\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:sda_x_wire\ and \LED_Driver2:bI2C_UDB:clkgen_tc\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:sda_x_wire\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:sda_in_reg\ and \LED_Driver2:bI2C_UDB:clkgen_tc\ and \LED_Driver2:bI2C_UDB:m_state_3\));

\LED_Driver2:bI2C_UDB:lost_arb_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:lost_arb_reg\));

\LED_Driver2:bI2C_UDB:bus_busy_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:sda_in_last_reg\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:scl_in_reg\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ and \LED_Driver2:bI2C_UDB:sda_in_last2_reg\)
	OR (not \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver2:bI2C_UDB:scl_in_reg\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:sda_in_last2_reg\ and \LED_Driver2:bI2C_UDB:bus_busy_reg\)
	OR (not \LED_Driver2:bI2C_UDB:sda_in_last_reg\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:bus_busy_reg\));

\LED_Driver2:bI2C_UDB:m_address_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_3\ and \LED_Driver2:bI2C_UDB:m_state_2\)
	OR (not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_3\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_3\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_3\ and \LED_Driver2:bI2C_UDB:m_state_0\)
	OR (not \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ and not \LED_Driver2:bI2C_UDB:m_reset\ and \LED_Driver2:bI2C_UDB:status_3\ and \LED_Driver2:bI2C_UDB:m_state_1\));

\LED_Driver2:bI2C_UDB:cnt_reset\ <= ((not \LED_Driver2:bI2C_UDB:scl_in_reg\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:Net_643_3\)
	OR (not \LED_Driver2:bI2C_UDB:scl_in_reg\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:Net_643_3\)
	OR (not \LED_Driver2:bI2C_UDB:scl_in_reg\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:Net_643_3\)
	OR (not \LED_Driver2:bI2C_UDB:scl_in_reg\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:Net_643_3\));

\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\ <= (\LED_Driver2:bI2C_UDB:cnt_reset\
	OR \LED_Driver2:bI2C_UDB:clkgen_tc\);

\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\ <= ((\LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clk_eq_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:clk_eq_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:clk_eq_reg\));

\LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\ <= ((not \LED_Driver2:Net_1109_0\ and not \LED_Driver2:Net_643_3\)
	OR (\LED_Driver2:Net_1109_0\ and \LED_Driver2:Net_643_3\));

\LED_Driver2:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:cnt_reset\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\ and not \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and not \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:bI2C_UDB:cnt_reset\ and \LED_Driver2:bI2C_UDB:clkgen_cl1\ and \LED_Driver2:bI2C_UDB:m_state_3\)
	OR (not \LED_Driver2:bI2C_UDB:cnt_reset\ and \LED_Driver2:bI2C_UDB:clkgen_cl1\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_1\ and not \LED_Driver2:bI2C_UDB:cnt_reset\ and \LED_Driver2:bI2C_UDB:clkgen_cl1\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:cnt_reset\ and \LED_Driver2:bI2C_UDB:clkgen_cl1\)
	OR \LED_Driver2:bI2C_UDB:m_reset\);

\LED_Driver2:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:shift_data_out\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_2\ and not \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\ and \LED_Driver2:sda_x_wire\)
	OR (\LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:lost_arb_reg\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver2:bI2C_UDB:control_4\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and not \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\)
	OR \LED_Driver2:bI2C_UDB:m_reset\);

\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\ <= ((not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_0\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_1\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_2\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \LED_Driver2:bI2C_UDB:tx_reg_empty\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\));

\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\ <= ((not \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:cnt_reset\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_3\ and \LED_Driver2:bI2C_UDB:clkgen_tc\ and \LED_Driver2:bI2C_UDB:m_state_4\)
	OR (not \LED_Driver2:bI2C_UDB:m_state_4\ and \LED_Driver2:bI2C_UDB:clkgen_tc\ and \LED_Driver2:bI2C_UDB:m_state_3\));

\LED_Driver2:bI2C_UDB:slave_rst_reg\\D\ <= ((not \LED_Driver2:bI2C_UDB:sda_in_last_reg\ and \LED_Driver2:bI2C_UDB:scl_in_reg\ and \LED_Driver2:bI2C_UDB:scl_in_last_reg\ and \LED_Driver2:bI2C_UDB:scl_in_last2_reg\ and \LED_Driver2:bI2C_UDB:sda_in_last2_reg\)
	OR not \LED_Driver2:bI2C_UDB:control_0\
	OR Net_89);

\LED_Driver2:bI2C_UDB:master_rst_reg\\D\ <= (not \LED_Driver2:bI2C_UDB:control_1\
	OR Net_89);

\b1_critical_timer:TimerUDB:status_tc\ <= ((\b1_critical_timer:TimerUDB:control_7\ and \b1_critical_timer:TimerUDB:per_zero\));

\b2_critical_timer:TimerUDB:status_tc\ <= ((\b2_critical_timer:TimerUDB:control_7\ and \b2_critical_timer:TimerUDB:per_zero\));

\b3_critical_timer:TimerUDB:status_tc\ <= ((\b3_critical_timer:TimerUDB:control_7\ and \b3_critical_timer:TimerUDB:per_zero\));

\c1_critical_timer:TimerUDB:status_tc\ <= ((\c1_critical_timer:TimerUDB:control_7\ and \c1_critical_timer:TimerUDB:per_zero\));

RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>Net_11,
		analog=>(open),
		io=>(tmpIO_0__RX_net_0),
		siovref=>(tmpSIOVREF__RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_net_0);
TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>Net_12,
		fb=>(tmpFB_0__TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_net_0),
		siovref=>(tmpSIOVREF__TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_net_0);
\CAN:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN:Net_25\,
		dig_domain_out=>open);
\CAN:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN:Net_25\,
		can_rx=>Net_11,
		can_tx=>Net_12,
		can_tx_en=>Net_13,
		interrupt=>Net_2);
\CAN:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e0c9380-6965-4440-8709-ce08a91e474c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
DriveGND:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10, Net_23));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_8);
HVGND:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_8, Net_18));
Buzzer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4da11063-6e5d-46ee-ad8f-d5d399df80cd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Buzzer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Buzzer_net_0),
		siovref=>(tmpSIOVREF__Buzzer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Buzzer_net_0);
HV:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"367b7824-a455-4eae-9fe2-b26805c25836",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__HV_net_0),
		analog=>(open),
		io=>(tmpIO_0__HV_net_0),
		siovref=>(tmpSIOVREF__HV_net_0),
		annotation=>Net_18,
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HV_net_0);
Drive:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"764a9b0f-12cb-4f04-8ef6-b3dbf3cb962e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Drive_net_0),
		analog=>(open),
		io=>(tmpIO_0__Drive_net_0),
		siovref=>(tmpSIOVREF__Drive_net_0),
		annotation=>Net_23,
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Drive_net_0);
RGB3_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7eb8a27-81f5-489d-b6a7-95d193398d80",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB3_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB3_1_net_0),
		siovref=>(tmpSIOVREF__RGB3_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB3_1_net_0);
RGB2_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6651f51b-914a-4602-8148-2b8e90c92527",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB2_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB2_1_net_0),
		siovref=>(tmpSIOVREF__RGB2_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB2_1_net_0);
RGB1_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63277c7e-8aaa-4456-9cb0-be9709bb575c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RGB1_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB1_1_net_0),
		siovref=>(tmpSIOVREF__RGB1_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB1_1_net_0);
\CAN_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_103,
		kill=>zero,
		enable=>tmpOE__RX_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_52,
		compare=>\CAN_Timer:Net_261\,
		interrupt=>\CAN_Timer:Net_57\);
isr_can:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_52);
timer_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"76b0fbd1-e1e2-4257-bb41-423f81374693",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_103,
		dig_domain_out=>open);
\Node_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\);
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\Node_Timer:TimerUDB:Clk_Ctl_i\);
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Node_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:control_6\, \Node_Timer:TimerUDB:control_5\, \Node_Timer:TimerUDB:control_4\,
			\Node_Timer:TimerUDB:control_3\, \Node_Timer:TimerUDB:control_2\, \Node_Timer:TimerUDB:control_1\, \Node_Timer:TimerUDB:control_0\));
\Node_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Node_Timer:TimerUDB:status_3\,
			\Node_Timer:TimerUDB:status_2\, zero, \Node_Timer:TimerUDB:status_tc\),
		interrupt=>Net_57);
\Node_Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Node_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Node_Timer:TimerUDB:nc6\,
		f0_blk_stat=>\Node_Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Node_Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Node_Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Node_Timer:TimerUDB:sT24:timerdp:cap0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Node_Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Node_Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Node_Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Node_Timer:TimerUDB:nc5\,
		f0_blk_stat=>\Node_Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Node_Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\Node_Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Node_Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Node_Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Node_Timer:TimerUDB:sT24:timerdp:cap0_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Node_Timer:TimerUDB:sT24:timerdp:cap1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Node_Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Node_Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Node_Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Node_Timer:TimerUDB:control_7\, \Node_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Node_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Node_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Node_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Node_Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Node_Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Node_Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Node_Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Node_Timer:TimerUDB:sT24:timerdp:cap1_1\, \Node_Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Node_Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_nodeok:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_57);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_73,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_74,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d63e3c31-06bb-4b92-9fb2-102854725f29",
		source_clock_id=>"",
		divisor=>0,
		period=>"2500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_75,
		dig_domain_out=>open);
RST_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"78d7cad3-29c8-4053-ac6f-8a937125fd5c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>Net_77,
		analog=>(open),
		io=>(tmpIO_0__RST_1_net_0),
		siovref=>(tmpSIOVREF__RST_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RST_1_net_0);
\LED_Driver1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\LED_Driver1:Net_697\);
\LED_Driver1:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_75,
		enable=>tmpOE__RX_net_0,
		clock_out=>\LED_Driver1:bI2C_UDB:op_clk\);
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LED_Driver1:bI2C_UDB:op_clk\,
		control=>(\LED_Driver1:bI2C_UDB:control_7\, \LED_Driver1:bI2C_UDB:control_6\, \LED_Driver1:bI2C_UDB:control_5\, \LED_Driver1:bI2C_UDB:control_4\,
			\LED_Driver1:bI2C_UDB:control_3\, \LED_Driver1:bI2C_UDB:control_2\, \LED_Driver1:bI2C_UDB:control_1\, \LED_Driver1:bI2C_UDB:control_0\));
\LED_Driver1:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\LED_Driver1:bI2C_UDB:op_clk\,
		status=>(zero, \LED_Driver1:bI2C_UDB:status_5\, \LED_Driver1:bI2C_UDB:status_4\, \LED_Driver1:bI2C_UDB:status_3\,
			\LED_Driver1:bI2C_UDB:status_2\, \LED_Driver1:bI2C_UDB:status_1\, \LED_Driver1:bI2C_UDB:status_0\),
		interrupt=>\LED_Driver1:Net_697\);
\LED_Driver1:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \LED_Driver1:bI2C_UDB:cs_addr_shifter_1\, \LED_Driver1:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\LED_Driver1:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LED_Driver1:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\LED_Driver1:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\LED_Driver1:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\, \LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\LED_Driver1:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\LED_Driver1:bI2C_UDB:clkgen_ce1\,
		cl1=>\LED_Driver1:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LED_Driver1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\LED_Driver1:Net_643_3\,
		oe=>tmpOE__RX_net_0,
		y=>Net_74,
		yfb=>\LED_Driver1:Net_1109_0\);
\LED_Driver1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\LED_Driver1:sda_x_wire\,
		oe=>tmpOE__RX_net_0,
		y=>Net_73,
		yfb=>\LED_Driver1:Net_1109_1\);
SDA_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"14131191-2b71-4e86-87f3-7dab890d18ba",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_2_net_0),
		analog=>(open),
		io=>Net_85,
		siovref=>(tmpSIOVREF__SDA_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_2_net_0);
SCL_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df81e0c0-cc60-4c53-84d3-f97b63fb4117",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_2_net_0),
		analog=>(open),
		io=>Net_86,
		siovref=>(tmpSIOVREF__SCL_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_2_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7fc896d7-56ec-467e-bf62-0af293ac6101",
		source_clock_id=>"",
		divisor=>0,
		period=>"2500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_87,
		dig_domain_out=>open);
RST_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fb501d56-ed40-4b0f-9614-d51be27d51fd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RX_net_0),
		y=>(zero),
		fb=>Net_89,
		analog=>(open),
		io=>(tmpIO_0__RST_2_net_0),
		siovref=>(tmpSIOVREF__RST_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RX_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RX_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RST_2_net_0);
\LED_Driver2:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\LED_Driver2:Net_697\);
\LED_Driver2:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_87,
		enable=>tmpOE__RX_net_0,
		clock_out=>\LED_Driver2:bI2C_UDB:op_clk\);
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LED_Driver2:bI2C_UDB:op_clk\,
		control=>(\LED_Driver2:bI2C_UDB:control_7\, \LED_Driver2:bI2C_UDB:control_6\, \LED_Driver2:bI2C_UDB:control_5\, \LED_Driver2:bI2C_UDB:control_4\,
			\LED_Driver2:bI2C_UDB:control_3\, \LED_Driver2:bI2C_UDB:control_2\, \LED_Driver2:bI2C_UDB:control_1\, \LED_Driver2:bI2C_UDB:control_0\));
\LED_Driver2:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\LED_Driver2:bI2C_UDB:op_clk\,
		status=>(zero, \LED_Driver2:bI2C_UDB:status_5\, \LED_Driver2:bI2C_UDB:status_4\, \LED_Driver2:bI2C_UDB:status_3\,
			\LED_Driver2:bI2C_UDB:status_2\, \LED_Driver2:bI2C_UDB:status_1\, \LED_Driver2:bI2C_UDB:status_0\),
		interrupt=>\LED_Driver2:Net_697\);
\LED_Driver2:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \LED_Driver2:bI2C_UDB:cs_addr_shifter_1\, \LED_Driver2:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\LED_Driver2:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LED_Driver2:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\LED_Driver2:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\LED_Driver2:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\, \LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\LED_Driver2:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\LED_Driver2:bI2C_UDB:clkgen_ce1\,
		cl1=>\LED_Driver2:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LED_Driver2:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\LED_Driver2:Net_643_3\,
		oe=>tmpOE__RX_net_0,
		y=>Net_86,
		yfb=>\LED_Driver2:Net_1109_0\);
\LED_Driver2:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\LED_Driver2:sda_x_wire\,
		oe=>tmpOE__RX_net_0,
		y=>Net_85,
		yfb=>\LED_Driver2:Net_1109_1\);
\b1_critical_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\);
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\b1_critical_timer:TimerUDB:Clk_Ctl_i\);
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\b1_critical_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\b1_critical_timer:TimerUDB:control_7\, \b1_critical_timer:TimerUDB:control_6\, \b1_critical_timer:TimerUDB:control_5\, \b1_critical_timer:TimerUDB:control_4\,
			\b1_critical_timer:TimerUDB:control_3\, \b1_critical_timer:TimerUDB:control_2\, \b1_critical_timer:TimerUDB:control_1\, \b1_critical_timer:TimerUDB:control_0\));
\b1_critical_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \b1_critical_timer:TimerUDB:status_3\,
			\b1_critical_timer:TimerUDB:status_2\, zero, \b1_critical_timer:TimerUDB:status_tc\),
		interrupt=>\b1_critical_timer:Net_55\);
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b1_critical_timer:TimerUDB:control_7\, \b1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b1_critical_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b1_critical_timer:TimerUDB:nc11\,
		f0_blk_stat=>\b1_critical_timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\b1_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\b1_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\b1_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b1_critical_timer:TimerUDB:control_7\, \b1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b1_critical_timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b1_critical_timer:TimerUDB:nc10\,
		f0_blk_stat=>\b1_critical_timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b1_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\b1_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\b1_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\b1_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\b1_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\b1_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b1_critical_timer:TimerUDB:control_7\, \b1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b1_critical_timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b1_critical_timer:TimerUDB:nc9\,
		f0_blk_stat=>\b1_critical_timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b1_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\b1_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\b1_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\b1_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\b1_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\b1_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b1_critical_timer:TimerUDB:control_7\, \b1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b1_critical_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b1_critical_timer:TimerUDB:status_3\,
		f0_blk_stat=>\b1_critical_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b1_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\b1_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\b1_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\b1_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \b1_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\b1_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
b1_crit_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_111);
\b2_critical_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\);
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\b2_critical_timer:TimerUDB:Clk_Ctl_i\);
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\b2_critical_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\b2_critical_timer:TimerUDB:control_7\, \b2_critical_timer:TimerUDB:control_6\, \b2_critical_timer:TimerUDB:control_5\, \b2_critical_timer:TimerUDB:control_4\,
			\b2_critical_timer:TimerUDB:control_3\, \b2_critical_timer:TimerUDB:control_2\, \b2_critical_timer:TimerUDB:control_1\, \b2_critical_timer:TimerUDB:control_0\));
\b2_critical_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \b2_critical_timer:TimerUDB:status_3\,
			\b2_critical_timer:TimerUDB:status_2\, zero, \b2_critical_timer:TimerUDB:status_tc\),
		interrupt=>\b2_critical_timer:Net_55\);
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b2_critical_timer:TimerUDB:control_7\, \b2_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b2_critical_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b2_critical_timer:TimerUDB:nc11\,
		f0_blk_stat=>\b2_critical_timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\b2_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\b2_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\b2_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b2_critical_timer:TimerUDB:control_7\, \b2_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b2_critical_timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b2_critical_timer:TimerUDB:nc10\,
		f0_blk_stat=>\b2_critical_timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b2_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\b2_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\b2_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\b2_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\b2_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\b2_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b2_critical_timer:TimerUDB:control_7\, \b2_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b2_critical_timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b2_critical_timer:TimerUDB:nc9\,
		f0_blk_stat=>\b2_critical_timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b2_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\b2_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\b2_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\b2_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\b2_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\b2_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b2_critical_timer:TimerUDB:control_7\, \b2_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b2_critical_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b2_critical_timer:TimerUDB:status_3\,
		f0_blk_stat=>\b2_critical_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b2_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\b2_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\b2_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\b2_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \b2_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\b2_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
b2_crit_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_154);
\b3_critical_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\);
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\b3_critical_timer:TimerUDB:Clk_Ctl_i\);
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\b3_critical_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\b3_critical_timer:TimerUDB:control_7\, \b3_critical_timer:TimerUDB:control_6\, \b3_critical_timer:TimerUDB:control_5\, \b3_critical_timer:TimerUDB:control_4\,
			\b3_critical_timer:TimerUDB:control_3\, \b3_critical_timer:TimerUDB:control_2\, \b3_critical_timer:TimerUDB:control_1\, \b3_critical_timer:TimerUDB:control_0\));
\b3_critical_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \b3_critical_timer:TimerUDB:status_3\,
			\b3_critical_timer:TimerUDB:status_2\, zero, \b3_critical_timer:TimerUDB:status_tc\),
		interrupt=>\b3_critical_timer:Net_55\);
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b3_critical_timer:TimerUDB:control_7\, \b3_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b3_critical_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b3_critical_timer:TimerUDB:nc11\,
		f0_blk_stat=>\b3_critical_timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\b3_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\b3_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\b3_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b3_critical_timer:TimerUDB:control_7\, \b3_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b3_critical_timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b3_critical_timer:TimerUDB:nc10\,
		f0_blk_stat=>\b3_critical_timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b3_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\b3_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\b3_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\b3_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\b3_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\b3_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b3_critical_timer:TimerUDB:control_7\, \b3_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b3_critical_timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b3_critical_timer:TimerUDB:nc9\,
		f0_blk_stat=>\b3_critical_timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b3_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\b3_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\b3_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\b3_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\b3_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\b3_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \b3_critical_timer:TimerUDB:control_7\, \b3_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\b3_critical_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\b3_critical_timer:TimerUDB:status_3\,
		f0_blk_stat=>\b3_critical_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\b3_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\b3_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\b3_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\b3_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \b3_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\b3_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
b3_crit_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_164);
\c1_critical_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\);
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_103,
		enable=>tmpOE__RX_net_0,
		clock_out=>\c1_critical_timer:TimerUDB:Clk_Ctl_i\);
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\c1_critical_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\c1_critical_timer:TimerUDB:control_7\, \c1_critical_timer:TimerUDB:control_6\, \c1_critical_timer:TimerUDB:control_5\, \c1_critical_timer:TimerUDB:control_4\,
			\c1_critical_timer:TimerUDB:control_3\, \c1_critical_timer:TimerUDB:control_2\, \c1_critical_timer:TimerUDB:control_1\, \c1_critical_timer:TimerUDB:control_0\));
\c1_critical_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \c1_critical_timer:TimerUDB:status_3\,
			\c1_critical_timer:TimerUDB:status_2\, zero, \c1_critical_timer:TimerUDB:status_tc\),
		interrupt=>\c1_critical_timer:Net_55\);
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \c1_critical_timer:TimerUDB:control_7\, \c1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\c1_critical_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\c1_critical_timer:TimerUDB:nc11\,
		f0_blk_stat=>\c1_critical_timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\c1_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\c1_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\c1_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \c1_critical_timer:TimerUDB:control_7\, \c1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\c1_critical_timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\c1_critical_timer:TimerUDB:nc10\,
		f0_blk_stat=>\c1_critical_timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\c1_critical_timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\c1_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\c1_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\c1_critical_timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cap0_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\c1_critical_timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\c1_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \c1_critical_timer:TimerUDB:control_7\, \c1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\c1_critical_timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\c1_critical_timer:TimerUDB:nc9\,
		f0_blk_stat=>\c1_critical_timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\c1_critical_timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\c1_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\c1_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\c1_critical_timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cap1_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\c1_critical_timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\c1_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \c1_critical_timer:TimerUDB:control_7\, \c1_critical_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\c1_critical_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\c1_critical_timer:TimerUDB:status_3\,
		f0_blk_stat=>\c1_critical_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\c1_critical_timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\c1_critical_timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\c1_critical_timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\c1_critical_timer:TimerUDB:sT32:timerdp:cap2_1\, \c1_critical_timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\c1_critical_timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
c1_crit_int:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_174);
\Node_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:capture_last\);
\Node_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Node_Timer:TimerUDB:status_tc\,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:tc_reg_i\);
\Node_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Node_Timer:TimerUDB:control_7\,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:hwEnable_reg\);
\Node_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Node_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Node_Timer:TimerUDB:capture_out_reg_i\);
\LED_Driver1:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:Net_1109_1\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:sda_in_reg\);
\LED_Driver1:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_state_4\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:m_state_4\);
\LED_Driver1:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_state_3\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:m_state_3\);
\LED_Driver1:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_state_2\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:m_state_2\);
\LED_Driver1:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_state_1\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:m_state_1\);
\LED_Driver1:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_state_0\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:m_state_0\);
\LED_Driver1:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_address_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:status_3\);
\LED_Driver1:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:master_mode_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:status_2\);
\LED_Driver1:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:status_1\);
\LED_Driver1:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:status_0\);
\LED_Driver1:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:Net_1109_0\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:scl_in_reg\);
\LED_Driver1:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:scl_in_reg\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:scl_in_last_reg\);
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:scl_in_last_reg\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:scl_in_last2_reg\);
\LED_Driver1:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:sda_in_reg\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:sda_in_last_reg\);
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:sda_in_last_reg\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:sda_in_last2_reg\);
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\);
\LED_Driver1:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:lost_arb_reg\);
\LED_Driver1:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:lost_arb2_reg\);
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\);
\LED_Driver1:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:contention1_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:contention1_reg\);
\LED_Driver1:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:bus_busy_reg\);
\LED_Driver1:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:clk_eq_reg\);
\LED_Driver1:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:Net_643_3\);
\LED_Driver1:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:sda_x_wire\);
\LED_Driver1:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:slave_rst_reg\);
\LED_Driver1:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\LED_Driver1:bI2C_UDB:master_rst_reg\\D\,
		clk=>\LED_Driver1:bI2C_UDB:op_clk\,
		q=>\LED_Driver1:bI2C_UDB:m_reset\);
\LED_Driver2:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:Net_1109_1\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:sda_in_reg\);
\LED_Driver2:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_state_4\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:m_state_4\);
\LED_Driver2:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_state_3\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:m_state_3\);
\LED_Driver2:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_state_2\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:m_state_2\);
\LED_Driver2:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_state_1\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:m_state_1\);
\LED_Driver2:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_state_0\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:m_state_0\);
\LED_Driver2:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_address_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:status_3\);
\LED_Driver2:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:master_mode_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:status_2\);
\LED_Driver2:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:status_1\);
\LED_Driver2:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:status_0\);
\LED_Driver2:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:Net_1109_0\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:scl_in_reg\);
\LED_Driver2:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:scl_in_reg\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:scl_in_last_reg\);
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:scl_in_last_reg\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:scl_in_last2_reg\);
\LED_Driver2:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:sda_in_reg\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:sda_in_last_reg\);
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:sda_in_last_reg\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:sda_in_last2_reg\);
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\);
\LED_Driver2:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:lost_arb_reg\);
\LED_Driver2:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:lost_arb2_reg\);
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\);
\LED_Driver2:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:contention1_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:contention1_reg\);
\LED_Driver2:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:bus_busy_reg\);
\LED_Driver2:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:clk_eq_reg\);
\LED_Driver2:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:Net_643_3\);
\LED_Driver2:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:sda_x_wire\);
\LED_Driver2:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:slave_rst_reg\);
\LED_Driver2:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\LED_Driver2:bI2C_UDB:master_rst_reg\\D\,
		clk=>\LED_Driver2:bI2C_UDB:op_clk\,
		q=>\LED_Driver2:bI2C_UDB:m_reset\);
\b1_critical_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b1_critical_timer:TimerUDB:capture_last\);
\b1_critical_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\b1_critical_timer:TimerUDB:status_tc\,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_111);
\b1_critical_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\b1_critical_timer:TimerUDB:control_7\,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b1_critical_timer:TimerUDB:hwEnable_reg\);
\b1_critical_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\b1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b1_critical_timer:TimerUDB:capture_out_reg_i\);
\b2_critical_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b2_critical_timer:TimerUDB:capture_last\);
\b2_critical_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\b2_critical_timer:TimerUDB:status_tc\,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_154);
\b2_critical_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\b2_critical_timer:TimerUDB:control_7\,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b2_critical_timer:TimerUDB:hwEnable_reg\);
\b2_critical_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\b2_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b2_critical_timer:TimerUDB:capture_out_reg_i\);
\b3_critical_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b3_critical_timer:TimerUDB:capture_last\);
\b3_critical_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\b3_critical_timer:TimerUDB:status_tc\,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_164);
\b3_critical_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\b3_critical_timer:TimerUDB:control_7\,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b3_critical_timer:TimerUDB:hwEnable_reg\);
\b3_critical_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\b3_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\b3_critical_timer:TimerUDB:capture_out_reg_i\);
\c1_critical_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\c1_critical_timer:TimerUDB:capture_last\);
\c1_critical_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\c1_critical_timer:TimerUDB:status_tc\,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_174);
\c1_critical_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\c1_critical_timer:TimerUDB:control_7\,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\c1_critical_timer:TimerUDB:hwEnable_reg\);
\c1_critical_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\c1_critical_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\c1_critical_timer:TimerUDB:capture_out_reg_i\);

END R_T_L;
