<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › irq_cpu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq_cpu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2001 MontaVista Software Inc.</span>
<span class="cm"> * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001 Ralf Baechle</span>
<span class="cm"> * Copyright (C) 2005  MIPS Technologies, Inc.  All rights reserved.</span>
<span class="cm"> *      Author: Maciej W. Rozycki &lt;macro@mips.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file define the irq handler for MIPS CPU interrupts.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Almost all MIPS CPUs define 8 interrupt sources.  They are typically</span>
<span class="cm"> * level triggered (i.e., cannot be cleared from CPU; must be cleared from</span>
<span class="cm"> * device).  The first two are software interrupts which we don&#39;t really</span>
<span class="cm"> * use or support.  The last one is usually the CPU timer interrupt if</span>
<span class="cm"> * counter register is present or, for CPUs with an external FPU, by</span>
<span class="cm"> * convention it&#39;s the FPU exception interrupt.</span>
<span class="cm"> *</span>
<span class="cm"> * Don&#39;t even think about using this on SMP.  You have been warned.</span>
<span class="cm"> *</span>
<span class="cm"> * This file exports one global function:</span>
<span class="cm"> *	void mips_cpu_irq_init(void);</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/mipsmtregs.h&gt;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">unmask_mips_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_BASE</span><span class="p">));</span>
	<span class="n">irq_enable_hazard</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mask_mips_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_BASE</span><span class="p">));</span>
	<span class="n">irq_disable_hazard</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mips_cpu_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;MIPS&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">mask_mips_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_mips_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">mask_mips_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_mips_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>	<span class="o">=</span> <span class="n">unmask_mips_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Basically the same as above but taking care of all the MT stuff</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mips_mt_cpu_irq_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vpflags</span> <span class="o">=</span> <span class="n">dvpe</span><span class="p">();</span>

	<span class="n">clear_c0_cause</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_BASE</span><span class="p">));</span>
	<span class="n">evpe</span><span class="p">(</span><span class="n">vpflags</span><span class="p">);</span>
	<span class="n">unmask_mips_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * While we ack the interrupt interrupts are disabled and thus we don&#39;t need</span>
<span class="cm"> * to deal with concurrency issues.  Same for mips_cpu_irq_end.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mips_mt_cpu_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vpflags</span> <span class="o">=</span> <span class="n">dvpe</span><span class="p">();</span>
	<span class="n">clear_c0_cause</span><span class="p">(</span><span class="mh">0x100</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">MIPS_CPU_IRQ_BASE</span><span class="p">));</span>
	<span class="n">evpe</span><span class="p">(</span><span class="n">vpflags</span><span class="p">);</span>
	<span class="n">mask_mips_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mips_mt_cpu_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;MIPS&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_startup</span>	<span class="o">=</span> <span class="n">mips_mt_cpu_irq_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">mips_mt_cpu_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_mips_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">mips_mt_cpu_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_mips_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>	<span class="o">=</span> <span class="n">unmask_mips_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mips_cpu_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq_base</span> <span class="o">=</span> <span class="n">MIPS_CPU_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Mask interrupts. */</span>
	<span class="n">clear_c0_status</span><span class="p">(</span><span class="n">ST0_IM</span><span class="p">);</span>
	<span class="n">clear_c0_cause</span><span class="p">(</span><span class="n">CAUSEF_IP</span><span class="p">);</span>

	<span class="cm">/* Software interrupts are used for MT/CMT IPI */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">cpu_has_mipsmt</span> <span class="o">?</span>
					 <span class="o">&amp;</span><span class="n">mips_mt_cpu_irq_controller</span> <span class="o">:</span>
					 <span class="o">&amp;</span><span class="n">mips_cpu_irq_controller</span><span class="p">,</span>
					 <span class="n">handle_percpu_irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mips_cpu_irq_controller</span><span class="p">,</span>
					 <span class="n">handle_percpu_irq</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
