vendor_name = ModelSim
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mips_pkg.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mips_multi.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/db/mips_multi.cbx.xml
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/reg.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mux_2.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mips_mem.vhd
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/jhosoume/install/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/db/altsyncram_16d1.tdf
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mips_rom.mif
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/regbuf.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/breg.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/extsgn.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mux_4.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/alu_ctr.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/ulamips.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mux_3.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/mips_control.vhd
source_file = 1, /home/jhosoume/unb/oac/multiciclo_projeto/mips_multi/db/altsyncram_bnd1.tdf
design_name = mips_multi
instance = comp, \alu|tmp[5]~10\, alu|tmp[5]~10, mips_multi, 1
instance = comp, \alu|tmp[6]~12\, alu|tmp[6]~12, mips_multi, 1
instance = comp, \alu|tmp[20]~40\, alu|tmp[20]~40, mips_multi, 1
instance = comp, \alu|tmp[29]~58\, alu|tmp[29]~58, mips_multi, 1
instance = comp, \alu|tmp[30]~60\, alu|tmp[30]~60, mips_multi, 1
instance = comp, \alu|Add1~6\, alu|Add1~6, mips_multi, 1
instance = comp, \alu|Add1~30\, alu|Add1~30, mips_multi, 1
instance = comp, \alu|Add1~36\, alu|Add1~36, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_0|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_1|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \alu|ShiftRight0~50\, alu|ShiftRight0~50, mips_multi, 1
instance = comp, \mux_ulaB|m_out[16]~2\, mux_ulaB|m_out[16]~2, mips_multi, 1
instance = comp, \mux_ulaB|m_out[1]~30\, mux_ulaB|m_out[1]~30, mips_multi, 1
instance = comp, \alu|ShiftRight1~42\, alu|ShiftRight1~42, mips_multi, 1
instance = comp, \alu|ShiftRight1~43\, alu|ShiftRight1~43, mips_multi, 1
instance = comp, \alu|ShiftLeft0~44\, alu|ShiftLeft0~44, mips_multi, 1
instance = comp, \rgA|sr_out[22]\, rgA|sr_out[22], mips_multi, 1
instance = comp, \alu|ShiftLeft0~49\, alu|ShiftLeft0~49, mips_multi, 1
instance = comp, \alu|ShiftLeft0~50\, alu|ShiftLeft0~50, mips_multi, 1
instance = comp, \alu|ShiftLeft0~51\, alu|ShiftLeft0~51, mips_multi, 1
instance = comp, \alu|ShiftLeft0~57\, alu|ShiftLeft0~57, mips_multi, 1
instance = comp, \alu|ShiftLeft0~59\, alu|ShiftLeft0~59, mips_multi, 1
instance = comp, \rgA|sr_out[9]\, rgA|sr_out[9], mips_multi, 1
instance = comp, \alu|ShiftLeft0~60\, alu|ShiftLeft0~60, mips_multi, 1
instance = comp, \alu|ShiftLeft0~61\, alu|ShiftLeft0~61, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~0\, actr|alu_ctr[0]~0, mips_multi, 1
instance = comp, \alu|Mux31~3\, alu|Mux31~3, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~5\, actr|alu_ctr[1]~5, mips_multi, 1
instance = comp, \mux_ulaB|m_out[29]~39\, mux_ulaB|m_out[29]~39, mips_multi, 1
instance = comp, \mux_ulaB|m_out[28]~40\, mux_ulaB|m_out[28]~40, mips_multi, 1
instance = comp, \mux_ulaB|m_out[21]~47\, mux_ulaB|m_out[21]~47, mips_multi, 1
instance = comp, \mux_ulaB|m_out[18]~50\, mux_ulaB|m_out[18]~50, mips_multi, 1
instance = comp, \mux_ulaA|m_out[7]~35\, mux_ulaA|m_out[7]~35, mips_multi, 1
instance = comp, \alu|ShiftRight0~69\, alu|ShiftRight0~69, mips_multi, 1
instance = comp, \alu|ShiftRight0~70\, alu|ShiftRight0~70, mips_multi, 1
instance = comp, \alu|ShiftRight0~71\, alu|ShiftRight0~71, mips_multi, 1
instance = comp, \alu|ShiftRight0~72\, alu|ShiftRight0~72, mips_multi, 1
instance = comp, \alu|Mux30~11\, alu|Mux30~11, mips_multi, 1
instance = comp, \alu|Mux29~12\, alu|Mux29~12, mips_multi, 1
instance = comp, \alu|ShiftRight0~77\, alu|ShiftRight0~77, mips_multi, 1
instance = comp, \alu|Mux29~14\, alu|Mux29~14, mips_multi, 1
instance = comp, \alu|ShiftRight0~87\, alu|ShiftRight0~87, mips_multi, 1
instance = comp, \alu|Mux28~6\, alu|Mux28~6, mips_multi, 1
instance = comp, \alu|Mux27~0\, alu|Mux27~0, mips_multi, 1
instance = comp, \alu|ShiftRight0~99\, alu|ShiftRight0~99, mips_multi, 1
instance = comp, \alu|Mux26~0\, alu|Mux26~0, mips_multi, 1
instance = comp, \alu|ShiftLeft0~76\, alu|ShiftLeft0~76, mips_multi, 1
instance = comp, \alu|Mux24~5\, alu|Mux24~5, mips_multi, 1
instance = comp, \alu|ShiftRight0~118\, alu|ShiftRight0~118, mips_multi, 1
instance = comp, \alu|Mux24~11\, alu|Mux24~11, mips_multi, 1
instance = comp, \alu|Mux23~2\, alu|Mux23~2, mips_multi, 1
instance = comp, \alu|Mux23~6\, alu|Mux23~6, mips_multi, 1
instance = comp, \alu|Mux22~2\, alu|Mux22~2, mips_multi, 1
instance = comp, \alu|Mux21~6\, alu|Mux21~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~92\, alu|ShiftLeft0~92, mips_multi, 1
instance = comp, \alu|ShiftRight1~81\, alu|ShiftRight1~81, mips_multi, 1
instance = comp, \alu|Mux19~6\, alu|Mux19~6, mips_multi, 1
instance = comp, \alu|ShiftRight1~83\, alu|ShiftRight1~83, mips_multi, 1
instance = comp, \alu|Mux18~6\, alu|Mux18~6, mips_multi, 1
instance = comp, \alu|Mux17~6\, alu|Mux17~6, mips_multi, 1
instance = comp, \alu|Mux16~8\, alu|Mux16~8, mips_multi, 1
instance = comp, \alu|Mux16~9\, alu|Mux16~9, mips_multi, 1
instance = comp, \alu|Mux16~10\, alu|Mux16~10, mips_multi, 1
instance = comp, \alu|Mux15~4\, alu|Mux15~4, mips_multi, 1
instance = comp, \alu|Mux15~5\, alu|Mux15~5, mips_multi, 1
instance = comp, \alu|ShiftLeft0~115\, alu|ShiftLeft0~115, mips_multi, 1
instance = comp, \alu|Mux14~4\, alu|Mux14~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~118\, alu|ShiftLeft0~118, mips_multi, 1
instance = comp, \alu|Mux14~10\, alu|Mux14~10, mips_multi, 1
instance = comp, \alu|Mux14~11\, alu|Mux14~11, mips_multi, 1
instance = comp, \alu|Mux13~6\, alu|Mux13~6, mips_multi, 1
instance = comp, \alu|Mux13~7\, alu|Mux13~7, mips_multi, 1
instance = comp, \alu|Mux12~13\, alu|Mux12~13, mips_multi, 1
instance = comp, \alu|Mux12~17\, alu|Mux12~17, mips_multi, 1
instance = comp, \alu|Mux11~2\, alu|Mux11~2, mips_multi, 1
instance = comp, \alu|Mux11~6\, alu|Mux11~6, mips_multi, 1
instance = comp, \alu|Mux10~2\, alu|Mux10~2, mips_multi, 1
instance = comp, \alu|Mux7~2\, alu|Mux7~2, mips_multi, 1
instance = comp, \alu|Mux7~3\, alu|Mux7~3, mips_multi, 1
instance = comp, \alu|Mux6~4\, alu|Mux6~4, mips_multi, 1
instance = comp, \alu|Mux5~9\, alu|Mux5~9, mips_multi, 1
instance = comp, \alu|Mux3~10\, alu|Mux3~10, mips_multi, 1
instance = comp, \alu|Mux2~8\, alu|Mux2~8, mips_multi, 1
instance = comp, \alu|Mux1~4\, alu|Mux1~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~157\, alu|ShiftLeft0~157, mips_multi, 1
instance = comp, \alu|ShiftLeft0~158\, alu|ShiftLeft0~158, mips_multi, 1
instance = comp, \alu|ShiftLeft0~159\, alu|ShiftLeft0~159, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[3]\, bcoreg|breg32_rtl_0_bypass[3], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]\, bcoreg|breg32_rtl_0_bypass[5], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[0]\, bcoreg|breg32_rtl_0_bypass[0], mips_multi, 1
instance = comp, \bcoreg|breg32~40\, bcoreg|breg32~40, mips_multi, 1
instance = comp, \alu|Equal0~1\, alu|Equal0~1, mips_multi, 1
instance = comp, \alu|Equal0~4\, alu|Equal0~4, mips_multi, 1
instance = comp, \alu|Equal0~9\, alu|Equal0~9, mips_multi, 1
instance = comp, \ctr_mips|Equal0~0\, ctr_mips|Equal0~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~0\, ctr_mips|nstate.jump_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|Selector0~0\, ctr_mips|Selector0~0, mips_multi, 1
instance = comp, \ctr_mips|Mux0~0\, ctr_mips|Mux0~0, mips_multi, 1
instance = comp, \bcoreg|breg32~43\, bcoreg|breg32~43, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[14]\, bcoreg|breg32_rtl_1_bypass[14], mips_multi, 1
instance = comp, \regULA|sr_out[3]\, regULA|sr_out[3], mips_multi, 1
instance = comp, \regULA|sr_out[27]\, regULA|sr_out[27], mips_multi, 1
instance = comp, \bcoreg|regA[22]~13\, bcoreg|regA[22]~13, mips_multi, 1
instance = comp, \regULA|sr_out[21]\, regULA|sr_out[21], mips_multi, 1
instance = comp, \regULA|sr_out[18]\, regULA|sr_out[18], mips_multi, 1
instance = comp, \regULA|sr_out[16]\, regULA|sr_out[16], mips_multi, 1
instance = comp, \bcoreg|regA[9]~28\, bcoreg|regA[9]~28, mips_multi, 1
instance = comp, \ctr_mips|pstate.arith_imm_st\, ctr_mips|pstate.arith_imm_st, mips_multi, 1
instance = comp, \ctr_mips|WideOr1~0\, ctr_mips|WideOr1~0, mips_multi, 1
instance = comp, \rdm|sr_out[31]\, rdm|sr_out[31], mips_multi, 1
instance = comp, \rdm|sr_out[28]\, rdm|sr_out[28], mips_multi, 1
instance = comp, \rdm|sr_out[19]\, rdm|sr_out[19], mips_multi, 1
instance = comp, \rdm|sr_out[9]\, rdm|sr_out[9], mips_multi, 1
instance = comp, \rdm|sr_out[5]\, rdm|sr_out[5], mips_multi, 1
instance = comp, \rdm|sr_out[4]\, rdm|sr_out[4], mips_multi, 1
instance = comp, \ctr_mips|nstate.arith_imm_st~0\, ctr_mips|nstate.arith_imm_st~0, mips_multi, 1
instance = comp, \alu|ShiftRight0~138\, alu|ShiftRight0~138, mips_multi, 1
instance = comp, \alu|a32~77\, alu|a32~77, mips_multi, 1
instance = comp, \alu|a32~78\, alu|a32~78, mips_multi, 1
instance = comp, \alu|ShiftRight0~141\, alu|ShiftRight0~141, mips_multi, 1
instance = comp, \alu|a32~79\, alu|a32~79, mips_multi, 1
instance = comp, \alu|a32~80\, alu|a32~80, mips_multi, 1
instance = comp, \alu|ShiftLeft0~169\, alu|ShiftLeft0~169, mips_multi, 1
instance = comp, \alu|a32~82\, alu|a32~82, mips_multi, 1
instance = comp, \alu|a32~83\, alu|a32~83, mips_multi, 1
instance = comp, \alu|a32~84\, alu|a32~84, mips_multi, 1
instance = comp, \alu|a32~86\, alu|a32~86, mips_multi, 1
instance = comp, \alu|a32~87\, alu|a32~87, mips_multi, 1
instance = comp, \alu|ShiftLeft0~176\, alu|ShiftLeft0~176, mips_multi, 1
instance = comp, \alu|a32~90\, alu|a32~90, mips_multi, 1
instance = comp, \alu|a32~91\, alu|a32~91, mips_multi, 1
instance = comp, \alu|a32~92\, alu|a32~92, mips_multi, 1
instance = comp, \alu|a32~94\, alu|a32~94, mips_multi, 1
instance = comp, \alu|a32~96\, alu|a32~96, mips_multi, 1
instance = comp, \alu|a32~100\, alu|a32~100, mips_multi, 1
instance = comp, \alu|a32~101\, alu|a32~101, mips_multi, 1
instance = comp, \alu|Mux1~14\, alu|Mux1~14, mips_multi, 1
instance = comp, \rdm|sr_out[4]~feeder\, rdm|sr_out[4]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[31]~feeder\, rdm|sr_out[31]~feeder, mips_multi, 1
instance = comp, \clk_rom~I\, clk_rom, mips_multi, 1
instance = comp, \clk_rom~clkctrl\, clk_rom~clkctrl, mips_multi, 1
instance = comp, \ctr_mips|pstate.fetch_st~_wirecell\, ctr_mips|pstate.fetch_st~_wirecell, mips_multi, 1
instance = comp, \clk~I\, clk, mips_multi, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, mips_multi, 1
instance = comp, \rdm|sr_out[0]~feeder\, rdm|sr_out[0]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[0]\, rdm|sr_out[0], mips_multi, 1
instance = comp, \rst~I\, rst, mips_multi, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, mips_multi, 1
instance = comp, \ctr_mips|pstate.ldreg_st\, ctr_mips|pstate.ldreg_st, mips_multi, 1
instance = comp, \breg_data_mux|m_out[4]~31\, breg_data_mux|m_out[4]~31, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]~feeder\, bcoreg|breg32_rtl_1_bypass[15]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]\, bcoreg|breg32_rtl_1_bypass[15], mips_multi, 1
instance = comp, \mux_mem|m_out[8]~6\, mux_mem|m_out[8]~6, mips_multi, 1
instance = comp, \mux_reg_add|m_out[4]~4\, mux_reg_add|m_out[4]~4, mips_multi, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_multi, 1
instance = comp, \regULA|sr_out[5]\, regULA|sr_out[5], mips_multi, 1
instance = comp, \breg_data_mux|m_out[5]~30\, breg_data_mux|m_out[5]~30, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[18]~feeder\, bcoreg|breg32_rtl_1_bypass[18]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[18]\, bcoreg|breg32_rtl_1_bypass[18], mips_multi, 1
instance = comp, \bcoreg|regB[7]~24\, bcoreg|regB[7]~24, mips_multi, 1
instance = comp, \rgB|sr_out[7]\, rgB|sr_out[7], mips_multi, 1
instance = comp, \regULA|sr_out[9]\, regULA|sr_out[9], mips_multi, 1
instance = comp, \breg_data_mux|m_out[9]~24\, breg_data_mux|m_out[9]~24, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[20]~feeder\, bcoreg|breg32_rtl_1_bypass[20]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[20]\, bcoreg|breg32_rtl_1_bypass[20], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]~feeder\, bcoreg|breg32_rtl_1_bypass[21]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]\, bcoreg|breg32_rtl_1_bypass[21], mips_multi, 1
instance = comp, \bcoreg|regB[10]~23\, bcoreg|regB[10]~23, mips_multi, 1
instance = comp, \rgB|sr_out[10]\, rgB|sr_out[10], mips_multi, 1
instance = comp, \rdm|sr_out[15]\, rdm|sr_out[15], mips_multi, 1
instance = comp, \ir|sr_out[3]\, ir|sr_out[3], mips_multi, 1
instance = comp, \actr|alu_ctr[0]~1\, actr|alu_ctr[0]~1, mips_multi, 1
instance = comp, \rdm|sr_out[16]\, rdm|sr_out[16], mips_multi, 1
instance = comp, \breg_data_mux|m_out[16]~16\, breg_data_mux|m_out[16]~16, mips_multi, 1
instance = comp, \rdm|sr_out[17]~feeder\, rdm|sr_out[17]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[17]\, rdm|sr_out[17], mips_multi, 1
instance = comp, \alu|Mux14~14\, alu|Mux14~14, mips_multi, 1
instance = comp, \pc|sr_out[17]~13\, pc|sr_out[17]~13, mips_multi, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~1\, ctr_mips|nstate.jump_ex_st~1, mips_multi, 1
instance = comp, \ctr_mips|pstate.jump_ex_st\, ctr_mips|pstate.jump_ex_st, mips_multi, 1
instance = comp, \pc_wr_s~0\, pc_wr_s~0, mips_multi, 1
instance = comp, \ctr_mips|WideOr0\, ctr_mips|WideOr0, mips_multi, 1
instance = comp, \mux_ulaA|m_out[3]~7\, mux_ulaA|m_out[3]~7, mips_multi, 1
instance = comp, \pc|sr_out~28\, pc|sr_out~28, mips_multi, 1
instance = comp, \pc|sr_out[0]\, pc|sr_out[0], mips_multi, 1
instance = comp, \mux_ulaA|m_out[0]~3\, mux_ulaA|m_out[0]~3, mips_multi, 1
instance = comp, \mux_ulaB|Equal2~0\, mux_ulaB|Equal2~0, mips_multi, 1
instance = comp, \mux_ulaB|m_out[0]~32\, mux_ulaB|m_out[0]~32, mips_multi, 1
instance = comp, \rdm|sr_out[18]\, rdm|sr_out[18], mips_multi, 1
instance = comp, \breg_data_mux|m_out[18]~18\, breg_data_mux|m_out[18]~18, mips_multi, 1
instance = comp, \alu|Mux29~29\, alu|Mux29~29, mips_multi, 1
instance = comp, \mux_ulaB|m_out[31]~37\, mux_ulaB|m_out[31]~37, mips_multi, 1
instance = comp, \rdm|sr_out[20]\, rdm|sr_out[20], mips_multi, 1
instance = comp, \mux_ulaB|m_out[1]~3\, mux_ulaB|m_out[1]~3, mips_multi, 1
instance = comp, \ir|sr_out[14]\, ir|sr_out[14], mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~4\, mux_ulaB|m_out[2]~4, mips_multi, 1
instance = comp, \mux_ulaB|m_out[16]~5\, mux_ulaB|m_out[16]~5, mips_multi, 1
instance = comp, \mux_ulaB|m_out[14]~10\, mux_ulaB|m_out[14]~10, mips_multi, 1
instance = comp, \ir|sr_out[12]\, ir|sr_out[12], mips_multi, 1
instance = comp, \mux_ulaB|m_out[14]~11\, mux_ulaB|m_out[14]~11, mips_multi, 1
instance = comp, \ir|sr_out[13]\, ir|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaB|m_out[13]~8\, mux_ulaB|m_out[13]~8, mips_multi, 1
instance = comp, \ir|sr_out[11]\, ir|sr_out[11], mips_multi, 1
instance = comp, \mux_ulaB|m_out[13]~9\, mux_ulaB|m_out[13]~9, mips_multi, 1
instance = comp, \mux_ulaB|m_out[12]~12\, mux_ulaB|m_out[12]~12, mips_multi, 1
instance = comp, \ir|sr_out[10]\, ir|sr_out[10], mips_multi, 1
instance = comp, \mux_ulaB|m_out[12]~13\, mux_ulaB|m_out[12]~13, mips_multi, 1
instance = comp, \mux_ulaA|m_out[0]~4\, mux_ulaA|m_out[0]~4, mips_multi, 1
instance = comp, \alu|ShiftRight1~71\, alu|ShiftRight1~71, mips_multi, 1
instance = comp, \mux_ulaB|m_out[15]~6\, mux_ulaB|m_out[15]~6, mips_multi, 1
instance = comp, \mux_ulaB|m_out[15]~7\, mux_ulaB|m_out[15]~7, mips_multi, 1
instance = comp, \alu|ShiftRight1~70\, alu|ShiftRight1~70, mips_multi, 1
instance = comp, \mux_ulaA|m_out[1]~1\, mux_ulaA|m_out[1]~1, mips_multi, 1
instance = comp, \mux_ulaA|m_out[1]~5\, mux_ulaA|m_out[1]~5, mips_multi, 1
instance = comp, \alu|ShiftRight1~72\, alu|ShiftRight1~72, mips_multi, 1
instance = comp, \alu|ShiftRight1~73\, alu|ShiftRight1~73, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]\, bcoreg|breg32_rtl_1_bypass[27], mips_multi, 1
instance = comp, \bcoreg|regB[16]~13\, bcoreg|regB[16]~13, mips_multi, 1
instance = comp, \rgB|sr_out[16]\, rgB|sr_out[16], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[28]~feeder\, bcoreg|breg32_rtl_1_bypass[28]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[28]\, bcoreg|breg32_rtl_1_bypass[28], mips_multi, 1
instance = comp, \rdm|sr_out[21]~feeder\, rdm|sr_out[21]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[21]\, rdm|sr_out[21], mips_multi, 1
instance = comp, \breg_data_mux|m_out[21]~12\, breg_data_mux|m_out[21]~12, mips_multi, 1
instance = comp, \rdm|sr_out[23]~feeder\, rdm|sr_out[23]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[23]\, rdm|sr_out[23], mips_multi, 1
instance = comp, \breg_data_mux|m_out[23]~11\, breg_data_mux|m_out[23]~11, mips_multi, 1
instance = comp, \rdm|sr_out[24]\, rdm|sr_out[24], mips_multi, 1
instance = comp, \breg_data_mux|m_out[24]~10\, breg_data_mux|m_out[24]~10, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[36]\, bcoreg|breg32_rtl_1_bypass[36], mips_multi, 1
instance = comp, \pc|sr_out[26]~4\, pc|sr_out[26]~4, mips_multi, 1
instance = comp, \pc|sr_out[26]\, pc|sr_out[26], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[37]\, bcoreg|breg32_rtl_1_bypass[37], mips_multi, 1
instance = comp, \rdm|sr_out[27]\, rdm|sr_out[27], mips_multi, 1
instance = comp, \breg_data_mux|m_out[27]~7\, breg_data_mux|m_out[27]~7, mips_multi, 1
instance = comp, \alu|Mux2~2\, alu|Mux2~2, mips_multi, 1
instance = comp, \rdm|sr_out[29]\, rdm|sr_out[29], mips_multi, 1
instance = comp, \breg_data_mux|m_out[29]~2\, breg_data_mux|m_out[29]~2, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~11\, actr|alu_ctr[3]~11, mips_multi, 1
instance = comp, \alu|Mux30~20\, alu|Mux30~20, mips_multi, 1
instance = comp, \pc|sr_out~33\, pc|sr_out~33, mips_multi, 1
instance = comp, \pc|sr_out[29]~30\, pc|sr_out[29]~30, mips_multi, 1
instance = comp, \pc|sr_out[31]\, pc|sr_out[31], mips_multi, 1
instance = comp, \bcoreg|regA[31]~31\, bcoreg|regA[31]~31, mips_multi, 1
instance = comp, \rgA|sr_out[31]\, rgA|sr_out[31], mips_multi, 1
instance = comp, \mux_ulaA|m_out[31]~11\, mux_ulaA|m_out[31]~11, mips_multi, 1
instance = comp, \alu|Mux0~7\, alu|Mux0~7, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[13]\, bcoreg|breg32_rtl_1_bypass[13], mips_multi, 1
instance = comp, \bcoreg|regA[2]~0\, bcoreg|regA[2]~0, mips_multi, 1
instance = comp, \rgA|sr_out[2]\, rgA|sr_out[2], mips_multi, 1
instance = comp, \pc|sr_out[2]~0\, pc|sr_out[2]~0, mips_multi, 1
instance = comp, \pc|sr_out[2]\, pc|sr_out[2], mips_multi, 1
instance = comp, \mux_ulaA|m_out[2]~6\, mux_ulaA|m_out[2]~6, mips_multi, 1
instance = comp, \mux_ulaB|m_out[9]~14\, mux_ulaB|m_out[9]~14, mips_multi, 1
instance = comp, \mux_ulaB|m_out[9]~15\, mux_ulaB|m_out[9]~15, mips_multi, 1
instance = comp, \alu|ShiftLeft0~90\, alu|ShiftLeft0~90, mips_multi, 1
instance = comp, \alu|ShiftLeft0~105\, alu|ShiftLeft0~105, mips_multi, 1
instance = comp, \alu|ShiftLeft0~106\, alu|ShiftLeft0~106, mips_multi, 1
instance = comp, \alu|ShiftLeft0~107\, alu|ShiftLeft0~107, mips_multi, 1
instance = comp, \alu|ShiftLeft0~108\, alu|ShiftLeft0~108, mips_multi, 1
instance = comp, \alu|ShiftLeft0~109\, alu|ShiftLeft0~109, mips_multi, 1
instance = comp, \alu|ShiftLeft0~140\, alu|ShiftLeft0~140, mips_multi, 1
instance = comp, \alu|ShiftLeft0~137\, alu|ShiftLeft0~137, mips_multi, 1
instance = comp, \alu|ShiftLeft0~141\, alu|ShiftLeft0~141, mips_multi, 1
instance = comp, \alu|ShiftLeft0~125\, alu|ShiftLeft0~125, mips_multi, 1
instance = comp, \mux_ulaB|m_out[17]~1\, mux_ulaB|m_out[17]~1, mips_multi, 1
instance = comp, \alu|ShiftLeft0~124\, alu|ShiftLeft0~124, mips_multi, 1
instance = comp, \alu|ShiftLeft0~126\, alu|ShiftLeft0~126, mips_multi, 1
instance = comp, \alu|ShiftLeft0~142\, alu|ShiftLeft0~142, mips_multi, 1
instance = comp, \alu|ShiftLeft0~160\, alu|ShiftLeft0~160, mips_multi, 1
instance = comp, \alu|Mux0~5\, alu|Mux0~5, mips_multi, 1
instance = comp, \alu|Mux0~8\, alu|Mux0~8, mips_multi, 1
instance = comp, \alu|Mux0~0\, alu|Mux0~0, mips_multi, 1
instance = comp, \alu|Mux0~3\, alu|Mux0~3, mips_multi, 1
instance = comp, \alu|Mux0~2\, alu|Mux0~2, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[41]\, bcoreg|breg32_rtl_1_bypass[41], mips_multi, 1
instance = comp, \bcoreg|regA[30]~5\, bcoreg|regA[30]~5, mips_multi, 1
instance = comp, \rgA|sr_out[30]\, rgA|sr_out[30], mips_multi, 1
instance = comp, \pc|sr_out~29\, pc|sr_out~29, mips_multi, 1
instance = comp, \pc|sr_out[30]\, pc|sr_out[30], mips_multi, 1
instance = comp, \mux_ulaA|m_out[30]~12\, mux_ulaA|m_out[30]~12, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[40]\, bcoreg|breg32_rtl_1_bypass[40], mips_multi, 1
instance = comp, \bcoreg|regA[29]~6\, bcoreg|regA[29]~6, mips_multi, 1
instance = comp, \rgA|sr_out[29]\, rgA|sr_out[29], mips_multi, 1
instance = comp, \bcoreg|regB[26]~6\, bcoreg|regB[26]~6, mips_multi, 1
instance = comp, \rgB|sr_out[26]\, rgB|sr_out[26], mips_multi, 1
instance = comp, \alu|Mux2~15\, alu|Mux2~15, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[39]\, bcoreg|breg32_rtl_1_bypass[39], mips_multi, 1
instance = comp, \bcoreg|regB[28]~3\, bcoreg|regB[28]~3, mips_multi, 1
instance = comp, \rgB|sr_out[28]\, rgB|sr_out[28], mips_multi, 1
instance = comp, \alu|ShiftLeft0~150\, alu|ShiftLeft0~150, mips_multi, 1
instance = comp, \alu|Mux2~5\, alu|Mux2~5, mips_multi, 1
instance = comp, \alu|Mux29~31\, alu|Mux29~31, mips_multi, 1
instance = comp, \alu|ShiftLeft0~117\, alu|ShiftLeft0~117, mips_multi, 1
instance = comp, \alu|ShiftLeft0~133\, alu|ShiftLeft0~133, mips_multi, 1
instance = comp, \alu|ShiftLeft0~132\, alu|ShiftLeft0~132, mips_multi, 1
instance = comp, \alu|ShiftLeft0~134\, alu|ShiftLeft0~134, mips_multi, 1
instance = comp, \alu|ShiftLeft0~135\, alu|ShiftLeft0~135, mips_multi, 1
instance = comp, \alu|ShiftLeft0~143\, alu|ShiftLeft0~143, mips_multi, 1
instance = comp, \alu|ShiftLeft0~146\, alu|ShiftLeft0~146, mips_multi, 1
instance = comp, \alu|ShiftLeft0~178\, alu|ShiftLeft0~178, mips_multi, 1
instance = comp, \alu|Mux2~6\, alu|Mux2~6, mips_multi, 1
instance = comp, \alu|Mux2~7\, alu|Mux2~7, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~35\, mux_ulaB|m_out[2]~35, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~36\, mux_ulaB|m_out[2]~36, mips_multi, 1
instance = comp, \alu|ShiftLeft0~163\, alu|ShiftLeft0~163, mips_multi, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \ir|sr_out[5]\, ir|sr_out[5], mips_multi, 1
instance = comp, \mux_ulaB|m_out[5]~26\, mux_ulaB|m_out[5]~26, mips_multi, 1
instance = comp, \mux_ulaB|m_out[5]~27\, mux_ulaB|m_out[5]~27, mips_multi, 1
instance = comp, \alu|ShiftLeft0~72\, alu|ShiftLeft0~72, mips_multi, 1
instance = comp, \alu|ShiftLeft0~166\, alu|ShiftLeft0~166, mips_multi, 1
instance = comp, \alu|ShiftLeft0~73\, alu|ShiftLeft0~73, mips_multi, 1
instance = comp, \mux_ulaB|m_out[10]~20\, mux_ulaB|m_out[10]~20, mips_multi, 1
instance = comp, \mux_ulaB|m_out[10]~21\, mux_ulaB|m_out[10]~21, mips_multi, 1
instance = comp, \alu|ShiftLeft0~97\, alu|ShiftLeft0~97, mips_multi, 1
instance = comp, \alu|ShiftLeft0~98\, alu|ShiftLeft0~98, mips_multi, 1
instance = comp, \alu|ShiftLeft0~99\, alu|ShiftLeft0~99, mips_multi, 1
instance = comp, \alu|ShiftLeft0~100\, alu|ShiftLeft0~100, mips_multi, 1
instance = comp, \alu|Mux2~9\, alu|Mux2~9, mips_multi, 1
instance = comp, \alu|ShiftRight0~139\, alu|ShiftRight0~139, mips_multi, 1
instance = comp, \alu|ShiftRight0~127\, alu|ShiftRight0~127, mips_multi, 1
instance = comp, \alu|ShiftRight0~128\, alu|ShiftRight0~128, mips_multi, 1
instance = comp, \alu|Mux12~21\, alu|Mux12~21, mips_multi, 1
instance = comp, \alu|Mux12~22\, alu|Mux12~22, mips_multi, 1
instance = comp, \alu|Mux12~10\, alu|Mux12~10, mips_multi, 1
instance = comp, \alu|Mux2~10\, alu|Mux2~10, mips_multi, 1
instance = comp, \bcoreg|regA[28]~7\, bcoreg|regA[28]~7, mips_multi, 1
instance = comp, \rgA|sr_out[28]\, rgA|sr_out[28], mips_multi, 1
instance = comp, \mux_ulaA|m_out[28]~14\, mux_ulaA|m_out[28]~14, mips_multi, 1
instance = comp, \bcoreg|regB[27]~4\, bcoreg|regB[27]~4, mips_multi, 1
instance = comp, \rgB|sr_out[27]\, rgB|sr_out[27], mips_multi, 1
instance = comp, \mux_ulaB|m_out[27]~41\, mux_ulaB|m_out[27]~41, mips_multi, 1
instance = comp, \mux_ulaA|m_out[26]~16\, mux_ulaA|m_out[26]~16, mips_multi, 1
instance = comp, \pc|sr_out[25]~5\, pc|sr_out[25]~5, mips_multi, 1
instance = comp, \ir|sr_out[23]\, ir|sr_out[23], mips_multi, 1
instance = comp, \pc|sr_out[25]\, pc|sr_out[25], mips_multi, 1
instance = comp, \mux_ulaA|m_out[25]~17\, mux_ulaA|m_out[25]~17, mips_multi, 1
instance = comp, \alu|Mux4~14\, alu|Mux4~14, mips_multi, 1
instance = comp, \mux_ulaB|m_out[24]~44\, mux_ulaB|m_out[24]~44, mips_multi, 1
instance = comp, \alu|a32~97\, alu|a32~97, mips_multi, 1
instance = comp, \alu|Mux7~8\, alu|Mux7~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~85\, alu|ShiftRight0~85, mips_multi, 1
instance = comp, \alu|ShiftRight0~45\, alu|ShiftRight0~45, mips_multi, 1
instance = comp, \alu|ShiftRight0~132\, alu|ShiftRight0~132, mips_multi, 1
instance = comp, \bcoreg|regB[30]~2\, bcoreg|regB[30]~2, mips_multi, 1
instance = comp, \rgB|sr_out[30]\, rgB|sr_out[30], mips_multi, 1
instance = comp, \alu|ShiftRight0~42\, alu|ShiftRight0~42, mips_multi, 1
instance = comp, \bcoreg|regB[29]~1\, bcoreg|regB[29]~1, mips_multi, 1
instance = comp, \rgB|sr_out[29]\, rgB|sr_out[29], mips_multi, 1
instance = comp, \alu|ShiftRight0~41\, alu|ShiftRight0~41, mips_multi, 1
instance = comp, \alu|ShiftRight0~142\, alu|ShiftRight0~142, mips_multi, 1
instance = comp, \alu|ShiftRight0~120\, alu|ShiftRight0~120, mips_multi, 1
instance = comp, \alu|ShiftRight0~121\, alu|ShiftRight0~121, mips_multi, 1
instance = comp, \mux_ulaB|m_out[23]~45\, mux_ulaB|m_out[23]~45, mips_multi, 1
instance = comp, \alu|Mux14~8\, alu|Mux14~8, mips_multi, 1
instance = comp, \alu|Mux9~6\, alu|Mux9~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~102\, alu|ShiftLeft0~102, mips_multi, 1
instance = comp, \ir|sr_out[7]\, ir|sr_out[7], mips_multi, 1
instance = comp, \mux_ulaB|m_out[7]~22\, mux_ulaB|m_out[7]~22, mips_multi, 1
instance = comp, \mux_ulaB|m_out[7]~23\, mux_ulaB|m_out[7]~23, mips_multi, 1
instance = comp, \alu|ShiftLeft0~85\, alu|ShiftLeft0~85, mips_multi, 1
instance = comp, \alu|ShiftLeft0~86\, alu|ShiftLeft0~86, mips_multi, 1
instance = comp, \alu|ShiftLeft0~103\, alu|ShiftLeft0~103, mips_multi, 1
instance = comp, \alu|ShiftLeft0~136\, alu|ShiftLeft0~136, mips_multi, 1
instance = comp, \alu|ShiftLeft0~138\, alu|ShiftLeft0~138, mips_multi, 1
instance = comp, \alu|ShiftLeft0~121\, alu|ShiftLeft0~121, mips_multi, 1
instance = comp, \alu|ShiftLeft0~120\, alu|ShiftLeft0~120, mips_multi, 1
instance = comp, \alu|ShiftRight0~53\, alu|ShiftRight0~53, mips_multi, 1
instance = comp, \alu|ShiftLeft0~122\, alu|ShiftLeft0~122, mips_multi, 1
instance = comp, \alu|ShiftLeft0~139\, alu|ShiftLeft0~139, mips_multi, 1
instance = comp, \mux_ulaB|m_out[22]~46\, mux_ulaB|m_out[22]~46, mips_multi, 1
instance = comp, \alu|a32~95\, alu|a32~95, mips_multi, 1
instance = comp, \alu|Mux12~12\, alu|Mux12~12, mips_multi, 1
instance = comp, \alu|Mux12~24\, alu|Mux12~24, mips_multi, 1
instance = comp, \alu|Mux9~7\, alu|Mux9~7, mips_multi, 1
instance = comp, \alu|Mux9~8\, alu|Mux9~8, mips_multi, 1
instance = comp, \alu|ShiftLeft0~161\, alu|ShiftLeft0~161, mips_multi, 1
instance = comp, \alu|ShiftRight0~107\, alu|ShiftRight0~107, mips_multi, 1
instance = comp, \alu|ShiftRight1~48\, alu|ShiftRight1~48, mips_multi, 1
instance = comp, \alu|ShiftRight1~91\, alu|ShiftRight1~91, mips_multi, 1
instance = comp, \alu|ShiftRight1~47\, alu|ShiftRight1~47, mips_multi, 1
instance = comp, \alu|ShiftRight1~90\, alu|ShiftRight1~90, mips_multi, 1
instance = comp, \alu|ShiftRight0~108\, alu|ShiftRight0~108, mips_multi, 1
instance = comp, \alu|ShiftRight0~109\, alu|ShiftRight0~109, mips_multi, 1
instance = comp, \alu|ShiftRight1~59\, alu|ShiftRight1~59, mips_multi, 1
instance = comp, \alu|ShiftRight1~60\, alu|ShiftRight1~60, mips_multi, 1
instance = comp, \alu|ShiftRight0~40\, alu|ShiftRight0~40, mips_multi, 1
instance = comp, \alu|ShiftRight1~55\, alu|ShiftRight1~55, mips_multi, 1
instance = comp, \alu|ShiftRight0~110\, alu|ShiftRight0~110, mips_multi, 1
instance = comp, \alu|ShiftRight0~111\, alu|ShiftRight0~111, mips_multi, 1
instance = comp, \alu|ShiftRight1~77\, alu|ShiftRight1~77, mips_multi, 1
instance = comp, \alu|Mux9~2\, alu|Mux9~2, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[32]\, bcoreg|breg32_rtl_1_bypass[32], mips_multi, 1
instance = comp, \bcoreg|regA[21]~14\, bcoreg|regA[21]~14, mips_multi, 1
instance = comp, \rgA|sr_out[21]\, rgA|sr_out[21], mips_multi, 1
instance = comp, \mux_ulaA|m_out[21]~21\, mux_ulaA|m_out[21]~21, mips_multi, 1
instance = comp, \mux_ulaB|m_out[20]~48\, mux_ulaB|m_out[20]~48, mips_multi, 1
instance = comp, \mux_ulaB|m_out[19]~49\, mux_ulaB|m_out[19]~49, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[29]\, bcoreg|breg32_rtl_1_bypass[29], mips_multi, 1
instance = comp, \bcoreg|regA[18]~17\, bcoreg|regA[18]~17, mips_multi, 1
instance = comp, \rgA|sr_out[18]\, rgA|sr_out[18], mips_multi, 1
instance = comp, \mux_ulaA|m_out[18]~24\, mux_ulaA|m_out[18]~24, mips_multi, 1
instance = comp, \bcoreg|regA[16]~19\, bcoreg|regA[16]~19, mips_multi, 1
instance = comp, \rgA|sr_out[16]\, rgA|sr_out[16], mips_multi, 1
instance = comp, \mux_ulaA|m_out[16]~26\, mux_ulaA|m_out[16]~26, mips_multi, 1
instance = comp, \alu|Mux17~9\, alu|Mux17~9, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[25]\, bcoreg|breg32_rtl_1_bypass[25], mips_multi, 1
instance = comp, \bcoreg|regA[14]~23\, bcoreg|regA[14]~23, mips_multi, 1
instance = comp, \rgA|sr_out[14]\, rgA|sr_out[14], mips_multi, 1
instance = comp, \alu|a32~88\, alu|a32~88, mips_multi, 1
instance = comp, \alu|Mux29~9\, alu|Mux29~9, mips_multi, 1
instance = comp, \alu|ShiftRight0~129\, alu|ShiftRight0~129, mips_multi, 1
instance = comp, \alu|ShiftRight0~130\, alu|ShiftRight0~130, mips_multi, 1
instance = comp, \alu|tmp[14]~28\, alu|tmp[14]~28, mips_multi, 1
instance = comp, \alu|Mux29~16\, alu|Mux29~16, mips_multi, 1
instance = comp, \alu|Mux29~17\, alu|Mux29~17, mips_multi, 1
instance = comp, \alu|ShiftRight0~48\, alu|ShiftRight0~48, mips_multi, 1
instance = comp, \alu|ShiftRight0~135\, alu|ShiftRight0~135, mips_multi, 1
instance = comp, \alu|ShiftRight0~44\, alu|ShiftRight0~44, mips_multi, 1
instance = comp, \alu|ShiftRight0~103\, alu|ShiftRight0~103, mips_multi, 1
instance = comp, \alu|ShiftRight0~104\, alu|ShiftRight0~104, mips_multi, 1
instance = comp, \alu|ShiftRight0~68\, alu|ShiftRight0~68, mips_multi, 1
instance = comp, \alu|ShiftRight1~86\, alu|ShiftRight1~86, mips_multi, 1
instance = comp, \alu|ShiftRight0~137\, alu|ShiftRight0~137, mips_multi, 1
instance = comp, \alu|ShiftRight1~49\, alu|ShiftRight1~49, mips_multi, 1
instance = comp, \alu|ShiftRight0~65\, alu|ShiftRight0~65, mips_multi, 1
instance = comp, \alu|ShiftRight0~136\, alu|ShiftRight0~136, mips_multi, 1
instance = comp, \alu|ShiftRight0~105\, alu|ShiftRight0~105, mips_multi, 1
instance = comp, \alu|ShiftRight0~106\, alu|ShiftRight0~106, mips_multi, 1
instance = comp, \alu|Mux18~9\, alu|Mux18~9, mips_multi, 1
instance = comp, \alu|Mux29~11\, alu|Mux29~11, mips_multi, 1
instance = comp, \alu|tmp[13]~26\, alu|tmp[13]~26, mips_multi, 1
instance = comp, \alu|Mux29~13\, alu|Mux29~13, mips_multi, 1
instance = comp, \alu|Mux18~2\, alu|Mux18~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~94\, alu|ShiftLeft0~94, mips_multi, 1
instance = comp, \ir|sr_out[8]\, ir|sr_out[8], mips_multi, 1
instance = comp, \mux_ulaB|m_out[8]~16\, mux_ulaB|m_out[8]~16, mips_multi, 1
instance = comp, \mux_ulaB|m_out[8]~17\, mux_ulaB|m_out[8]~17, mips_multi, 1
instance = comp, \alu|ShiftLeft0~173\, alu|ShiftLeft0~173, mips_multi, 1
instance = comp, \alu|ShiftLeft0~171\, alu|ShiftLeft0~171, mips_multi, 1
instance = comp, \alu|ShiftLeft0~174\, alu|ShiftLeft0~174, mips_multi, 1
instance = comp, \alu|ShiftLeft0~93\, alu|ShiftLeft0~93, mips_multi, 1
instance = comp, \alu|ShiftLeft0~95\, alu|ShiftLeft0~95, mips_multi, 1
instance = comp, \mux_ulaB|m_out[3]~33\, mux_ulaB|m_out[3]~33, mips_multi, 1
instance = comp, \mux_ulaB|m_out[3]~34\, mux_ulaB|m_out[3]~34, mips_multi, 1
instance = comp, \alu|ShiftLeft0~70\, alu|ShiftLeft0~70, mips_multi, 1
instance = comp, \alu|ShiftLeft0~164\, alu|ShiftLeft0~164, mips_multi, 1
instance = comp, \alu|ShiftLeft0~71\, alu|ShiftLeft0~71, mips_multi, 1
instance = comp, \alu|ShiftLeft0~96\, alu|ShiftLeft0~96, mips_multi, 1
instance = comp, \alu|Mux19~2\, alu|Mux19~2, mips_multi, 1
instance = comp, \alu|ShiftRight1~82\, alu|ShiftRight1~82, mips_multi, 1
instance = comp, \mux_ulaA|m_out[9]~33\, mux_ulaA|m_out[9]~33, mips_multi, 1
instance = comp, \bcoreg|regA[8]~29\, bcoreg|regA[8]~29, mips_multi, 1
instance = comp, \rgA|sr_out[8]\, rgA|sr_out[8], mips_multi, 1
instance = comp, \alu|ShiftRight0~51\, alu|ShiftRight0~51, mips_multi, 1
instance = comp, \alu|ShiftRight0~52\, alu|ShiftRight0~52, mips_multi, 1
instance = comp, \alu|ShiftRight0~54\, alu|ShiftRight0~54, mips_multi, 1
instance = comp, \alu|ShiftRight0~55\, alu|ShiftRight0~55, mips_multi, 1
instance = comp, \alu|ShiftRight0~60\, alu|ShiftRight0~60, mips_multi, 1
instance = comp, \alu|ShiftRight0~133\, alu|ShiftRight0~133, mips_multi, 1
instance = comp, \alu|ShiftRight0~57\, alu|ShiftRight0~57, mips_multi, 1
instance = comp, \alu|ShiftRight0~58\, alu|ShiftRight0~58, mips_multi, 1
instance = comp, \alu|ShiftRight1~40\, alu|ShiftRight1~40, mips_multi, 1
instance = comp, \alu|Mux23~9\, alu|Mux23~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~80\, alu|ShiftLeft0~80, mips_multi, 1
instance = comp, \alu|ShiftLeft0~81\, alu|ShiftLeft0~81, mips_multi, 1
instance = comp, \mux_ulaB|m_out[6]~24\, mux_ulaB|m_out[6]~24, mips_multi, 1
instance = comp, \mux_ulaB|m_out[6]~25\, mux_ulaB|m_out[6]~25, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[16]~feeder\, bcoreg|breg32_rtl_1_bypass[16]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[16]\, bcoreg|breg32_rtl_1_bypass[16], mips_multi, 1
instance = comp, \bcoreg|regA[5]~22\, bcoreg|regA[5]~22, mips_multi, 1
instance = comp, \rgA|sr_out[5]\, rgA|sr_out[5], mips_multi, 1
instance = comp, \mux_ulaA|m_out[5]~10\, mux_ulaA|m_out[5]~10, mips_multi, 1
instance = comp, \ir|sr_out[1]\, ir|sr_out[1], mips_multi, 1
instance = comp, \mux_ulaB|m_out[1]~31\, mux_ulaB|m_out[1]~31, mips_multi, 1
instance = comp, \alu|tmp[0]~0\, alu|tmp[0]~0, mips_multi, 1
instance = comp, \alu|tmp[1]~2\, alu|tmp[1]~2, mips_multi, 1
instance = comp, \alu|tmp[2]~4\, alu|tmp[2]~4, mips_multi, 1
instance = comp, \alu|tmp[3]~6\, alu|tmp[3]~6, mips_multi, 1
instance = comp, \alu|tmp[4]~8\, alu|tmp[4]~8, mips_multi, 1
instance = comp, \alu|tmp[7]~14\, alu|tmp[7]~14, mips_multi, 1
instance = comp, \alu|tmp[8]~16\, alu|tmp[8]~16, mips_multi, 1
instance = comp, \alu|Add1~0\, alu|Add1~0, mips_multi, 1
instance = comp, \alu|Add1~2\, alu|Add1~2, mips_multi, 1
instance = comp, \alu|Add1~4\, alu|Add1~4, mips_multi, 1
instance = comp, \alu|Add1~8\, alu|Add1~8, mips_multi, 1
instance = comp, \alu|Add1~10\, alu|Add1~10, mips_multi, 1
instance = comp, \alu|Add1~12\, alu|Add1~12, mips_multi, 1
instance = comp, \alu|Add1~14\, alu|Add1~14, mips_multi, 1
instance = comp, \alu|Add1~16\, alu|Add1~16, mips_multi, 1
instance = comp, \alu|ShiftRight0~46\, alu|ShiftRight0~46, mips_multi, 1
instance = comp, \alu|ShiftRight0~43\, alu|ShiftRight0~43, mips_multi, 1
instance = comp, \alu|ShiftRight0~47\, alu|ShiftRight0~47, mips_multi, 1
instance = comp, \alu|ShiftRight1~101\, alu|ShiftRight1~101, mips_multi, 1
instance = comp, \alu|Mux23~3\, alu|Mux23~3, mips_multi, 1
instance = comp, \alu|Mux23~4\, alu|Mux23~4, mips_multi, 1
instance = comp, \alu|Mux23~5\, alu|Mux23~5, mips_multi, 1
instance = comp, \alu|Mux23~11\, alu|Mux23~11, mips_multi, 1
instance = comp, \alu|Mux23~7\, alu|Mux23~7, mips_multi, 1
instance = comp, \alu|Mux23~8\, alu|Mux23~8, mips_multi, 1
instance = comp, \alu|Mux23~10\, alu|Mux23~10, mips_multi, 1
instance = comp, \regULA|sr_out[8]\, regULA|sr_out[8], mips_multi, 1
instance = comp, \pc|sr_out[8]~22\, pc|sr_out[8]~22, mips_multi, 1
instance = comp, \ir|sr_out[6]~feeder\, ir|sr_out[6]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[6]\, ir|sr_out[6], mips_multi, 1
instance = comp, \pc|sr_out[8]\, pc|sr_out[8], mips_multi, 1
instance = comp, \mux_ulaA|m_out[8]~34\, mux_ulaA|m_out[8]~34, mips_multi, 1
instance = comp, \alu|Add1~18\, alu|Add1~18, mips_multi, 1
instance = comp, \alu|Add1~20\, alu|Add1~20, mips_multi, 1
instance = comp, \alu|Add1~22\, alu|Add1~22, mips_multi, 1
instance = comp, \alu|Add1~24\, alu|Add1~24, mips_multi, 1
instance = comp, \alu|Mux19~3\, alu|Mux19~3, mips_multi, 1
instance = comp, \alu|tmp[12]~24\, alu|tmp[12]~24, mips_multi, 1
instance = comp, \alu|Mux19~4\, alu|Mux19~4, mips_multi, 1
instance = comp, \alu|ShiftRight0~126\, alu|ShiftRight0~126, mips_multi, 1
instance = comp, \alu|ShiftRight0~147\, alu|ShiftRight0~147, mips_multi, 1
instance = comp, \alu|Mux19~5\, alu|Mux19~5, mips_multi, 1
instance = comp, \alu|Mux19~11\, alu|Mux19~11, mips_multi, 1
instance = comp, \alu|Mux19~7\, alu|Mux19~7, mips_multi, 1
instance = comp, \alu|Mux19~8\, alu|Mux19~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~97\, alu|ShiftRight0~97, mips_multi, 1
instance = comp, \alu|ShiftRight0~49\, alu|ShiftRight0~49, mips_multi, 1
instance = comp, \alu|ShiftRight0~143\, alu|ShiftRight0~143, mips_multi, 1
instance = comp, \alu|ShiftRight0~98\, alu|ShiftRight0~98, mips_multi, 1
instance = comp, \alu|Mux19~9\, alu|Mux19~9, mips_multi, 1
instance = comp, \alu|Mux19~10\, alu|Mux19~10, mips_multi, 1
instance = comp, \regULA|sr_out[12]\, regULA|sr_out[12], mips_multi, 1
instance = comp, \pc|sr_out[12]~18\, pc|sr_out[12]~18, mips_multi, 1
instance = comp, \pc|sr_out[12]\, pc|sr_out[12], mips_multi, 1
instance = comp, \bcoreg|regA[12]~25\, bcoreg|regA[12]~25, mips_multi, 1
instance = comp, \rgA|sr_out[12]\, rgA|sr_out[12], mips_multi, 1
instance = comp, \mux_ulaA|m_out[12]~30\, mux_ulaA|m_out[12]~30, mips_multi, 1
instance = comp, \alu|Add1~26\, alu|Add1~26, mips_multi, 1
instance = comp, \alu|Mux18~3\, alu|Mux18~3, mips_multi, 1
instance = comp, \alu|Mux18~4\, alu|Mux18~4, mips_multi, 1
instance = comp, \alu|Mux18~5\, alu|Mux18~5, mips_multi, 1
instance = comp, \alu|Mux18~11\, alu|Mux18~11, mips_multi, 1
instance = comp, \alu|Mux18~7\, alu|Mux18~7, mips_multi, 1
instance = comp, \alu|Mux18~8\, alu|Mux18~8, mips_multi, 1
instance = comp, \alu|Mux18~10\, alu|Mux18~10, mips_multi, 1
instance = comp, \pc|sr_out[13]~17\, pc|sr_out[13]~17, mips_multi, 1
instance = comp, \pc|sr_out[13]\, pc|sr_out[13], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[24]~feeder\, bcoreg|breg32_rtl_1_bypass[24]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[24]\, bcoreg|breg32_rtl_1_bypass[24], mips_multi, 1
instance = comp, \bcoreg|regA[13]~24\, bcoreg|regA[13]~24, mips_multi, 1
instance = comp, \rgA|sr_out[13]\, rgA|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaA|m_out[13]~29\, mux_ulaA|m_out[13]~29, mips_multi, 1
instance = comp, \alu|Add1~28\, alu|Add1~28, mips_multi, 1
instance = comp, \alu|Mux17~2\, alu|Mux17~2, mips_multi, 1
instance = comp, \alu|ShiftRight1~103\, alu|ShiftRight1~103, mips_multi, 1
instance = comp, \alu|Mux17~3\, alu|Mux17~3, mips_multi, 1
instance = comp, \alu|Mux17~4\, alu|Mux17~4, mips_multi, 1
instance = comp, \alu|Mux17~5\, alu|Mux17~5, mips_multi, 1
instance = comp, \alu|Mux17~11\, alu|Mux17~11, mips_multi, 1
instance = comp, \alu|Mux17~7\, alu|Mux17~7, mips_multi, 1
instance = comp, \alu|Mux17~8\, alu|Mux17~8, mips_multi, 1
instance = comp, \alu|Mux17~10\, alu|Mux17~10, mips_multi, 1
instance = comp, \regULA|sr_out[14]\, regULA|sr_out[14], mips_multi, 1
instance = comp, \pc|sr_out[14]~16\, pc|sr_out[14]~16, mips_multi, 1
instance = comp, \pc|sr_out[14]\, pc|sr_out[14], mips_multi, 1
instance = comp, \mux_ulaA|m_out[14]~28\, mux_ulaA|m_out[14]~28, mips_multi, 1
instance = comp, \alu|Add1~32\, alu|Add1~32, mips_multi, 1
instance = comp, \alu|Add1~34\, alu|Add1~34, mips_multi, 1
instance = comp, \alu|Add1~38\, alu|Add1~38, mips_multi, 1
instance = comp, \alu|Add1~40\, alu|Add1~40, mips_multi, 1
instance = comp, \alu|Add1~42\, alu|Add1~42, mips_multi, 1
instance = comp, \alu|Add1~44\, alu|Add1~44, mips_multi, 1
instance = comp, \alu|Mux9~3\, alu|Mux9~3, mips_multi, 1
instance = comp, \pc|sr_out[20]~10\, pc|sr_out[20]~10, mips_multi, 1
instance = comp, \pc|sr_out[20]\, pc|sr_out[20], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[31]~feeder\, bcoreg|breg32_rtl_1_bypass[31]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[31]\, bcoreg|breg32_rtl_1_bypass[31], mips_multi, 1
instance = comp, \bcoreg|regA[20]~15\, bcoreg|regA[20]~15, mips_multi, 1
instance = comp, \rgA|sr_out[20]\, rgA|sr_out[20], mips_multi, 1
instance = comp, \mux_ulaA|m_out[20]~22\, mux_ulaA|m_out[20]~22, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[30]\, bcoreg|breg32_rtl_1_bypass[30], mips_multi, 1
instance = comp, \bcoreg|regA[19]~16\, bcoreg|regA[19]~16, mips_multi, 1
instance = comp, \rgA|sr_out[19]\, rgA|sr_out[19], mips_multi, 1
instance = comp, \pc|sr_out[19]~11\, pc|sr_out[19]~11, mips_multi, 1
instance = comp, \pc|sr_out[19]\, pc|sr_out[19], mips_multi, 1
instance = comp, \mux_ulaA|m_out[19]~23\, mux_ulaA|m_out[19]~23, mips_multi, 1
instance = comp, \alu|tmp[16]~32\, alu|tmp[16]~32, mips_multi, 1
instance = comp, \alu|tmp[17]~34\, alu|tmp[17]~34, mips_multi, 1
instance = comp, \alu|tmp[18]~36\, alu|tmp[18]~36, mips_multi, 1
instance = comp, \alu|tmp[19]~38\, alu|tmp[19]~38, mips_multi, 1
instance = comp, \alu|tmp[21]~42\, alu|tmp[21]~42, mips_multi, 1
instance = comp, \alu|tmp[22]~44\, alu|tmp[22]~44, mips_multi, 1
instance = comp, \alu|Mux9~4\, alu|Mux9~4, mips_multi, 1
instance = comp, \alu|Mux9~5\, alu|Mux9~5, mips_multi, 1
instance = comp, \alu|Mux9~10\, alu|Mux9~10, mips_multi, 1
instance = comp, \alu|Mux9~9\, alu|Mux9~9, mips_multi, 1
instance = comp, \pc|sr_out[22]~8\, pc|sr_out[22]~8, mips_multi, 1
instance = comp, \pc|sr_out[22]\, pc|sr_out[22], mips_multi, 1
instance = comp, \mux_ulaA|m_out[22]~20\, mux_ulaA|m_out[22]~20, mips_multi, 1
instance = comp, \alu|tmp[23]~46\, alu|tmp[23]~46, mips_multi, 1
instance = comp, \alu|tmp[24]~48\, alu|tmp[24]~48, mips_multi, 1
instance = comp, \alu|Mux7~4\, alu|Mux7~4, mips_multi, 1
instance = comp, \alu|Add1~46\, alu|Add1~46, mips_multi, 1
instance = comp, \alu|Add1~48\, alu|Add1~48, mips_multi, 1
instance = comp, \alu|Mux7~5\, alu|Mux7~5, mips_multi, 1
instance = comp, \alu|Mux7~6\, alu|Mux7~6, mips_multi, 1
instance = comp, \alu|Mux7~7\, alu|Mux7~7, mips_multi, 1
instance = comp, \alu|Mux7~10\, alu|Mux7~10, mips_multi, 1
instance = comp, \alu|Mux7~9\, alu|Mux7~9, mips_multi, 1
instance = comp, \alu|Mux7\, alu|Mux7, mips_multi, 1
instance = comp, \regULA|sr_out[24]\, regULA|sr_out[24], mips_multi, 1
instance = comp, \pc|sr_out[24]~6\, pc|sr_out[24]~6, mips_multi, 1
instance = comp, \ir|sr_out[22]~feeder\, ir|sr_out[22]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[22]\, ir|sr_out[22], mips_multi, 1
instance = comp, \pc|sr_out[24]\, pc|sr_out[24], mips_multi, 1
instance = comp, \mux_ulaA|m_out[24]~18\, mux_ulaA|m_out[24]~18, mips_multi, 1
instance = comp, \alu|Add1~50\, alu|Add1~50, mips_multi, 1
instance = comp, \alu|Add1~52\, alu|Add1~52, mips_multi, 1
instance = comp, \alu|Add1~54\, alu|Add1~54, mips_multi, 1
instance = comp, \alu|Add1~56\, alu|Add1~56, mips_multi, 1
instance = comp, \alu|Add1~58\, alu|Add1~58, mips_multi, 1
instance = comp, \alu|Mux2~11\, alu|Mux2~11, mips_multi, 1
instance = comp, \alu|Mux2~12\, alu|Mux2~12, mips_multi, 1
instance = comp, \alu|Mux2~13\, alu|Mux2~13, mips_multi, 1
instance = comp, \alu|Mux2~14\, alu|Mux2~14, mips_multi, 1
instance = comp, \regULA|sr_out[29]\, regULA|sr_out[29], mips_multi, 1
instance = comp, \pc|sr_out~31\, pc|sr_out~31, mips_multi, 1
instance = comp, \pc|sr_out[29]\, pc|sr_out[29], mips_multi, 1
instance = comp, \mux_ulaA|m_out[29]~13\, mux_ulaA|m_out[29]~13, mips_multi, 1
instance = comp, \mux_ulaB|m_out[26]~42\, mux_ulaB|m_out[26]~42, mips_multi, 1
instance = comp, \alu|tmp[25]~50\, alu|tmp[25]~50, mips_multi, 1
instance = comp, \alu|tmp[26]~52\, alu|tmp[26]~52, mips_multi, 1
instance = comp, \alu|tmp[27]~54\, alu|tmp[27]~54, mips_multi, 1
instance = comp, \alu|tmp[28]~56\, alu|tmp[28]~56, mips_multi, 1
instance = comp, \alu|tmp[31]~62\, alu|tmp[31]~62, mips_multi, 1
instance = comp, \alu|Add1~60\, alu|Add1~60, mips_multi, 1
instance = comp, \alu|Add1~62\, alu|Add1~62, mips_multi, 1
instance = comp, \alu|Mux0~1\, alu|Mux0~1, mips_multi, 1
instance = comp, \alu|Mux0~4\, alu|Mux0~4, mips_multi, 1
instance = comp, \alu|Mux0~6\, alu|Mux0~6, mips_multi, 1
instance = comp, \regULA|sr_out[31]\, regULA|sr_out[31], mips_multi, 1
instance = comp, \breg_data_mux|m_out[31]~1\, breg_data_mux|m_out[31]~1, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[42]~feeder\, bcoreg|breg32_rtl_1_bypass[42]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[42]\, bcoreg|breg32_rtl_1_bypass[42], mips_multi, 1
instance = comp, \bcoreg|regB[31]~0\, bcoreg|regB[31]~0, mips_multi, 1
instance = comp, \rgB|sr_out[31]\, rgB|sr_out[31], mips_multi, 1
instance = comp, \alu|ShiftLeft0~65\, alu|ShiftLeft0~65, mips_multi, 1
instance = comp, \alu|Mux1~5\, alu|Mux1~5, mips_multi, 1
instance = comp, \alu|Mux1~13\, alu|Mux1~13, mips_multi, 1
instance = comp, \alu|Mux1~6\, alu|Mux1~6, mips_multi, 1
instance = comp, \alu|Mux1~7\, alu|Mux1~7, mips_multi, 1
instance = comp, \alu|Mux1~8\, alu|Mux1~8, mips_multi, 1
instance = comp, \mux_ulaB|m_out[30]~38\, mux_ulaB|m_out[30]~38, mips_multi, 1
instance = comp, \alu|Mux1~9\, alu|Mux1~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~75\, alu|ShiftLeft0~75, mips_multi, 1
instance = comp, \alu|ShiftLeft0~42\, alu|ShiftLeft0~42, mips_multi, 1
instance = comp, \alu|ShiftLeft0~66\, alu|ShiftLeft0~66, mips_multi, 1
instance = comp, \alu|ShiftLeft0~74\, alu|ShiftLeft0~74, mips_multi, 1
instance = comp, \alu|ShiftLeft0~77\, alu|ShiftLeft0~77, mips_multi, 1
instance = comp, \alu|ShiftLeft0~104\, alu|ShiftLeft0~104, mips_multi, 1
instance = comp, \bcoreg|regB[25]~5\, bcoreg|regB[25]~5, mips_multi, 1
instance = comp, \rgB|sr_out[25]\, rgB|sr_out[25], mips_multi, 1
instance = comp, \alu|ShiftLeft0~145\, alu|ShiftLeft0~145, mips_multi, 1
instance = comp, \alu|ShiftLeft0~147\, alu|ShiftLeft0~147, mips_multi, 1
instance = comp, \alu|ShiftLeft0~179\, alu|ShiftLeft0~179, mips_multi, 1
instance = comp, \alu|ShiftLeft0~152\, alu|ShiftLeft0~152, mips_multi, 1
instance = comp, \alu|ShiftLeft0~151\, alu|ShiftLeft0~151, mips_multi, 1
instance = comp, \alu|ShiftLeft0~153\, alu|ShiftLeft0~153, mips_multi, 1
instance = comp, \alu|ShiftLeft0~154\, alu|ShiftLeft0~154, mips_multi, 1
instance = comp, \alu|ShiftLeft0~155\, alu|ShiftLeft0~155, mips_multi, 1
instance = comp, \alu|ShiftLeft0~156\, alu|ShiftLeft0~156, mips_multi, 1
instance = comp, \alu|Mux1~10\, alu|Mux1~10, mips_multi, 1
instance = comp, \alu|Mux1~11\, alu|Mux1~11, mips_multi, 1
instance = comp, \alu|Mux1~12\, alu|Mux1~12, mips_multi, 1
instance = comp, \regULA|sr_out[30]\, regULA|sr_out[30], mips_multi, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a18\, mem|altsyncram_component|auto_generated|ram_block1a18, mips_multi, 1
instance = comp, \rdm|sr_out[30]\, rdm|sr_out[30], mips_multi, 1
instance = comp, \breg_data_mux|m_out[30]~4\, breg_data_mux|m_out[30]~4, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]\, bcoreg|breg32_rtl_1_bypass[17], mips_multi, 1
instance = comp, \bcoreg|regA[6]~21\, bcoreg|regA[6]~21, mips_multi, 1
instance = comp, \rgA|sr_out[6]\, rgA|sr_out[6], mips_multi, 1
instance = comp, \mux_ulaA|m_out[6]~9\, mux_ulaA|m_out[6]~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~56\, alu|ShiftLeft0~56, mips_multi, 1
instance = comp, \alu|ShiftLeft0~58\, alu|ShiftLeft0~58, mips_multi, 1
instance = comp, \alu|ShiftLeft0~62\, alu|ShiftLeft0~62, mips_multi, 1
instance = comp, \alu|ShiftLeft0~63\, alu|ShiftLeft0~63, mips_multi, 1
instance = comp, \alu|Mux3~4\, alu|Mux3~4, mips_multi, 1
instance = comp, \alu|Mux3~15\, alu|Mux3~15, mips_multi, 1
instance = comp, \alu|Mux2~4\, alu|Mux2~4, mips_multi, 1
instance = comp, \alu|Mux2~3\, alu|Mux2~3, mips_multi, 1
instance = comp, \alu|Mux3~8\, alu|Mux3~8, mips_multi, 1
instance = comp, \alu|Mux3~16\, alu|Mux3~16, mips_multi, 1
instance = comp, \alu|ShiftLeft0~149\, alu|ShiftLeft0~149, mips_multi, 1
instance = comp, \alu|Mux3~5\, alu|Mux3~5, mips_multi, 1
instance = comp, \alu|ShiftLeft0~110\, alu|ShiftLeft0~110, mips_multi, 1
instance = comp, \alu|ShiftLeft0~111\, alu|ShiftLeft0~111, mips_multi, 1
instance = comp, \alu|ShiftLeft0~128\, alu|ShiftLeft0~128, mips_multi, 1
instance = comp, \alu|ShiftLeft0~129\, alu|ShiftLeft0~129, mips_multi, 1
instance = comp, \alu|ShiftLeft0~130\, alu|ShiftLeft0~130, mips_multi, 1
instance = comp, \alu|ShiftLeft0~131\, alu|ShiftLeft0~131, mips_multi, 1
instance = comp, \alu|ShiftLeft0~144\, alu|ShiftLeft0~144, mips_multi, 1
instance = comp, \alu|ShiftLeft0~177\, alu|ShiftLeft0~177, mips_multi, 1
instance = comp, \alu|Mux3~6\, alu|Mux3~6, mips_multi, 1
instance = comp, \alu|Mux3~7\, alu|Mux3~7, mips_multi, 1
instance = comp, \alu|Mux3~9\, alu|Mux3~9, mips_multi, 1
instance = comp, \alu|Mux3~11\, alu|Mux3~11, mips_multi, 1
instance = comp, \alu|Mux3~12\, alu|Mux3~12, mips_multi, 1
instance = comp, \alu|Mux3~13\, alu|Mux3~13, mips_multi, 1
instance = comp, \alu|Mux3~14\, alu|Mux3~14, mips_multi, 1
instance = comp, \regULA|sr_out[28]\, regULA|sr_out[28], mips_multi, 1
instance = comp, \breg_data_mux|m_out[28]~5\, breg_data_mux|m_out[28]~5, mips_multi, 1
instance = comp, \bcoreg|regA[26]~9\, bcoreg|regA[26]~9, mips_multi, 1
instance = comp, \rgA|sr_out[26]\, rgA|sr_out[26], mips_multi, 1
instance = comp, \alu|a32~99\, alu|a32~99, mips_multi, 1
instance = comp, \alu|ShiftRight0~148\, alu|ShiftRight0~148, mips_multi, 1
instance = comp, \alu|ShiftLeft0~101\, alu|ShiftLeft0~101, mips_multi, 1
instance = comp, \alu|ShiftLeft0~123\, alu|ShiftLeft0~123, mips_multi, 1
instance = comp, \alu|Mux4~4\, alu|Mux4~4, mips_multi, 1
instance = comp, \alu|Mux5~2\, alu|Mux5~2, mips_multi, 1
instance = comp, \alu|Mux5~3\, alu|Mux5~3, mips_multi, 1
instance = comp, \alu|Mux5~4\, alu|Mux5~4, mips_multi, 1
instance = comp, \alu|ShiftRight0~123\, alu|ShiftRight0~123, mips_multi, 1
instance = comp, \alu|ShiftRight0~124\, alu|ShiftRight0~124, mips_multi, 1
instance = comp, \alu|Mux5~5\, alu|Mux5~5, mips_multi, 1
instance = comp, \alu|ShiftRight1~79\, alu|ShiftRight1~79, mips_multi, 1
instance = comp, \alu|ShiftRight1~58\, alu|ShiftRight1~58, mips_multi, 1
instance = comp, \alu|ShiftRight1~80\, alu|ShiftRight1~80, mips_multi, 1
instance = comp, \alu|Mux5~6\, alu|Mux5~6, mips_multi, 1
instance = comp, \alu|Mux5~7\, alu|Mux5~7, mips_multi, 1
instance = comp, \alu|Mux5~8\, alu|Mux5~8, mips_multi, 1
instance = comp, \alu|Mux5~11\, alu|Mux5~11, mips_multi, 1
instance = comp, \alu|Mux5~10\, alu|Mux5~10, mips_multi, 1
instance = comp, \alu|Mux5\, alu|Mux5, mips_multi, 1
instance = comp, \regULA|sr_out[26]\, regULA|sr_out[26], mips_multi, 1
instance = comp, \rdm|sr_out[26]\, rdm|sr_out[26], mips_multi, 1
instance = comp, \breg_data_mux|m_out[26]~9\, breg_data_mux|m_out[26]~9, mips_multi, 1
instance = comp, \bcoreg|regA[25]~10\, bcoreg|regA[25]~10, mips_multi, 1
instance = comp, \rgA|sr_out[25]\, rgA|sr_out[25], mips_multi, 1
instance = comp, \mux_ulaB|m_out[25]~43\, mux_ulaB|m_out[25]~43, mips_multi, 1
instance = comp, \alu|a32~98\, alu|a32~98, mips_multi, 1
instance = comp, \alu|ShiftLeft0~119\, alu|ShiftLeft0~119, mips_multi, 1
instance = comp, \alu|Mux6~2\, alu|Mux6~2, mips_multi, 1
instance = comp, \alu|Mux6~3\, alu|Mux6~3, mips_multi, 1
instance = comp, \alu|Mux6~8\, alu|Mux6~8, mips_multi, 1
instance = comp, \alu|ShiftRight1~46\, alu|ShiftRight1~46, mips_multi, 1
instance = comp, \alu|ShiftRight0~62\, alu|ShiftRight0~62, mips_multi, 1
instance = comp, \alu|ShiftRight0~134\, alu|ShiftRight0~134, mips_multi, 1
instance = comp, \alu|ShiftRight0~63\, alu|ShiftRight0~63, mips_multi, 1
instance = comp, \alu|ShiftRight0~122\, alu|ShiftRight0~122, mips_multi, 1
instance = comp, \alu|ShiftRight0~145\, alu|ShiftRight0~145, mips_multi, 1
instance = comp, \alu|ShiftRight1~50\, alu|ShiftRight1~50, mips_multi, 1
instance = comp, \alu|ShiftRight1~51\, alu|ShiftRight1~51, mips_multi, 1
instance = comp, \alu|ShiftRight1~52\, alu|ShiftRight1~52, mips_multi, 1
instance = comp, \alu|ShiftRight1~53\, alu|ShiftRight1~53, mips_multi, 1
instance = comp, \alu|ShiftRight1~102\, alu|ShiftRight1~102, mips_multi, 1
instance = comp, \alu|Mux6~5\, alu|Mux6~5, mips_multi, 1
instance = comp, \alu|Mux6~6\, alu|Mux6~6, mips_multi, 1
instance = comp, \alu|Mux6~7\, alu|Mux6~7, mips_multi, 1
instance = comp, \alu|Mux6~10\, alu|Mux6~10, mips_multi, 1
instance = comp, \alu|Mux6~9\, alu|Mux6~9, mips_multi, 1
instance = comp, \alu|Mux6\, alu|Mux6, mips_multi, 1
instance = comp, \regULA|sr_out[25]\, regULA|sr_out[25], mips_multi, 1
instance = comp, \rdm|sr_out[25]\, rdm|sr_out[25], mips_multi, 1
instance = comp, \breg_data_mux|m_out[25]~8\, breg_data_mux|m_out[25]~8, mips_multi, 1
instance = comp, \bcoreg|regB[17]~12\, bcoreg|regB[17]~12, mips_multi, 1
instance = comp, \rgB|sr_out[17]\, rgB|sr_out[17], mips_multi, 1
instance = comp, \ir|sr_out[9]\, ir|sr_out[9], mips_multi, 1
instance = comp, \mux_ulaB|m_out[11]~18\, mux_ulaB|m_out[11]~18, mips_multi, 1
instance = comp, \mux_ulaB|m_out[11]~19\, mux_ulaB|m_out[11]~19, mips_multi, 1
instance = comp, \alu|ShiftRight1~95\, alu|ShiftRight1~95, mips_multi, 1
instance = comp, \alu|ShiftRight1~100\, alu|ShiftRight1~100, mips_multi, 1
instance = comp, \alu|ShiftRight0~92\, alu|ShiftRight0~92, mips_multi, 1
instance = comp, \alu|Mux20~9\, alu|Mux20~9, mips_multi, 1
instance = comp, \bcoreg|regA[11]~26\, bcoreg|regA[11]~26, mips_multi, 1
instance = comp, \rgA|sr_out[11]\, rgA|sr_out[11], mips_multi, 1
instance = comp, \alu|a32~85\, alu|a32~85, mips_multi, 1
instance = comp, \alu|Mux20~6\, alu|Mux20~6, mips_multi, 1
instance = comp, \alu|ShiftRight1~65\, alu|ShiftRight1~65, mips_multi, 1
instance = comp, \alu|ShiftRight1~98\, alu|ShiftRight1~98, mips_multi, 1
instance = comp, \alu|ShiftRight0~125\, alu|ShiftRight0~125, mips_multi, 1
instance = comp, \alu|ShiftRight0~146\, alu|ShiftRight0~146, mips_multi, 1
instance = comp, \alu|ShiftLeft0~87\, alu|ShiftLeft0~87, mips_multi, 1
instance = comp, \alu|ShiftLeft0~88\, alu|ShiftLeft0~88, mips_multi, 1
instance = comp, \alu|Mux21~2\, alu|Mux21~2, mips_multi, 1
instance = comp, \alu|Mux21~3\, alu|Mux21~3, mips_multi, 1
instance = comp, \alu|tmp[9]~18\, alu|tmp[9]~18, mips_multi, 1
instance = comp, \alu|tmp[10]~20\, alu|tmp[10]~20, mips_multi, 1
instance = comp, \alu|Mux21~4\, alu|Mux21~4, mips_multi, 1
instance = comp, \alu|Mux21~5\, alu|Mux21~5, mips_multi, 1
instance = comp, \alu|Mux21~11\, alu|Mux21~11, mips_multi, 1
instance = comp, \alu|Mux21~7\, alu|Mux21~7, mips_multi, 1
instance = comp, \alu|Mux21~8\, alu|Mux21~8, mips_multi, 1
instance = comp, \alu|ShiftRight1~89\, alu|ShiftRight1~89, mips_multi, 1
instance = comp, \alu|ShiftRight1~96\, alu|ShiftRight1~96, mips_multi, 1
instance = comp, \alu|ShiftRight1~64\, alu|ShiftRight1~64, mips_multi, 1
instance = comp, \alu|ShiftRight1~94\, alu|ShiftRight1~94, mips_multi, 1
instance = comp, \alu|ShiftRight0~84\, alu|ShiftRight0~84, mips_multi, 1
instance = comp, \alu|ShiftRight1~56\, alu|ShiftRight1~56, mips_multi, 1
instance = comp, \alu|ShiftRight0~82\, alu|ShiftRight0~82, mips_multi, 1
instance = comp, \alu|ShiftRight0~83\, alu|ShiftRight0~83, mips_multi, 1
instance = comp, \alu|Mux21~9\, alu|Mux21~9, mips_multi, 1
instance = comp, \alu|Mux21~10\, alu|Mux21~10, mips_multi, 1
instance = comp, \regULA|sr_out[10]\, regULA|sr_out[10], mips_multi, 1
instance = comp, \pc|sr_out[10]~20\, pc|sr_out[10]~20, mips_multi, 1
instance = comp, \pc|sr_out[10]\, pc|sr_out[10], mips_multi, 1
instance = comp, \bcoreg|regA[10]~27\, bcoreg|regA[10]~27, mips_multi, 1
instance = comp, \rgA|sr_out[10]\, rgA|sr_out[10], mips_multi, 1
instance = comp, \mux_ulaA|m_out[10]~32\, mux_ulaA|m_out[10]~32, mips_multi, 1
instance = comp, \alu|tmp[11]~22\, alu|tmp[11]~22, mips_multi, 1
instance = comp, \alu|Mux20~2\, alu|Mux20~2, mips_multi, 1
instance = comp, \alu|Mux20~3\, alu|Mux20~3, mips_multi, 1
instance = comp, \alu|Mux20~4\, alu|Mux20~4, mips_multi, 1
instance = comp, \alu|Mux20~5\, alu|Mux20~5, mips_multi, 1
instance = comp, \alu|Mux20~11\, alu|Mux20~11, mips_multi, 1
instance = comp, \alu|Mux20~7\, alu|Mux20~7, mips_multi, 1
instance = comp, \alu|Mux20~8\, alu|Mux20~8, mips_multi, 1
instance = comp, \alu|Mux20~10\, alu|Mux20~10, mips_multi, 1
instance = comp, \regULA|sr_out[11]\, regULA|sr_out[11], mips_multi, 1
instance = comp, \pc|sr_out[11]~19\, pc|sr_out[11]~19, mips_multi, 1
instance = comp, \pc|sr_out[11]\, pc|sr_out[11], mips_multi, 1
instance = comp, \mux_ulaA|m_out[11]~31\, mux_ulaA|m_out[11]~31, mips_multi, 1
instance = comp, \alu|tmp[15]~30\, alu|tmp[15]~30, mips_multi, 1
instance = comp, \alu|Mux15~12\, alu|Mux15~12, mips_multi, 1
instance = comp, \alu|ShiftRight0~56\, alu|ShiftRight0~56, mips_multi, 1
instance = comp, \alu|Mux15~11\, alu|Mux15~11, mips_multi, 1
instance = comp, \alu|Mux15~6\, alu|Mux15~6, mips_multi, 1
instance = comp, \alu|a32~89\, alu|a32~89, mips_multi, 1
instance = comp, \alu|Mux15~7\, alu|Mux15~7, mips_multi, 1
instance = comp, \alu|ShiftLeft0~112\, alu|ShiftLeft0~112, mips_multi, 1
instance = comp, \alu|ShiftLeft0~113\, alu|ShiftLeft0~113, mips_multi, 1
instance = comp, \alu|ShiftLeft0~114\, alu|ShiftLeft0~114, mips_multi, 1
instance = comp, \alu|ShiftLeft0~116\, alu|ShiftLeft0~116, mips_multi, 1
instance = comp, \alu|Mux15~8\, alu|Mux15~8, mips_multi, 1
instance = comp, \alu|Mux15~9\, alu|Mux15~9, mips_multi, 1
instance = comp, \alu|Mux15~10\, alu|Mux15~10, mips_multi, 1
instance = comp, \pc|sr_out[16]~14\, pc|sr_out[16]~14, mips_multi, 1
instance = comp, \pc|sr_out[16]\, pc|sr_out[16], mips_multi, 1
instance = comp, \pc|sr_out[15]~15\, pc|sr_out[15]~15, mips_multi, 1
instance = comp, \pc|sr_out[15]\, pc|sr_out[15], mips_multi, 1
instance = comp, \alu|ShiftLeft0~52\, alu|ShiftLeft0~52, mips_multi, 1
instance = comp, \bcoreg|regA[17]~18\, bcoreg|regA[17]~18, mips_multi, 1
instance = comp, \rgA|sr_out[17]\, rgA|sr_out[17], mips_multi, 1
instance = comp, \alu|ShiftLeft0~53\, alu|ShiftLeft0~53, mips_multi, 1
instance = comp, \alu|ShiftLeft0~54\, alu|ShiftLeft0~54, mips_multi, 1
instance = comp, \alu|ShiftLeft0~46\, alu|ShiftLeft0~46, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[34]~feeder\, bcoreg|breg32_rtl_1_bypass[34]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[34]\, bcoreg|breg32_rtl_1_bypass[34], mips_multi, 1
instance = comp, \bcoreg|regA[23]~12\, bcoreg|regA[23]~12, mips_multi, 1
instance = comp, \rgA|sr_out[23]\, rgA|sr_out[23], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[35]\, bcoreg|breg32_rtl_1_bypass[35], mips_multi, 1
instance = comp, \bcoreg|regA[24]~11\, bcoreg|regA[24]~11, mips_multi, 1
instance = comp, \rgA|sr_out[24]\, rgA|sr_out[24], mips_multi, 1
instance = comp, \alu|ShiftLeft0~47\, alu|ShiftLeft0~47, mips_multi, 1
instance = comp, \alu|ShiftLeft0~48\, alu|ShiftLeft0~48, mips_multi, 1
instance = comp, \pc|sr_out~32\, pc|sr_out~32, mips_multi, 1
instance = comp, \pc|sr_out[28]\, pc|sr_out[28], mips_multi, 1
instance = comp, \alu|ShiftLeft0~43\, alu|ShiftLeft0~43, mips_multi, 1
instance = comp, \alu|ShiftLeft0~45\, alu|ShiftLeft0~45, mips_multi, 1
instance = comp, \alu|ShiftLeft0~55\, alu|ShiftLeft0~55, mips_multi, 1
instance = comp, \alu|Mux12~11\, alu|Mux12~11, mips_multi, 1
instance = comp, \alu|a32~93\, alu|a32~93, mips_multi, 1
instance = comp, \alu|Mux11~7\, alu|Mux11~7, mips_multi, 1
instance = comp, \alu|Mux11~8\, alu|Mux11~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~95\, alu|ShiftRight0~95, mips_multi, 1
instance = comp, \alu|ShiftRight0~94\, alu|ShiftRight0~94, mips_multi, 1
instance = comp, \alu|ShiftRight0~96\, alu|ShiftRight0~96, mips_multi, 1
instance = comp, \alu|ShiftRight1~74\, alu|ShiftRight1~74, mips_multi, 1
instance = comp, \alu|ShiftRight1~75\, alu|ShiftRight1~75, mips_multi, 1
instance = comp, \alu|Mux11~3\, alu|Mux11~3, mips_multi, 1
instance = comp, \alu|Mux11~4\, alu|Mux11~4, mips_multi, 1
instance = comp, \alu|Mux11~5\, alu|Mux11~5, mips_multi, 1
instance = comp, \alu|Mux11~10\, alu|Mux11~10, mips_multi, 1
instance = comp, \alu|Mux11~9\, alu|Mux11~9, mips_multi, 1
instance = comp, \regULA|sr_out[20]\, regULA|sr_out[20], mips_multi, 1
instance = comp, \breg_data_mux|m_out[20]~14\, breg_data_mux|m_out[20]~14, mips_multi, 1
instance = comp, \bcoreg|regB[24]~7\, bcoreg|regB[24]~7, mips_multi, 1
instance = comp, \rgB|sr_out[24]\, rgB|sr_out[24], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]\, bcoreg|breg32_rtl_1_bypass[12], mips_multi, 1
instance = comp, \bcoreg|regA[1]~1\, bcoreg|regA[1]~1, mips_multi, 1
instance = comp, \rgA|sr_out[1]\, rgA|sr_out[1], mips_multi, 1
instance = comp, \mux_ulaA|m_out[1]~0\, mux_ulaA|m_out[1]~0, mips_multi, 1
instance = comp, \alu|ShiftRight1~57\, alu|ShiftRight1~57, mips_multi, 1
instance = comp, \alu|ShiftRight1~97\, alu|ShiftRight1~97, mips_multi, 1
instance = comp, \alu|ShiftRight0~86\, alu|ShiftRight0~86, mips_multi, 1
instance = comp, \alu|ShiftRight0~88\, alu|ShiftRight0~88, mips_multi, 1
instance = comp, \alu|ShiftRight0~89\, alu|ShiftRight0~89, mips_multi, 1
instance = comp, \alu|ShiftRight0~90\, alu|ShiftRight0~90, mips_multi, 1
instance = comp, \alu|ShiftRight0~91\, alu|ShiftRight0~91, mips_multi, 1
instance = comp, \alu|ShiftRight1~66\, alu|ShiftRight1~66, mips_multi, 1
instance = comp, \alu|ShiftRight1~67\, alu|ShiftRight1~67, mips_multi, 1
instance = comp, \alu|ShiftRight1~68\, alu|ShiftRight1~68, mips_multi, 1
instance = comp, \alu|Mux12~14\, alu|Mux12~14, mips_multi, 1
instance = comp, \alu|Mux12~15\, alu|Mux12~15, mips_multi, 1
instance = comp, \alu|Mux12~16\, alu|Mux12~16, mips_multi, 1
instance = comp, \alu|Mux12~23\, alu|Mux12~23, mips_multi, 1
instance = comp, \alu|ShiftLeft0~89\, alu|ShiftLeft0~89, mips_multi, 1
instance = comp, \mux_ulaB|m_out[4]~28\, mux_ulaB|m_out[4]~28, mips_multi, 1
instance = comp, \mux_ulaB|m_out[4]~29\, mux_ulaB|m_out[4]~29, mips_multi, 1
instance = comp, \alu|ShiftLeft0~78\, alu|ShiftLeft0~78, mips_multi, 1
instance = comp, \alu|ShiftLeft0~172\, alu|ShiftLeft0~172, mips_multi, 1
instance = comp, \alu|ShiftLeft0~91\, alu|ShiftLeft0~91, mips_multi, 1
instance = comp, \alu|ShiftLeft0~127\, alu|ShiftLeft0~127, mips_multi, 1
instance = comp, \alu|ShiftLeft0~68\, alu|ShiftLeft0~68, mips_multi, 1
instance = comp, \alu|ShiftLeft0~69\, alu|ShiftLeft0~69, mips_multi, 1
instance = comp, \alu|Mux12~18\, alu|Mux12~18, mips_multi, 1
instance = comp, \alu|Mux12~19\, alu|Mux12~19, mips_multi, 1
instance = comp, \alu|Mux12~20\, alu|Mux12~20, mips_multi, 1
instance = comp, \regULA|sr_out[19]\, regULA|sr_out[19], mips_multi, 1
instance = comp, \breg_data_mux|m_out[19]~17\, breg_data_mux|m_out[19]~17, mips_multi, 1
instance = comp, \bcoreg|regB[23]~8\, bcoreg|regB[23]~8, mips_multi, 1
instance = comp, \rgB|sr_out[23]\, rgB|sr_out[23], mips_multi, 1
instance = comp, \rdm|sr_out[22]~feeder\, rdm|sr_out[22]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[22]\, rdm|sr_out[22], mips_multi, 1
instance = comp, \regULA|sr_out[22]\, regULA|sr_out[22], mips_multi, 1
instance = comp, \breg_data_mux|m_out[22]~13\, breg_data_mux|m_out[22]~13, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]~feeder\, bcoreg|breg32_rtl_1_bypass[33]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]\, bcoreg|breg32_rtl_1_bypass[33], mips_multi, 1
instance = comp, \bcoreg|regB[22]~10\, bcoreg|regB[22]~10, mips_multi, 1
instance = comp, \rgB|sr_out[22]\, rgB|sr_out[22], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]~feeder\, bcoreg|breg32_rtl_0_bypass[11]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]\, bcoreg|breg32_rtl_0_bypass[11], mips_multi, 1
instance = comp, \bcoreg|regA[0]~2\, bcoreg|regA[0]~2, mips_multi, 1
instance = comp, \rgA|sr_out[0]\, rgA|sr_out[0], mips_multi, 1
instance = comp, \mux_ulaA|m_out[0]~2\, mux_ulaA|m_out[0]~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~162\, alu|ShiftLeft0~162, mips_multi, 1
instance = comp, \alu|ShiftLeft0~82\, alu|ShiftLeft0~82, mips_multi, 1
instance = comp, \alu|ShiftLeft0~175\, alu|ShiftLeft0~175, mips_multi, 1
instance = comp, \alu|ShiftLeft0~83\, alu|ShiftLeft0~83, mips_multi, 1
instance = comp, \alu|ShiftLeft0~84\, alu|ShiftLeft0~84, mips_multi, 1
instance = comp, \alu|Mux22~6\, alu|Mux22~6, mips_multi, 1
instance = comp, \alu|Mux22~3\, alu|Mux22~3, mips_multi, 1
instance = comp, \alu|Mux22~4\, alu|Mux22~4, mips_multi, 1
instance = comp, \alu|Mux22~5\, alu|Mux22~5, mips_multi, 1
instance = comp, \alu|Mux22~12\, alu|Mux22~12, mips_multi, 1
instance = comp, \alu|Mux22~7\, alu|Mux22~7, mips_multi, 1
instance = comp, \alu|Mux22~8\, alu|Mux22~8, mips_multi, 1
instance = comp, \alu|Equal0~0\, alu|Equal0~0, mips_multi, 1
instance = comp, \alu|Mux4~6\, alu|Mux4~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~148\, alu|ShiftLeft0~148, mips_multi, 1
instance = comp, \alu|ShiftLeft0~180\, alu|ShiftLeft0~180, mips_multi, 1
instance = comp, \alu|Mux4~5\, alu|Mux4~5, mips_multi, 1
instance = comp, \alu|Mux4~7\, alu|Mux4~7, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[38]\, bcoreg|breg32_rtl_1_bypass[38], mips_multi, 1
instance = comp, \bcoreg|regA[27]~8\, bcoreg|regA[27]~8, mips_multi, 1
instance = comp, \rgA|sr_out[27]\, rgA|sr_out[27], mips_multi, 1
instance = comp, \mux_ulaA|m_out[27]~15\, mux_ulaA|m_out[27]~15, mips_multi, 1
instance = comp, \alu|Mux4~12\, alu|Mux4~12, mips_multi, 1
instance = comp, \alu|Mux4~8\, alu|Mux4~8, mips_multi, 1
instance = comp, \alu|Mux4~9\, alu|Mux4~9, mips_multi, 1
instance = comp, \alu|Mux4~10\, alu|Mux4~10, mips_multi, 1
instance = comp, \alu|Mux4~11\, alu|Mux4~11, mips_multi, 1
instance = comp, \alu|Mux4~15\, alu|Mux4~15, mips_multi, 1
instance = comp, \alu|Mux4~13\, alu|Mux4~13, mips_multi, 1
instance = comp, \alu|Mux4\, alu|Mux4, mips_multi, 1
instance = comp, \alu|Equal0~2\, alu|Equal0~2, mips_multi, 1
instance = comp, \alu|Equal0~8\, alu|Equal0~8, mips_multi, 1
instance = comp, \alu|Mux30~23\, alu|Mux30~23, mips_multi, 1
instance = comp, \alu|Mux30~16\, alu|Mux30~16, mips_multi, 1
instance = comp, \alu|Mux30~22\, alu|Mux30~22, mips_multi, 1
instance = comp, \alu|Mux30~17\, alu|Mux30~17, mips_multi, 1
instance = comp, \alu|Mux30~21\, alu|Mux30~21, mips_multi, 1
instance = comp, \alu|Mux30~12\, alu|Mux30~12, mips_multi, 1
instance = comp, \alu|ShiftRight1~54\, alu|ShiftRight1~54, mips_multi, 1
instance = comp, \alu|ShiftRight0~73\, alu|ShiftRight0~73, mips_multi, 1
instance = comp, \alu|ShiftRight0~140\, alu|ShiftRight0~140, mips_multi, 1
instance = comp, \alu|ShiftRight0~74\, alu|ShiftRight0~74, mips_multi, 1
instance = comp, \alu|Mux30~14\, alu|Mux30~14, mips_multi, 1
instance = comp, \alu|Mux30~15\, alu|Mux30~15, mips_multi, 1
instance = comp, \alu|Mux30~18\, alu|Mux30~18, mips_multi, 1
instance = comp, \alu|Mux31~2\, alu|Mux31~2, mips_multi, 1
instance = comp, \alu|Mux30~10\, alu|Mux30~10, mips_multi, 1
instance = comp, \alu|Mux30~13\, alu|Mux30~13, mips_multi, 1
instance = comp, \alu|Mux30~19\, alu|Mux30~19, mips_multi, 1
instance = comp, \alu|Equal0~7\, alu|Equal0~7, mips_multi, 1
instance = comp, \alu|Equal0~10\, alu|Equal0~10, mips_multi, 1
instance = comp, \mux_ulaA|m_out[23]~19\, mux_ulaA|m_out[23]~19, mips_multi, 1
instance = comp, \alu|Mux8~6\, alu|Mux8~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~170\, alu|ShiftLeft0~170, mips_multi, 1
instance = comp, \alu|ShiftLeft0~79\, alu|ShiftLeft0~79, mips_multi, 1
instance = comp, \alu|Mux8~7\, alu|Mux8~7, mips_multi, 1
instance = comp, \alu|Mux8~8\, alu|Mux8~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~114\, alu|ShiftRight0~114, mips_multi, 1
instance = comp, \alu|ShiftRight0~115\, alu|ShiftRight0~115, mips_multi, 1
instance = comp, \alu|Mux8~2\, alu|Mux8~2, mips_multi, 1
instance = comp, \alu|Mux8~3\, alu|Mux8~3, mips_multi, 1
instance = comp, \alu|Mux8~4\, alu|Mux8~4, mips_multi, 1
instance = comp, \alu|Mux8~5\, alu|Mux8~5, mips_multi, 1
instance = comp, \alu|Mux8~10\, alu|Mux8~10, mips_multi, 1
instance = comp, \alu|Mux8~9\, alu|Mux8~9, mips_multi, 1
instance = comp, \alu|Equal0~3\, alu|Equal0~3, mips_multi, 1
instance = comp, \alu|Mux10~6\, alu|Mux10~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~100\, alu|ShiftRight0~100, mips_multi, 1
instance = comp, \alu|ShiftRight0~144\, alu|ShiftRight0~144, mips_multi, 1
instance = comp, \alu|ShiftRight0~101\, alu|ShiftRight0~101, mips_multi, 1
instance = comp, \alu|ShiftRight0~102\, alu|ShiftRight0~102, mips_multi, 1
instance = comp, \alu|ShiftRight1~76\, alu|ShiftRight1~76, mips_multi, 1
instance = comp, \alu|Mux10~3\, alu|Mux10~3, mips_multi, 1
instance = comp, \alu|Mux10~4\, alu|Mux10~4, mips_multi, 1
instance = comp, \alu|Mux10~5\, alu|Mux10~5, mips_multi, 1
instance = comp, \alu|Mux10~10\, alu|Mux10~10, mips_multi, 1
instance = comp, \alu|Mux10~7\, alu|Mux10~7, mips_multi, 1
instance = comp, \alu|Mux10~8\, alu|Mux10~8, mips_multi, 1
instance = comp, \alu|Mux10~9\, alu|Mux10~9, mips_multi, 1
instance = comp, \alu|Equal0~5\, alu|Equal0~5, mips_multi, 1
instance = comp, \alu|Equal0~6\, alu|Equal0~6, mips_multi, 1
instance = comp, \alu|Equal0~11\, alu|Equal0~11, mips_multi, 1
instance = comp, \alu|Equal0~12\, alu|Equal0~12, mips_multi, 1
instance = comp, \pc_wr_s~1\, pc_wr_s~1, mips_multi, 1
instance = comp, \pc|sr_out[0]~26\, pc|sr_out[0]~26, mips_multi, 1
instance = comp, \pc|sr_out[17]\, pc|sr_out[17], mips_multi, 1
instance = comp, \mux_ulaA|m_out[17]~25\, mux_ulaA|m_out[17]~25, mips_multi, 1
instance = comp, \alu|Mux14~9\, alu|Mux14~9, mips_multi, 1
instance = comp, \alu|ShiftRight0~64\, alu|ShiftRight0~64, mips_multi, 1
instance = comp, \alu|ShiftRight0~66\, alu|ShiftRight0~66, mips_multi, 1
instance = comp, \alu|ShiftRight0~67\, alu|ShiftRight0~67, mips_multi, 1
instance = comp, \alu|Mux14~5\, alu|Mux14~5, mips_multi, 1
instance = comp, \alu|Mux14~6\, alu|Mux14~6, mips_multi, 1
instance = comp, \alu|Mux14~7\, alu|Mux14~7, mips_multi, 1
instance = comp, \alu|Mux14~13\, alu|Mux14~13, mips_multi, 1
instance = comp, \alu|Mux14~12\, alu|Mux14~12, mips_multi, 1
instance = comp, \regULA|sr_out[17]\, regULA|sr_out[17], mips_multi, 1
instance = comp, \breg_data_mux|m_out[17]~15\, breg_data_mux|m_out[17]~15, mips_multi, 1
instance = comp, \bcoreg|regB[21]~9\, bcoreg|regB[21]~9, mips_multi, 1
instance = comp, \rgB|sr_out[21]\, rgB|sr_out[21], mips_multi, 1
instance = comp, \ir|sr_out[24]\, ir|sr_out[24], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[7]\, bcoreg|breg32_rtl_0_bypass[7], mips_multi, 1
instance = comp, \bcoreg|breg32~39\, bcoreg|breg32~39, mips_multi, 1
instance = comp, \ir|sr_out[21]\, ir|sr_out[21], mips_multi, 1
instance = comp, \bcoreg|breg32~38\, bcoreg|breg32~38, mips_multi, 1
instance = comp, \bcoreg|breg32~41\, bcoreg|breg32~41, mips_multi, 1
instance = comp, \bcoreg|regA[15]~20\, bcoreg|regA[15]~20, mips_multi, 1
instance = comp, \rgA|sr_out[15]\, rgA|sr_out[15], mips_multi, 1
instance = comp, \mux_ulaA|m_out[15]~27\, mux_ulaA|m_out[15]~27, mips_multi, 1
instance = comp, \alu|Mux16~17\, alu|Mux16~17, mips_multi, 1
instance = comp, \alu|Mux16~16\, alu|Mux16~16, mips_multi, 1
instance = comp, \alu|Mux16~11\, alu|Mux16~11, mips_multi, 1
instance = comp, \alu|Mux16~12\, alu|Mux16~12, mips_multi, 1
instance = comp, \alu|Mux16~13\, alu|Mux16~13, mips_multi, 1
instance = comp, \alu|ShiftRight0~116\, alu|ShiftRight0~116, mips_multi, 1
instance = comp, \alu|ShiftRight0~117\, alu|ShiftRight0~117, mips_multi, 1
instance = comp, \alu|ShiftRight0~119\, alu|ShiftRight0~119, mips_multi, 1
instance = comp, \alu|ShiftRight0~131\, alu|ShiftRight0~131, mips_multi, 1
instance = comp, \alu|Mux16~15\, alu|Mux16~15, mips_multi, 1
instance = comp, \alu|Mux16~6\, alu|Mux16~6, mips_multi, 1
instance = comp, \alu|Mux16~7\, alu|Mux16~7, mips_multi, 1
instance = comp, \alu|Mux16~14\, alu|Mux16~14, mips_multi, 1
instance = comp, \regULA|sr_out[15]\, regULA|sr_out[15], mips_multi, 1
instance = comp, \breg_data_mux|m_out[15]~20\, breg_data_mux|m_out[15]~20, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[26]~feeder\, bcoreg|breg32_rtl_1_bypass[26]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[26]\, bcoreg|breg32_rtl_1_bypass[26], mips_multi, 1
instance = comp, \bcoreg|regB[15]~16\, bcoreg|regB[15]~16, mips_multi, 1
instance = comp, \rgB|sr_out[15]\, rgB|sr_out[15], mips_multi, 1
instance = comp, \rdm|sr_out[14]\, rdm|sr_out[14], mips_multi, 1
instance = comp, \breg_data_mux|m_out[14]~22\, breg_data_mux|m_out[14]~22, mips_multi, 1
instance = comp, \bcoreg|regB[14]~18\, bcoreg|regB[14]~18, mips_multi, 1
instance = comp, \rgB|sr_out[14]\, rgB|sr_out[14], mips_multi, 1
instance = comp, \rdm|sr_out[13]~feeder\, rdm|sr_out[13]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[13]\, rdm|sr_out[13], mips_multi, 1
instance = comp, \regULA|sr_out[13]\, regULA|sr_out[13], mips_multi, 1
instance = comp, \breg_data_mux|m_out[13]~21\, breg_data_mux|m_out[13]~21, mips_multi, 1
instance = comp, \bcoreg|regB[13]~17\, bcoreg|regB[13]~17, mips_multi, 1
instance = comp, \rgB|sr_out[13]\, rgB|sr_out[13], mips_multi, 1
instance = comp, \rdm|sr_out[12]\, rdm|sr_out[12], mips_multi, 1
instance = comp, \breg_data_mux|m_out[12]~23\, breg_data_mux|m_out[12]~23, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]\, bcoreg|breg32_rtl_1_bypass[23], mips_multi, 1
instance = comp, \bcoreg|regB[12]~19\, bcoreg|regB[12]~19, mips_multi, 1
instance = comp, \rgB|sr_out[12]\, rgB|sr_out[12], mips_multi, 1
instance = comp, \rdm|sr_out[11]~feeder\, rdm|sr_out[11]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[11]\, rdm|sr_out[11], mips_multi, 1
instance = comp, \breg_data_mux|m_out[11]~26\, breg_data_mux|m_out[11]~26, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[22]\, bcoreg|breg32_rtl_1_bypass[22], mips_multi, 1
instance = comp, \bcoreg|regB[11]~22\, bcoreg|regB[11]~22, mips_multi, 1
instance = comp, \rgB|sr_out[11]\, rgB|sr_out[11], mips_multi, 1
instance = comp, \rdm|sr_out[10]~feeder\, rdm|sr_out[10]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[10]\, rdm|sr_out[10], mips_multi, 1
instance = comp, \breg_data_mux|m_out[10]~27\, breg_data_mux|m_out[10]~27, mips_multi, 1
instance = comp, \bcoreg|regB[9]~20\, bcoreg|regB[9]~20, mips_multi, 1
instance = comp, \rgB|sr_out[9]\, rgB|sr_out[9], mips_multi, 1
instance = comp, \rdm|sr_out[8]\, rdm|sr_out[8], mips_multi, 1
instance = comp, \breg_data_mux|m_out[8]~25\, breg_data_mux|m_out[8]~25, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]~feeder\, bcoreg|breg32_rtl_1_bypass[19]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]\, bcoreg|breg32_rtl_1_bypass[19], mips_multi, 1
instance = comp, \bcoreg|regB[8]~21\, bcoreg|regB[8]~21, mips_multi, 1
instance = comp, \rgB|sr_out[8]\, rgB|sr_out[8], mips_multi, 1
instance = comp, \rdm|sr_out[7]\, rdm|sr_out[7], mips_multi, 1
instance = comp, \breg_data_mux|m_out[7]~28\, breg_data_mux|m_out[7]~28, mips_multi, 1
instance = comp, \bcoreg|regB[6]~25\, bcoreg|regB[6]~25, mips_multi, 1
instance = comp, \rgB|sr_out[6]\, rgB|sr_out[6], mips_multi, 1
instance = comp, \rdm|sr_out[6]~feeder\, rdm|sr_out[6]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[6]\, rdm|sr_out[6], mips_multi, 1
instance = comp, \breg_data_mux|m_out[6]~29\, breg_data_mux|m_out[6]~29, mips_multi, 1
instance = comp, \bcoreg|regB[5]~26\, bcoreg|regB[5]~26, mips_multi, 1
instance = comp, \rgB|sr_out[5]\, rgB|sr_out[5], mips_multi, 1
instance = comp, \rdm|sr_out[3]\, rdm|sr_out[3], mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~19\, breg_data_mux|m_out[3]~19, mips_multi, 1
instance = comp, \bcoreg|regB[4]~27\, bcoreg|regB[4]~27, mips_multi, 1
instance = comp, \rgB|sr_out[4]~feeder\, rgB|sr_out[4]~feeder, mips_multi, 1
instance = comp, \rgB|sr_out[4]\, rgB|sr_out[4], mips_multi, 1
instance = comp, \ir|sr_out[2]\, ir|sr_out[2], mips_multi, 1
instance = comp, \actr|alu_ctr[1]~6\, actr|alu_ctr[1]~6, mips_multi, 1
instance = comp, \actr|alu_ctr[2]~3\, actr|alu_ctr[2]~3, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~7\, actr|alu_ctr[1]~7, mips_multi, 1
instance = comp, \alu|Mux29~8\, alu|Mux29~8, mips_multi, 1
instance = comp, \alu|Mux29~27\, alu|Mux29~27, mips_multi, 1
instance = comp, \alu|a32~76\, alu|a32~76, mips_multi, 1
instance = comp, \alu|ShiftLeft0~67\, alu|ShiftLeft0~67, mips_multi, 1
instance = comp, \alu|Mux29~30\, alu|Mux29~30, mips_multi, 1
instance = comp, \alu|Mux29~22\, alu|Mux29~22, mips_multi, 1
instance = comp, \alu|ShiftRight1~92\, alu|ShiftRight1~92, mips_multi, 1
instance = comp, \alu|ShiftRight1~63\, alu|ShiftRight1~63, mips_multi, 1
instance = comp, \alu|ShiftRight1~93\, alu|ShiftRight1~93, mips_multi, 1
instance = comp, \alu|ShiftRight1~85\, alu|ShiftRight1~85, mips_multi, 1
instance = comp, \alu|Mux29~20\, alu|Mux29~20, mips_multi, 1
instance = comp, \alu|Mux29~21\, alu|Mux29~21, mips_multi, 1
instance = comp, \alu|Mux29~23\, alu|Mux29~23, mips_multi, 1
instance = comp, \alu|Mux29~24\, alu|Mux29~24, mips_multi, 1
instance = comp, \alu|Mux29~25\, alu|Mux29~25, mips_multi, 1
instance = comp, \alu|ShiftRight0~78\, alu|ShiftRight0~78, mips_multi, 1
instance = comp, \alu|ShiftRight0~79\, alu|ShiftRight0~79, mips_multi, 1
instance = comp, \alu|ShiftRight0~80\, alu|ShiftRight0~80, mips_multi, 1
instance = comp, \alu|ShiftRight0~81\, alu|ShiftRight0~81, mips_multi, 1
instance = comp, \alu|ShiftRight1~61\, alu|ShiftRight1~61, mips_multi, 1
instance = comp, \alu|ShiftRight1~62\, alu|ShiftRight1~62, mips_multi, 1
instance = comp, \alu|Mux29~15\, alu|Mux29~15, mips_multi, 1
instance = comp, \alu|Mux29~18\, alu|Mux29~18, mips_multi, 1
instance = comp, \alu|Mux29~19\, alu|Mux29~19, mips_multi, 1
instance = comp, \alu|Mux29~26\, alu|Mux29~26, mips_multi, 1
instance = comp, \alu|Mux29~28\, alu|Mux29~28, mips_multi, 1
instance = comp, \regULA|sr_out[2]\, regULA|sr_out[2], mips_multi, 1
instance = comp, \rdm|sr_out[2]\, rdm|sr_out[2], mips_multi, 1
instance = comp, \breg_data_mux|m_out[2]~0\, breg_data_mux|m_out[2]~0, mips_multi, 1
instance = comp, \bcoreg|regB[3]~30\, bcoreg|regB[3]~30, mips_multi, 1
instance = comp, \rgB|sr_out[3]\, rgB|sr_out[3], mips_multi, 1
instance = comp, \rdm|sr_out[1]\, rdm|sr_out[1], mips_multi, 1
instance = comp, \breg_data_mux|m_out[1]~3\, breg_data_mux|m_out[1]~3, mips_multi, 1
instance = comp, \bcoreg|regB[20]~11\, bcoreg|regB[20]~11, mips_multi, 1
instance = comp, \rgB|sr_out[20]\, rgB|sr_out[20], mips_multi, 1
instance = comp, \ir|sr_out[20]\, ir|sr_out[20], mips_multi, 1
instance = comp, \bcoreg|Equal1~0\, bcoreg|Equal1~0, mips_multi, 1
instance = comp, \bcoreg|Equal1~1\, bcoreg|Equal1~1, mips_multi, 1
instance = comp, \bcoreg|regB[2]~31\, bcoreg|regB[2]~31, mips_multi, 1
instance = comp, \rgB|sr_out[2]\, rgB|sr_out[2], mips_multi, 1
instance = comp, \bcoreg|regB[19]~14\, bcoreg|regB[19]~14, mips_multi, 1
instance = comp, \rgB|sr_out[19]\, rgB|sr_out[19], mips_multi, 1
instance = comp, \ir|sr_out[19]\, ir|sr_out[19], mips_multi, 1
instance = comp, \mux_reg_add|m_out[3]~3\, mux_reg_add|m_out[3]~3, mips_multi, 1
instance = comp, \bcoreg|regB[1]~28\, bcoreg|regB[1]~28, mips_multi, 1
instance = comp, \rgB|sr_out[1]\, rgB|sr_out[1], mips_multi, 1
instance = comp, \ir|sr_out[15]\, ir|sr_out[15], mips_multi, 1
instance = comp, \mux_ulaB|m_out[16]~0\, mux_ulaB|m_out[16]~0, mips_multi, 1
instance = comp, \alu|ShiftRight0~75\, alu|ShiftRight0~75, mips_multi, 1
instance = comp, \alu|ShiftRight0~76\, alu|ShiftRight0~76, mips_multi, 1
instance = comp, \alu|Mux22~9\, alu|Mux22~9, mips_multi, 1
instance = comp, \alu|Mux22~10\, alu|Mux22~10, mips_multi, 1
instance = comp, \alu|Mux22~11\, alu|Mux22~11, mips_multi, 1
instance = comp, \pc|sr_out[9]~21\, pc|sr_out[9]~21, mips_multi, 1
instance = comp, \pc|sr_out[9]\, pc|sr_out[9], mips_multi, 1
instance = comp, \mux_mem|m_out[9]~7\, mux_mem|m_out[9]~7, mips_multi, 1
instance = comp, \ir|sr_out[18]\, ir|sr_out[18], mips_multi, 1
instance = comp, \mux_reg_add|m_out[2]~2\, mux_reg_add|m_out[2]~2, mips_multi, 1
instance = comp, \bcoreg|regA[7]~30\, bcoreg|regA[7]~30, mips_multi, 1
instance = comp, \rgA|sr_out[7]\, rgA|sr_out[7], mips_multi, 1
instance = comp, \alu|a32~81\, alu|a32~81, mips_multi, 1
instance = comp, \alu|Mux24~2\, alu|Mux24~2, mips_multi, 1
instance = comp, \alu|Mux24~13\, alu|Mux24~13, mips_multi, 1
instance = comp, \alu|ShiftRight1~69\, alu|ShiftRight1~69, mips_multi, 1
instance = comp, \alu|ShiftRight1~99\, alu|ShiftRight1~99, mips_multi, 1
instance = comp, \alu|Mux24~3\, alu|Mux24~3, mips_multi, 1
instance = comp, \alu|Mux24~4\, alu|Mux24~4, mips_multi, 1
instance = comp, \alu|ShiftRight1~78\, alu|ShiftRight1~78, mips_multi, 1
instance = comp, \alu|Mux24~6\, alu|Mux24~6, mips_multi, 1
instance = comp, \alu|Mux24~7\, alu|Mux24~7, mips_multi, 1
instance = comp, \alu|Mux24~8\, alu|Mux24~8, mips_multi, 1
instance = comp, \alu|Mux24~9\, alu|Mux24~9, mips_multi, 1
instance = comp, \alu|Mux24~10\, alu|Mux24~10, mips_multi, 1
instance = comp, \alu|Mux24~12\, alu|Mux24~12, mips_multi, 1
instance = comp, \alu|Mux24\, alu|Mux24, mips_multi, 1
instance = comp, \regULA|sr_out[7]\, regULA|sr_out[7], mips_multi, 1
instance = comp, \pc|sr_out[7]~23\, pc|sr_out[7]~23, mips_multi, 1
instance = comp, \pc|sr_out[7]\, pc|sr_out[7], mips_multi, 1
instance = comp, \mux_mem|m_out[7]~5\, mux_mem|m_out[7]~5, mips_multi, 1
instance = comp, \ir|sr_out[17]\, ir|sr_out[17], mips_multi, 1
instance = comp, \mux_reg_add|m_out[1]~1\, mux_reg_add|m_out[1]~1, mips_multi, 1
instance = comp, \bcoreg|regA[3]~3\, bcoreg|regA[3]~3, mips_multi, 1
instance = comp, \rgA|sr_out[3]\, rgA|sr_out[3], mips_multi, 1
instance = comp, \alu|ShiftLeft0~168\, alu|ShiftLeft0~168, mips_multi, 1
instance = comp, \alu|Mux25~6\, alu|Mux25~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~112\, alu|ShiftRight0~112, mips_multi, 1
instance = comp, \alu|ShiftRight0~113\, alu|ShiftRight0~113, mips_multi, 1
instance = comp, \alu|Mux25~0\, alu|Mux25~0, mips_multi, 1
instance = comp, \alu|Mux25~1\, alu|Mux25~1, mips_multi, 1
instance = comp, \alu|Mux25~2\, alu|Mux25~2, mips_multi, 1
instance = comp, \alu|Mux25~3\, alu|Mux25~3, mips_multi, 1
instance = comp, \alu|Mux25~4\, alu|Mux25~4, mips_multi, 1
instance = comp, \alu|Mux25~5\, alu|Mux25~5, mips_multi, 1
instance = comp, \alu|Mux25~7\, alu|Mux25~7, mips_multi, 1
instance = comp, \alu|Mux25\, alu|Mux25, mips_multi, 1
instance = comp, \regULA|sr_out[6]\, regULA|sr_out[6], mips_multi, 1
instance = comp, \pc|sr_out[6]~24\, pc|sr_out[6]~24, mips_multi, 1
instance = comp, \pc|sr_out[6]\, pc|sr_out[6], mips_multi, 1
instance = comp, \mux_mem|m_out[6]~4\, mux_mem|m_out[6]~4, mips_multi, 1
instance = comp, \ir|sr_out[4]\, ir|sr_out[4], mips_multi, 1
instance = comp, \actr|alu_ctr[3]~9\, actr|alu_ctr[3]~9, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~8\, actr|alu_ctr[3]~8, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~10\, actr|alu_ctr[3]~10, mips_multi, 1
instance = comp, \alu|Mux29~32\, alu|Mux29~32, mips_multi, 1
instance = comp, \alu|ShiftRight1~88\, alu|ShiftRight1~88, mips_multi, 1
instance = comp, \alu|Mux28~9\, alu|Mux28~9, mips_multi, 1
instance = comp, \alu|ShiftRight1~87\, alu|ShiftRight1~87, mips_multi, 1
instance = comp, \alu|Mux28~10\, alu|Mux28~10, mips_multi, 1
instance = comp, \alu|Mux28~2\, alu|Mux28~2, mips_multi, 1
instance = comp, \alu|Mux28~3\, alu|Mux28~3, mips_multi, 1
instance = comp, \alu|Mux28~4\, alu|Mux28~4, mips_multi, 1
instance = comp, \alu|Mux28~5\, alu|Mux28~5, mips_multi, 1
instance = comp, \alu|Mux28~12\, alu|Mux28~12, mips_multi, 1
instance = comp, \alu|Mux28~7\, alu|Mux28~7, mips_multi, 1
instance = comp, \alu|Mux28~8\, alu|Mux28~8, mips_multi, 1
instance = comp, \alu|Mux28~11\, alu|Mux28~11, mips_multi, 1
instance = comp, \pc|sr_out[3]~1\, pc|sr_out[3]~1, mips_multi, 1
instance = comp, \pc|sr_out[3]\, pc|sr_out[3], mips_multi, 1
instance = comp, \alu|ShiftLeft0~167\, alu|ShiftLeft0~167, mips_multi, 1
instance = comp, \alu|Mux26~6\, alu|Mux26~6, mips_multi, 1
instance = comp, \alu|Mux26~1\, alu|Mux26~1, mips_multi, 1
instance = comp, \alu|Mux26~2\, alu|Mux26~2, mips_multi, 1
instance = comp, \alu|Mux26~3\, alu|Mux26~3, mips_multi, 1
instance = comp, \alu|Mux26~4\, alu|Mux26~4, mips_multi, 1
instance = comp, \alu|Mux26~5\, alu|Mux26~5, mips_multi, 1
instance = comp, \alu|Mux26~7\, alu|Mux26~7, mips_multi, 1
instance = comp, \alu|Mux26\, alu|Mux26, mips_multi, 1
instance = comp, \pc|sr_out[5]~25\, pc|sr_out[5]~25, mips_multi, 1
instance = comp, \pc|sr_out[5]\, pc|sr_out[5], mips_multi, 1
instance = comp, \mux_mem|m_out[5]~3\, mux_mem|m_out[5]~3, mips_multi, 1
instance = comp, \ir|sr_out[25]\, ir|sr_out[25], mips_multi, 1
instance = comp, \bcoreg|Equal0~0\, bcoreg|Equal0~0, mips_multi, 1
instance = comp, \bcoreg|Equal0~1\, bcoreg|Equal0~1, mips_multi, 1
instance = comp, \bcoreg|regA[4]~4\, bcoreg|regA[4]~4, mips_multi, 1
instance = comp, \rgA|sr_out[4]\, rgA|sr_out[4], mips_multi, 1
instance = comp, \mux_ulaA|m_out[4]~8\, mux_ulaA|m_out[4]~8, mips_multi, 1
instance = comp, \alu|ShiftLeft0~64\, alu|ShiftLeft0~64, mips_multi, 1
instance = comp, \alu|Mux29~10\, alu|Mux29~10, mips_multi, 1
instance = comp, \alu|ShiftLeft0~165\, alu|ShiftLeft0~165, mips_multi, 1
instance = comp, \alu|Mux27~6\, alu|Mux27~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~59\, alu|ShiftRight0~59, mips_multi, 1
instance = comp, \alu|ShiftRight0~93\, alu|ShiftRight0~93, mips_multi, 1
instance = comp, \alu|Mux27~1\, alu|Mux27~1, mips_multi, 1
instance = comp, \alu|Mux27~2\, alu|Mux27~2, mips_multi, 1
instance = comp, \alu|Mux27~3\, alu|Mux27~3, mips_multi, 1
instance = comp, \alu|Mux27~4\, alu|Mux27~4, mips_multi, 1
instance = comp, \alu|Mux27~5\, alu|Mux27~5, mips_multi, 1
instance = comp, \alu|Mux27~7\, alu|Mux27~7, mips_multi, 1
instance = comp, \alu|Mux27\, alu|Mux27, mips_multi, 1
instance = comp, \regULA|sr_out[4]\, regULA|sr_out[4], mips_multi, 1
instance = comp, \pc|sr_out[4]~2\, pc|sr_out[4]~2, mips_multi, 1
instance = comp, \pc|sr_out[4]\, pc|sr_out[4], mips_multi, 1
instance = comp, \mux_mem|m_out[4]~2\, mux_mem|m_out[4]~2, mips_multi, 1
instance = comp, \ir|sr_out[29]\, ir|sr_out[29], mips_multi, 1
instance = comp, \ctr_mips|nstate.writemem_st~1\, ctr_mips|nstate.writemem_st~1, mips_multi, 1
instance = comp, \ctr_mips|pstate.writemem_st\, ctr_mips|pstate.writemem_st, mips_multi, 1
instance = comp, \mux_mem|m_out[3]~1\, mux_mem|m_out[3]~1, mips_multi, 1
instance = comp, \ir|sr_out[26]\, ir|sr_out[26], mips_multi, 1
instance = comp, \ctr_mips|Selector0~1\, ctr_mips|Selector0~1, mips_multi, 1
instance = comp, \ir|sr_out[30]\, ir|sr_out[30], mips_multi, 1
instance = comp, \ctr_mips|nstate.writemem_st~0\, ctr_mips|nstate.writemem_st~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.readmem_st~0\, ctr_mips|nstate.readmem_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.readmem_st\, ctr_mips|pstate.readmem_st, mips_multi, 1
instance = comp, \mux_mem|m_out[2]~0\, mux_mem|m_out[2]~0, mips_multi, 1
instance = comp, \ir|sr_out[31]\, ir|sr_out[31], mips_multi, 1
instance = comp, \ctr_mips|Mux5~0\, ctr_mips|Mux5~0, mips_multi, 1
instance = comp, \ir|sr_out[28]\, ir|sr_out[28], mips_multi, 1
instance = comp, \ctr_mips|nstate.c_mem_add_st~0\, ctr_mips|nstate.c_mem_add_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.c_mem_add_st\, ctr_mips|pstate.c_mem_add_st, mips_multi, 1
instance = comp, \ctr_mips|WideNor0~0\, ctr_mips|WideNor0~0, mips_multi, 1
instance = comp, \ctr_mips|Selector0~2\, ctr_mips|Selector0~2, mips_multi, 1
instance = comp, \ctr_mips|Selector0~3\, ctr_mips|Selector0~3, mips_multi, 1
instance = comp, \ctr_mips|pstate.fetch_st\, ctr_mips|pstate.fetch_st, mips_multi, 1
instance = comp, \ctr_mips|pstate.decode_st~0\, ctr_mips|pstate.decode_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.decode_st\, ctr_mips|pstate.decode_st, mips_multi, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~0\, ctr_mips|nstate.branch_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~1\, ctr_mips|nstate.branch_ex_st~1, mips_multi, 1
instance = comp, \ctr_mips|pstate.branch_ex_st\, ctr_mips|pstate.branch_ex_st, mips_multi, 1
instance = comp, \actr|alu_ctr[2]~2\, actr|alu_ctr[2]~2, mips_multi, 1
instance = comp, \actr|alu_ctr[2]~4\, actr|alu_ctr[2]~4, mips_multi, 1
instance = comp, \alu|Mux31~8\, alu|Mux31~8, mips_multi, 1
instance = comp, \alu|Mux31~9\, alu|Mux31~9, mips_multi, 1
instance = comp, \alu|Mux31~6\, alu|Mux31~6, mips_multi, 1
instance = comp, \alu|Mux31~11\, alu|Mux31~11, mips_multi, 1
instance = comp, \alu|ShiftRight0~61\, alu|ShiftRight0~61, mips_multi, 1
instance = comp, \alu|ShiftRight1~84\, alu|ShiftRight1~84, mips_multi, 1
instance = comp, \alu|ShiftRight1~41\, alu|ShiftRight1~41, mips_multi, 1
instance = comp, \alu|ShiftRight1~44\, alu|ShiftRight1~44, mips_multi, 1
instance = comp, \alu|ShiftRight1~45\, alu|ShiftRight1~45, mips_multi, 1
instance = comp, \alu|Mux31~4\, alu|Mux31~4, mips_multi, 1
instance = comp, \alu|Mux31~5\, alu|Mux31~5, mips_multi, 1
instance = comp, \alu|Mux31~7\, alu|Mux31~7, mips_multi, 1
instance = comp, \alu|Mux31~10\, alu|Mux31~10, mips_multi, 1
instance = comp, \regULA|sr_out[0]\, regULA|sr_out[0], mips_multi, 1
instance = comp, \breg_data_mux|m_out[0]~6\, breg_data_mux|m_out[0]~6, mips_multi, 1
instance = comp, \bcoreg|regB[18]~15\, bcoreg|regB[18]~15, mips_multi, 1
instance = comp, \rgB|sr_out[18]\, rgB|sr_out[18], mips_multi, 1
instance = comp, \ir|sr_out[27]~feeder\, ir|sr_out[27]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[27]\, ir|sr_out[27], mips_multi, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~0\, ctr_mips|nstate.rtype_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.rtype_ex_st\, ctr_mips|pstate.rtype_ex_st, mips_multi, 1
instance = comp, \ctr_mips|pstate.writereg_st\, ctr_mips|pstate.writereg_st, mips_multi, 1
instance = comp, \ir|sr_out[16]\, ir|sr_out[16], mips_multi, 1
instance = comp, \mux_reg_add|m_out[0]~0\, mux_reg_add|m_out[0]~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[1]\, bcoreg|breg32_rtl_0_bypass[1], mips_multi, 1
instance = comp, \bcoreg|breg32~42\, bcoreg|breg32~42, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[9]\, bcoreg|breg32_rtl_0_bypass[9], mips_multi, 1
instance = comp, \bcoreg|breg32~44\, bcoreg|breg32~44, mips_multi, 1
instance = comp, \bcoreg|breg32~45\, bcoreg|breg32~45, mips_multi, 1
instance = comp, \bcoreg|regB[0]~29\, bcoreg|regB[0]~29, mips_multi, 1
instance = comp, \rgB|sr_out[0]\, rgB|sr_out[0], mips_multi, 1
instance = comp, \ir|sr_out[0]\, ir|sr_out[0], mips_multi, 1
instance = comp, \debug[1]~I\, debug[1], mips_multi, 1
instance = comp, \data~0\, data~0, mips_multi, 1
instance = comp, \data~1\, data~1, mips_multi, 1
instance = comp, \regULA|sr_out[1]\, regULA|sr_out[1], mips_multi, 1
instance = comp, \pc|sr_out~27\, pc|sr_out~27, mips_multi, 1
instance = comp, \pc|sr_out[1]\, pc|sr_out[1], mips_multi, 1
instance = comp, \debug[0]~I\, debug[0], mips_multi, 1
instance = comp, \data~2\, data~2, mips_multi, 1
instance = comp, \data~3\, data~3, mips_multi, 1
instance = comp, \data~4\, data~4, mips_multi, 1
instance = comp, \data~5\, data~5, mips_multi, 1
instance = comp, \data~6\, data~6, mips_multi, 1
instance = comp, \data~7\, data~7, mips_multi, 1
instance = comp, \data~8\, data~8, mips_multi, 1
instance = comp, \data~9\, data~9, mips_multi, 1
instance = comp, \data~10\, data~10, mips_multi, 1
instance = comp, \data~11\, data~11, mips_multi, 1
instance = comp, \data~12\, data~12, mips_multi, 1
instance = comp, \data~13\, data~13, mips_multi, 1
instance = comp, \data~14\, data~14, mips_multi, 1
instance = comp, \data~15\, data~15, mips_multi, 1
instance = comp, \data~16\, data~16, mips_multi, 1
instance = comp, \data~17\, data~17, mips_multi, 1
instance = comp, \data~18\, data~18, mips_multi, 1
instance = comp, \data~19\, data~19, mips_multi, 1
instance = comp, \data~20\, data~20, mips_multi, 1
instance = comp, \data~21\, data~21, mips_multi, 1
instance = comp, \data~22\, data~22, mips_multi, 1
instance = comp, \data~23\, data~23, mips_multi, 1
instance = comp, \data~24\, data~24, mips_multi, 1
instance = comp, \data~25\, data~25, mips_multi, 1
instance = comp, \data~26\, data~26, mips_multi, 1
instance = comp, \data~27\, data~27, mips_multi, 1
instance = comp, \data~28\, data~28, mips_multi, 1
instance = comp, \data~29\, data~29, mips_multi, 1
instance = comp, \data~30\, data~30, mips_multi, 1
instance = comp, \data~31\, data~31, mips_multi, 1
instance = comp, \data~32\, data~32, mips_multi, 1
instance = comp, \data~33\, data~33, mips_multi, 1
instance = comp, \data~34\, data~34, mips_multi, 1
instance = comp, \data~35\, data~35, mips_multi, 1
instance = comp, \alu|Mux13~8\, alu|Mux13~8, mips_multi, 1
instance = comp, \alu|Mux13~2\, alu|Mux13~2, mips_multi, 1
instance = comp, \alu|Mux13~3\, alu|Mux13~3, mips_multi, 1
instance = comp, \alu|Mux13~4\, alu|Mux13~4, mips_multi, 1
instance = comp, \alu|Mux13~5\, alu|Mux13~5, mips_multi, 1
instance = comp, \alu|Mux13~10\, alu|Mux13~10, mips_multi, 1
instance = comp, \alu|Mux13~9\, alu|Mux13~9, mips_multi, 1
instance = comp, \pc|sr_out[18]~12\, pc|sr_out[18]~12, mips_multi, 1
instance = comp, \pc|sr_out[18]\, pc|sr_out[18], mips_multi, 1
instance = comp, \data~36\, data~36, mips_multi, 1
instance = comp, \data~37\, data~37, mips_multi, 1
instance = comp, \data~38\, data~38, mips_multi, 1
instance = comp, \data~39\, data~39, mips_multi, 1
instance = comp, \data~40\, data~40, mips_multi, 1
instance = comp, \data~41\, data~41, mips_multi, 1
instance = comp, \pc|sr_out[21]~9\, pc|sr_out[21]~9, mips_multi, 1
instance = comp, \pc|sr_out[21]\, pc|sr_out[21], mips_multi, 1
instance = comp, \data~42\, data~42, mips_multi, 1
instance = comp, \data~43\, data~43, mips_multi, 1
instance = comp, \data~44\, data~44, mips_multi, 1
instance = comp, \data~45\, data~45, mips_multi, 1
instance = comp, \regULA|sr_out[23]\, regULA|sr_out[23], mips_multi, 1
instance = comp, \pc|sr_out[23]~7\, pc|sr_out[23]~7, mips_multi, 1
instance = comp, \pc|sr_out[23]\, pc|sr_out[23], mips_multi, 1
instance = comp, \data~46\, data~46, mips_multi, 1
instance = comp, \data~47\, data~47, mips_multi, 1
instance = comp, \data~48\, data~48, mips_multi, 1
instance = comp, \data~49\, data~49, mips_multi, 1
instance = comp, \data~50\, data~50, mips_multi, 1
instance = comp, \data~51\, data~51, mips_multi, 1
instance = comp, \data~52\, data~52, mips_multi, 1
instance = comp, \data~53\, data~53, mips_multi, 1
instance = comp, \pc|sr_out[27]~3\, pc|sr_out[27]~3, mips_multi, 1
instance = comp, \pc|sr_out[27]\, pc|sr_out[27], mips_multi, 1
instance = comp, \data~54\, data~54, mips_multi, 1
instance = comp, \data~55\, data~55, mips_multi, 1
instance = comp, \data~56\, data~56, mips_multi, 1
instance = comp, \data~57\, data~57, mips_multi, 1
instance = comp, \data~58\, data~58, mips_multi, 1
instance = comp, \data~59\, data~59, mips_multi, 1
instance = comp, \data~60\, data~60, mips_multi, 1
instance = comp, \data~61\, data~61, mips_multi, 1
instance = comp, \data~62\, data~62, mips_multi, 1
instance = comp, \data~63\, data~63, mips_multi, 1
instance = comp, \data[0]~I\, data[0], mips_multi, 1
instance = comp, \data[1]~I\, data[1], mips_multi, 1
instance = comp, \data[2]~I\, data[2], mips_multi, 1
instance = comp, \data[3]~I\, data[3], mips_multi, 1
instance = comp, \data[4]~I\, data[4], mips_multi, 1
instance = comp, \data[5]~I\, data[5], mips_multi, 1
instance = comp, \data[6]~I\, data[6], mips_multi, 1
instance = comp, \data[7]~I\, data[7], mips_multi, 1
instance = comp, \data[8]~I\, data[8], mips_multi, 1
instance = comp, \data[9]~I\, data[9], mips_multi, 1
instance = comp, \data[10]~I\, data[10], mips_multi, 1
instance = comp, \data[11]~I\, data[11], mips_multi, 1
instance = comp, \data[12]~I\, data[12], mips_multi, 1
instance = comp, \data[13]~I\, data[13], mips_multi, 1
instance = comp, \data[14]~I\, data[14], mips_multi, 1
instance = comp, \data[15]~I\, data[15], mips_multi, 1
instance = comp, \data[16]~I\, data[16], mips_multi, 1
instance = comp, \data[17]~I\, data[17], mips_multi, 1
instance = comp, \data[18]~I\, data[18], mips_multi, 1
instance = comp, \data[19]~I\, data[19], mips_multi, 1
instance = comp, \data[20]~I\, data[20], mips_multi, 1
instance = comp, \data[21]~I\, data[21], mips_multi, 1
instance = comp, \data[22]~I\, data[22], mips_multi, 1
instance = comp, \data[23]~I\, data[23], mips_multi, 1
instance = comp, \data[24]~I\, data[24], mips_multi, 1
instance = comp, \data[25]~I\, data[25], mips_multi, 1
instance = comp, \data[26]~I\, data[26], mips_multi, 1
instance = comp, \data[27]~I\, data[27], mips_multi, 1
instance = comp, \data[28]~I\, data[28], mips_multi, 1
instance = comp, \data[29]~I\, data[29], mips_multi, 1
instance = comp, \data[30]~I\, data[30], mips_multi, 1
instance = comp, \data[31]~I\, data[31], mips_multi, 1
