// Seed: 1569233358
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_2 = 0;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_10 :
  assert property (@(posedge 1) id_10 ^ 1 ~^ -1)
  else $signed(15);
  ;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6
);
  wire id_8 = id_6;
  wire id_9 = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8
  );
  wire id_10 = id_10;
endmodule
