// Seed: 3686733849
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    output tri1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    output tri id_12,
    input wor id_13,
    input uwire id_14
    , id_17,
    output uwire id_15
);
  wire id_18;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    output wand id_3,
    output tri0 id_4
);
  tri0 id_6 = id_6;
  wire id_7;
  assign id_3 = id_6;
  module_0(
      id_3, id_6, id_6, id_2, id_6, id_2, id_1, id_1, id_0, id_6, id_2, id_2, id_4, id_2, id_2, id_1
  );
endmodule
