https://scholar.google.com/citations?hl=en&user=A_A_LrsAAAAJ
Total Citations = 4561

1. Architecture evaluation for power-efficient FPGAs
Citations:210
Authors: F Li, D Chen, L He, J Cong
Publication: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field …

2. Springer handbook of automation
Citations:208
Authors: SY Nof
Publication: Springer Science & Business Media

3. 3-D nFPGA: A reconfigurable architecture for 3-D CMOS/nanomaterial hybrid digital circuits
Citations:197
Authors: C Dong, D Chen, S Haruehanroengra, W Wang
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 54 (11), 2489-2501

4. FPGA design automation: A survey
Citations:185
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends® in Electronic Design Automation 1 (3), 195-330

5. FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs
Citations:174
Authors: A Papakonstantinou, K Gururaj, JA Stratton, D Chen, J Cong, WMW Hwu
Publication: 2009 IEEE 7th Symposium on Application Specific Processors, 35-42

6. DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs
Citations:170
Authors: D Chen, J Cong
Publication: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …

7. Power modeling and characteristics of field programmable gate arrays
Citations:168
Authors: F Li, Y Lin, L He, D Chen, J Cong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

8. Low-power high-level synthesis for FPGA architectures
Citations:124
Authors: D Chen, J Cong, Y Fan
Publication: Proceedings of the 2003 international symposium on Low power electronics and …

9. BLESS: bloom filter-based error correction solution for high-throughput sequencing reads
Citations:117
Authors: Y Heo, XL Wu, D Chen, J Ma, WM Hwu
Publication: Bioinformatics 30 (10), 1354-1362

10. Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture
Citations:109
Authors: C Dong, D Chen, S Tanachutiwat, W Wang
Publication: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided …

11. Blueshift: Designing processors for timing speculation from the ground up.
Citations:108
Authors: B Greskamp, L Wan, UR Karpuzcu, JJ Cook, J Torrellas, D Chen, C Zilles
Publication: 2009 IEEE 15th International Symposium on High Performance Computer …

12. Reconfigurable circuit design with nanomaterials
Citations:104
Authors: C Dong, S Chilstedt, D Chen
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 442-447

13. Csrnet: Dilated convolutional neural networks for understanding the highly congested scenes
Citations:98
Authors: Y Li, X Zhang, D Chen
Publication: Proceedings of the IEEE conference on computer vision and pattern …

14. Register binding and port assignment for multiplexer optimization
Citations:94
Authors: D Chen, J Cong
Publication: Proceedings of the 2004 Asia and South Pacific Design Automation Conference …

15. An efficient compiler framework for cache bypassing on GPUs
Citations:88
Authors: X Xie, Y Liang, G Sun, D Chen
Publication: Proceedings of the International Conference on Computer-Aided Design, 516-523

16. High-level synthesis: productivity, performance, and software constraints
Citations:76
Authors: Y Liang, K Rupnow, Y Li, D Min, MN Do, D Chen
Publication: Journal of Electrical and Computer Engineering 2012, 1

17. A fast digital predistortion algorithm for radio-frequency power amplifier linearization with loop delay compensation
Citations:67
Authors: H Li, DH Kwon, D Chen, Y Chiu
Publication: IEEE Journal of selected topics in signal processing 3 (3), 374-383

18. Low-power technology mapping for FPGA architectures with dual supply voltages
Citations:66
Authors: D Chen, J Cong, F Li, L He
Publication: Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field …

19. Improving high level synthesis optimization opportunity through polyhedral transformations
Citations:64
Authors: W Zuo, Y Liang, P Li, K Rupnow, D Chen, J Cong
Publication: Proceedings of the ACM/SIGDA international symposium on Field programmable …

20. DynaTune: circuit-level optimization for timing speculation considering dynamic path behavior
Citations:60
Authors: L Wan, D Chen
Publication: Proceedings of the 2009 International Conference on Computer-Aided Design …

21. Nanoelectronic circuit design
Citations:59
Authors: NK Jha, D Chen
Publication: Springer Science & Business Media

22. Performance-driven mapping for CPLD architectures
Citations:59
Authors: D Chen, J Cong, MD Ercegovac, Z Huang
Publication: Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field …

23. Efficient GPU spatial-temporal multitasking
Citations:58
Authors: Y Liang, HP Huynh, K Rupnow, RSM Goh, D Chen
Publication: IEEE Transactions on Parallel and Distributed Systems 26 (3), 748-760

24. High-level power estimation and low-power design space exploration for FPGAs
Citations:56
Authors: D Chen, D Chen, J Cong, Y Fan, Z Zhang
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

25. An accurate GPU performance model for effective control flow divergence optimization
Citations:49
Authors: Z Cui, Y Liang, K Rupnow, D Chen
Publication: 2012 IEEE 26th International Parallel and Distributed Processing Symposium …

26. A novel SoC architecture on FPGA for ultra fast face detection
Citations:49
Authors: C He, A Papakonstantinou, D Chen
Publication: 2009 IEEE International Conference on Computer Design, 412-418

27. A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation
Citations:45
Authors: YY Chen, A Rogachev, A Sangai, G Iannaccone, G Fiori, D Chen
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 1789 …

28. Improving polyhedral code generation for high-level synthesis
Citations:44
Authors: W Zuo, P Li, D Chen, LN Pouchet, S Zhong, J Cong
Publication: Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware …

29. Multilevel granularity parallelism synthesis on FPGAs
Citations:43
Authors: A Papakonstantinou, Y Liang, JA Stratton, K Gururaj, D Chen, WMW Hwu, ...
Publication: 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom …

30. Optimal module and voltage assignment for low-power
Citations:43
Authors: D Chen, J Cong, J Xu
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

31. Hardware acceleration of the pair-HMM algorithm for DNA variant calling
Citations:42
Authors: S Huang, GJ Manikandan, A Ramachandran, K Rupnow, WW Hwu, ...
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

32. GlitchMap: An FPGA technology mapper for low power considering glitches
Citations:41
Authors: L Cheng, D Chen, MDF Wong
Publication: Proceedings of the 44th annual design automation conference, 318-323

33. The sixth visual object tracking vot2018 challenge results
Citations:40
Authors: M Kristan, A Leonardis, J Matas, M Felsberg, R Pflugfelder, ...
Publication: Proceedings of the European Conference on Computer Vision (ECCV), 0-0

34. High level synthesis of stereo matching: Productivity, performance, and software constraints
Citations:39
Authors: K Rupnow, Y Liang, Y Li, D Min, M Do, D Chen
Publication: 2011 International Conference on Field-Programmable Technology, 1-8

35. LOPASS: A low-power architectural synthesis system for FPGAs with interconnect estimation and optimization
Citations:39
Authors: D Chen, J Cong, Y Fan, L Wan
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18 (4), 564-577

36. Optimal simultaneous mapping and clustering for FPGA delay optimization
Citations:39
Authors: JY Lin, D Chen, J Cong
Publication: Proceedings of the 43rd annual Design Automation Conference, 472-477

37. xpilot: A platform-based behavioral synthesis system
Citations:38
Authors: D Chen, J Cong, Y Fan, G Han, W Jiang, Z Zhang
Publication: SRC TechCon 5

38. Real-time object tracking system on FPGAs
Citations:35
Authors: S Liu, A Papakonstantinou, H Wang, D Chen
Publication: 2011 Symposium on Application Accelerators in High-Performance Computing, 1-7

39. A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction
Citations:35
Authors: L Cheng, L Deng, D Chen, MDF Wong
Publication: 2006 43rd ACM/IEEE Design Automation Conference, 117-120

40. Cnpuf: A carbon nanotube-based physically unclonable function for secure low-energy hardware design
Citations:31
Authors: STC Konigsmark, LK Hwang, D Chen, MDF Wong
Publication: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 73-78

41. High-performance video content recognition with long-term recurrent convolutional network for FPGA
Citations:30
Authors: X Zhang, X Liu, A Ramachandran, C Zhuge, S Tang, P Ouyang, Z Cheng, ...
Publication: 2017 27th International Conference on Field Programmable Logic and …

42. A routing approach to reduce glitches in low power FPGAs
Citations:30
Authors: Q Dinh, D Chen, MDF Wong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

43. Framework for experimenting with QoS for multimedia services
Citations:29
Authors: D Chen, R Colwell, H Gelman, PK Chrysanthis, D Mosse
Publication: Multimedia Computing and Networking 1996 2667, 186-197

44. Optimality study of resource binding with multi-Vdds
Citations:26
Authors: D Chen, J Cong, Y Fan, J Xu
Publication: Proceedings of the 43rd annual Design Automation Conference, 580-585

45. Delay optimal low-power circuit clustering for FPGAs with dual supply voltages
Citations:25
Authors: D Chen, J Cong, J Cong
Publication: Proceedings of the 2004 international symposium on Low power electronics and …

46. DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs
Citations:24
Authors: X Zhang, J Wang, C Zhu, Y Lin, J Xiong, W Hwu, D Chen
Publication: Proceedings of the International Conference on Computer-Aided Design, 56

47. A real-time 3D sound localization system with miniature microphone array for virtual reality
Citations:24
Authors: S Zhao, S Ahmed, Y Liang, K Rupnow, D Chen, DL Jones
Publication: 2012 7th IEEE Conference on Industrial Electronics and Applications (ICIEA …

48. FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization
Citations:24
Authors: G Lucas, S Cromar, D Chen
Publication: Proceedings of the 2009 Asia and South Pacific Design Automation Conference …

49. High-level synthesis with behavioral-level multicycle path analysis
Citations:23
Authors: H Zheng, ST Gurumani, L Yang, D Chen, K Rupnow
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

50. Fast and effective placement and routing directed high-level synthesis for FPGAs
Citations:23
Authors: H Zheng, ST Gurumani, K Rupnow, D Chen
Publication: Proceedings of the 2014 ACM/SIGDA international symposium on Field …

51. Efficient ASIP design for configurable processors with fine-grained resource sharing
Citations:23
Authors: Q Dinh, D Chen, MDF Wong
Publication: Proceedings of the 16th international ACM/SIGDA symposium on Field …

52. DDBDD: Delay-driven BDD synthesis for FPGAs
Citations:22
Authors: L Cheng, D Chen, MDF Wong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

53. Efficient compilation of CUDA kernels for high-performance computing on FPGAs
Citations:21
Authors: A Papakonstantinou, K Gururaj, JA Stratton, D Chen, J Cong, WMW Hwu
Publication: ACM Transactions on Embedded Computing Systems (TECS) 13 (2), 25

54. Machine learning on FPGAs to face the IoT revolution
Citations:20
Authors: X Zhang, A Ramachandran, C Zhuge, D He, W Zuo, Z Cheng, K Rupnow, ...
Publication: Proceedings of the 36th International Conference on Computer-Aided Design …

55. High-level synthesis for low-power design
Citations:20
Authors: Z Zhang, D Chen, S Dai, K Campbell
Publication: IPSJ Transactions on System LSI Design Methodology 8, 12-25

56. A study of high-level synthesis: Promises and challenges
Citations:20
Authors: K Rupnow, Y Liang, Y Li, D Chen
Publication: 2011 9th IEEE International Conference on ASIC, 1102-1105

57. Technology mapping and clustering for FPGA architectures with dual supply voltages
Citations:20
Authors: D Chen, J Cong, C Dong, L He, F Li, CC Peng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

58. High level synthesis of complex applications: An H. 264 video decoder
Citations:19
Authors: X Liu, Y Chen, T Nguyen, S Gurumani, K Rupnow, D Chen
Publication: Proceedings of the 2016 ACM/SIGDA International Symposium on Field …

59. BLESS 2: accurate, memory-efficient and fast error correction method
Citations:18
Authors: Y Heo, A Ramachandran, WM Hwu, J Ma, D Chen
Publication: Bioinformatics 32 (15), 2369-2371

60. Highly accurate SPICE-compatible modeling for single-and double-gate GNRFETs with studies on technology scaling
Citations:18
Authors: M Gholipour, YY Chen, A Sangai, D Chen
Publication: Proceedings of the conference on Design, Automation & Test in Europe, 120

61. High-level synthesis of multiple dependent CUDA kernels on FPGA
Citations:18
Authors: ST Gurumani, H Cholakkal, Y Liang, K Rupnow, D Chen
Publication: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 305-312

62. Architecture and performance evaluation of 3D CMOS-NEM FPGA
Citations:18
Authors: C Dong, C Chen, S Mitra, D Chen
Publication: Proceedings of the System Level Interconnect Prediction Workshop, 2

63. System-of-PUFs: multilevel security for embedded systems
Citations:17
Authors: ST Konigsmark, LK Hwang, D Chen, MDF Wong
Publication: Proceedings of the 2014 International Conference on Hardware/Software …

64. Real-time implementation and performance optimization of 3D sound localization on GPUs
Citations:17
Authors: Y Liang, Z Cui, S Zhao, K Rupnow, Y Zhang, DL Jones, D Chen
Publication: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 832-835

65. Clock tree synthesis under aggressive buffer insertion
Citations:17
Authors: YY Chen, C Dong, D Chen
Publication: Proceedings of the 47th Design Automation Conference, 86-89

66. High-performance CUDA kernel execution on FPGAs
Citations:17
Authors: A Papakonstantinou, K Gururaj, JA Stratton, D Chen, J Cong, WMW Hwu
Publication: Proceedings of the 23rd international conference on Supercomputing, 515-516

67. Platform choices and design demands for IoT platforms: cost, power, and performance tradeoffs
Citations:15
Authors: D Chen, J Cong, S Gurumani, W Hwu, K Rupnow, Z Zhang
Publication: IET Cyber-Physical Systems: Theory & Applications 1 (1), 70-77

68. FCUDA-NoC: A scalable and efficient network-on-chip implementation for the CUDA-to-FPGA flow
Citations:15
Authors: Y Chen, ST Gurumani, Y Liang, G Li, D Guo, K Rupnow, D Chen
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (6 …

69. High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths
Citations:15
Authors: KA Campbell, P Vissa, DZ Pan, D Chen
Publication: 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

70. Hybrid quick error detection (H-QED): Accelerator validation and debug using high-level synthesis principles
Citations:15
Authors: KA Campbell, D Lin, S Mitra, D Chen
Publication: Proceedings of the 52nd Annual Design Automation Conference, 53

71. Graphene nano-ribbon field-effect transistors as future low-power devices
Citations:15
Authors: YY Chen, A Sangai, M Gholipour, D Chen
Publication: International Symposium on Low Power Electronics and Design (ISLPED), 151-156

72. Schottky-barrier-type graphene nano-ribbon field-effect transistors: a study on compact modeling, process variation, and circuit performance
Citations:15
Authors: YY Chen, A Sangai, M Gholipour, D Chen
Publication: Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale …

73. FPCNA: a field programmable carbon nanotube array
Citations:15
Authors: C Dong, S Chilstedt, D Chen
Publication: Proceedings of the ACM/SIGDA international symposium on Field programmable …

74. Design flow of accelerating hybrid extremely low bit-width neural network in embedded FPGA
Citations:14
Authors: J Wang, Q Lou, X Zhang, C Zhu, Y Lin, D Chen
Publication: 2018 28th International Conference on Field Programmable Logic and …

75. Analytical SPICE-compatible model of Schottky-barrier-type GNRFETs with performance analysis
Citations:13
Authors: M Gholipour, YY Chen, A Sangai, N Masoumi, D Chen
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (2), 650-663

76. Dynamic power estimation for deep submicron circuits with process variation
Citations:13
Authors: Q Dinh, D Chen, MDF Wong
Publication: 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 587-592

77. Transistors: types, materials and applications
Citations:13
Authors: BM Fitzgerald
Publication: Nova Science Publishers

78. JIT trace-based verification for high-level synthesis
Citations:12
Authors: L Yang, M Ikram, S Gurumani, S Fahmy, D Chen, K Rupnow
Publication: 2015 International Conference on Field Programmable Technology (FPT), 228-231

79. FPGA accelerated DNA error correction
Citations:12
Authors: A Ramachandran, Y Heo, W Hwu, J Ma, D Chen
Publication: Proceedings of the 2015 Design, Automation & Test in Europe Conference …

80. CCP: Common case promotion for improved timing error resilience with energy efficiency
Citations:12
Authors: L Wan, D Chen
Publication: Proceedings of the 2012 ACM/IEEE international symposium on Low power …

81. Analysis of circuit dynamic behavior with timed ternary decision diagram
Citations:12
Authors: L Wan, D Chen
Publication: Proceedings of the International Conference on Computer-Aided Design, 516-523

82. A workload-adaptive and reconfigurable bus architecture for multicore processors
Citations:12
Authors: S Akram, A Papakonstantinou, R Kumar, D Chen
Publication: International Journal of Reconfigurable Computing 2010, 2

83. FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation
Citations:12
Authors: S Cromar, J Lee, D Chen
Publication: Proceedings of the 46th Annual Design Automation Conference, 838-843

84. Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains
Citations:12
Authors: L Cheng, D Chen, MDF Wong, M Hutton, J Govig
Publication: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided …

85. Accurate high-level modeling and automated hardware/software co-design for effective soc design space exploration
Citations:11
Authors: W Zuo, LN Pouchet, A Ayupov, T Kim, CW Lin, S Shiraishi, D Chen
Publication: Proceedings of the 54th Annual Design Automation Conference 2017, 78

86. A polyhedral-based systemc modeling and generation framework for effective low-power design space exploration
Citations:11
Authors: W Zuo, W Kemmerer, JB Lim, LN Pouchet, A Ayupov, T Kim, K Han, ...
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

87. A fault-tolerant programmable voter for software-based N-modular redundancy
Citations:11
Authors: KS Yim, V Sidea, Z Kalbarczyk, D Chen, RK Iyer
Publication: 2012 IEEE Aerospace Conference, 1-20

88. Variation-aware layout-driven scheduling for performance yield optimization
Citations:11
Authors: G Lucas, D Chen
Publication: Proceedings of the International Conference on Computer-Aided Design, 17-24

89. Real-time system-level implementation of a telepresence robot using an embedded GPU platform
Citations:10
Authors: MT Satria, S Gurumani, W Zheng, KP Tee, A Koh, P Yu, K Rupnow, ...
Publication: Proceedings of the 2016 Conference on Design, Automation & Test in Europe …

90. Throughput-oriented kernel porting onto FPGAs
Citations:10
Authors: A Papakonstantinou, D Chen, WM Hwu, J Cong, Y Liang
Publication: Proceedings of the 50th Annual Design Automation Conference, 11

91. TIGER: tiled iterative genome assembler
Citations:10
Authors: XL Wu, Y Heo, I El Hajj, WM Hwu, D Chen, J Ma
Publication: BMC bioinformatics 13 (19), S18

92. Routing with graphene nanoribbons
Citations:10
Authors: T Yan, Q Ma, S Chilstedt, MDF Wong, D Chen
Publication: 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 323-329

93. Design and evaluation of a carbon nanotube-based programmable architecture
Citations:10
Authors: S Chilstedt, C Dong, D Chen
Publication: International journal of parallel programming 37 (4), 389-416

94. A routing algorithm for graphene nanoribbon circuit
Citations:9
Authors: T Yan, Q Ma, S Chilstedt, MDF Wong, D Chen
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 18 (4), 61

95. Variation-aware placement for FPGAs with multi-cycle statistical timing analysis
Citations:9
Authors: G Lucas, C Dong, D Chen
Publication: Proceedings of the 18th annual ACM/SIGDA international symposium on Field …

96. Variation aware routing for three-dimensional FPGAs
Citations:9
Authors: C Dong, S Chilstedt, D Chen
Publication: 2009 IEEE Computer Society Annual Symposium on VLSI, 298-303

97. Face recognition with hybrid efficient convolution algorithms on FPGAs
Citations:8
Authors: C Zhuge, X Liu, X Zhang, S Gummadi, J Xiong, D Chen
Publication: Proceedings of the 2018 on Great Lakes Symposium on VLSI, 123-128

98. New advances of high-level synthesis for efficient and reliable hardware design
Citations:8
Authors: K Campbell, W Zuo, D Chen
Publication: Integration 58, 189-214

99. Asymmetric gate Schottky-barrier graphene nanoribbon FETs for low-power design
Citations:8
Authors: M Gholipour, N Masoumi, YYC Chen, D Chen, M Pourfath
Publication: IEEE Transactions on Electron Devices 61 (12), 4000-4006

100. Temperature aware statistical static timing analysis
Citations:8
Authors: A Rogachev, L Wan, D Chen
Publication: 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 103-110

101. Extraction and representation of human body for pitching style recognition in broadcast baseball video
Citations:8
Authors: HT Chen, CL Chou, WJ Tsai, SY Lee, JY Yu
Publication: 2011 IEEE International Conference on Multimedia and Expo, 1-4

102. What everyone needs to know about carbon-based nanocircuits
Citations:8
Authors: D Chen, S Chilstedt, C Dong, E Pop
Publication: Online Knowledge Center, IEEE/ACM Design Automation Conference

103. Workload adaptive shared memory multicore processors with reconfigurable interconnects
Citations:8
Authors: S Akram, R Kumar, D Chen
Publication: 2009 IEEE 7th Symposium on Application Specific Processors, 7-14

104. Heterogeneous computing meets Near-Memory acceleration and High-Level synthesis in the Post-Moore era
Citations:7
Authors: NS Kim, D Chen, J Xiong, WH Wen-mei
Publication: IEEE Micro 37 (4), 10-18

105. Collaborative computing for heterogeneous integrated systems
Citations:7
Authors: LW Chang, J Gómez-Luna, I El Hajj, S Huang, D Chen, W Hwu
Publication: Proceedings of the 8th ACM/SPEC on International Conference on Performance …

106. Register and thread structure optimization for GPUs
Citations:7
Authors: Y Liang, Z Cui, K Rupnow, D Chen
Publication: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 461-466

107. Stance-based strike zone shaping and visualization in broadcast baseball video: providing reference for pitch location positioning
Citations:7
Authors: HT Chen, WJ Tsai, SY Lee
Publication: 2009 IEEE International Conference on Multimedia and Expo, 302-305

108. About the Paper
Citations:6
Authors: D Chen, W Hwu, J Cong
Publication: Beijing: Beijing University Publisher. Retrieved from Jan. 12th

109. Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation
Citations:6
Authors: K Campbell, L He, L Yang, S Gurumani, K Rupnow, D Chen
Publication: Proceedings of the 53rd Annual Design Automation Conference, 7

110. FCUDA-SoC: Platform integration for field-programmable SoC with the CUDA-to-FPGA compiler
Citations:6
Authors: T Nguyen, S Gurumani, K Rupnow, D Chen
Publication: Proceedings of the 2016 ACM/SIGDA International Symposium on Field …

111. BDD-based circuit restructuring for reducing dynamic power
Citations:6
Authors: Q Dinh, D Chen, MDF Wong
Publication: 2010 IEEE International Conference on Computer Design, 548-554

112. Application-transparent near-memory processing architecture with memory channel network
Citations:5
Authors: M Alian, SW Min, H Asgharimoghaddam, A Dhar, DK Wang, T Roewer, ...
Publication: 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …

113. ASAP: Accelerated Short-Read Alignment on Programmable Hardware
Citations:5
Authors: SS Banerjee, M El-Hadedy, JB Lim, ZT Kalbarczyk, D Chen, SS Lumetta, ...
Publication: IEEE Transactions on Computers 68 (3), 331-346

114. Behavioral-level IP integration in high-level synthesis
Citations:5
Authors: L Yang, S Gurumani, D Chen, K Rupnow
Publication: 2015 International Conference on Field Programmable Technology (FPT), 172-175

115. System-level design solutions: Enabling the IoT explosion
Citations:5
Authors: L Yang, Y Chen, W Zuo, T Nguyen, S Gurumani, K Rupnow, D Chen
Publication: 2015 IEEE 11th International Conference on ASIC (ASICON), 1-4

116. PolyPUF: Physically secure self-divergence
Citations:5
Authors: STC Konigsmark, D Chen, MDF Wong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

117. A hardware architecture to deploy complex multiprocessor scheduling algorithms
Citations:5
Authors: R Mancuso, P Srivastava, D Chen, M Caccamo
Publication: 2014 IEEE 20th International Conference on Embedded and Real-Time Computing …

118. Integrated CUDA-to-FPGA synthesis with network-on-chip
Citations:5
Authors: ST Gurumani, J Tolar, Y Chen, Y Liang, K Rupnow, D Chen
Publication: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom …

119. Hybrid circuit-switched NoC for low cost on-chip communication
Citations:5
Authors: H Luo, S Wei, D Chen, D Guo
Publication: Anti-counterfeiting, Security, and Identification, 1-5

120. Variation-Aware placement with Multi-Cycle statistical timing analysis for FPGAs
Citations:5
Authors: G Lucas, C Dong, D Chen
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

121. MP3 decoding on FPGA: a case study for floating point acceleration
Citations:5
Authors: A Papakonstantinou, Y Kifle, G Lucas, D Chen
Publication: 4th Annual Reconfigurable Systems Summer Institute (RSSI’08)

122. A tempo analysis system for automatic music accompaniment
Citations:5
Authors: HT Chen, MH Hsiao, WJ Tsai, SY Lee, JY Yu
Publication: 2007 IEEE International Conference on Multimedia and Expo, 64-67

123. Optimal blocker placement for mitigating the effects of geomagnetic induced currents using branch and cut algorithm
Citations:4
Authors: Y Liang, H Zhu, D Chen
Publication: 2015 North American Power Symposium (NAPS), 1-6

124. A scalable and high-density FPGA architecture with multi-level phase change memory
Citations:4
Authors: C Wei, A Dhar, D Chen
Publication: Proceedings of the 2015 Design, Automation & Test in Europe Conference …

125. A coarse-grained reconfigurable architecture with compilation for high performance
Citations:4
Authors: L Wan, C Dong, D Chen
Publication: International Journal of Reconfigurable Computing 2012, 3

126. Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs
Citations:3
Authors: Y Chen, J He, X Zhang, C Hao, D Chen
Publication: Proceedings of the 2019 ACM/SIGDA International Symposium on Field …

127. Computer-assisted yoga training system
Citations:3
Authors: HT Chen, YZ He, CC Hsu
Publication: Multimedia Tools and Applications 77 (18), 23969-23991

128. Acoustic landmarks contain more information about the phone string than other frames for automatic speech recognition with deep neural network acoustic model
Citations:3
Authors: D He, BP Lim, X Yang, M Hasegawa-Johnson, D Chen
Publication: The Journal of the Acoustical Society of America 143 (6), 3207-3219

129. Cross-layer resilience in low-voltage digital systems: key insights
Citations:3
Authors: E Cheng, J Abraham, P Bose, A Buyuktosunoglu, K Campbell, D Chen, ...
Publication: 2017 IEEE International Conference on Computer Design (ICCD), 593-596

130. Selecting frames for automatic speech recognition based on acoustic landmarks
Citations:3
Authors: D He, BPP Lim, X Yang, M Hasegawa-Johnson, D Chen
Publication: The Journal of the Acoustical Society of America 141 (5), 3468-3468

131. AutoSLIDE: Automatic source-level instrumentation and debugging for HLS
Citations:3
Authors: L Yang, S Gurumani, D Chen, K Rupnow
Publication: 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom …

132. Designing high-quality hardware on a development effort budget: A study of the current state of high-level synthesis
Citations:3
Authors: Z Sun, K Campbell, W Zuo, K Rupnow, S Gurumani, F Doucet, D Chen
Publication: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 218-225

133. CSL: Coordinated and scalable logic synthesis techniques for effective NBTI reduction
Citations:3
Authors: CH Lin, S Roy, CY Wang, DZ Pan, D Chen
Publication: 2015 33rd IEEE International Conference on Computer Design (ICCD), 236-243

134. Modeling of Gaussian network-based reconfigurable network-on-chip designs
Citations:3
Authors: Y Wu, J Zhao, D Chen, D Guo
Publication: IEEE Transactions on Computers 65 (7), 2134-2142

135. Analysis of system reliability for cache coherence scheme in multi-processor
Citations:3
Authors: S Li, S Lin, D Chen, WE Wong, D Guo
Publication: 2014 IEEE Eighth International Conference on Software Security and …

136. Transformations for throughput optimization in high-level synthesis
Citations:3
Authors: P Li, LN Pouchet, D Chen, J Cong
Publication: Proceedings of the 2014 ACM/SIGDA international symposium on Field …

137. Fast large-scale optimal power flow analysis for smart grid through network reduction
Citations:3
Authors: Y Liang, D Chen
Publication: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 373-378

138. Analysis of digital circuit dynamic behavior with timed ternary decision diagrams for better-than-worst-case design
Citations:3
Authors: L Wan, D Chen
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

139. SETmap: A soft error tolerant mapping algorithm for FPGA designs with low power
Citations:3
Authors: CC Peng, C Dong, D Chen
Publication: Proceedings of the 16th Asia and South Pacific Design Automation Conference …

140. Implementing neural machine translation with bi-directional GRU and attention mechanism on FPGAs using HLS
Citations:2
Authors: Q Li, X Zhang, JJ Xiong, W Hwu, D Chen
Publication: Proceedings of the 24th Asia and South Pacific Design Automation Conference …

141. Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices
Citations:2
Authors: X Liu, DH Kim, C Wu, D Chen
Publication: Proceedings of the 20th System Level Interconnect Prediction Workshop, 1

142. Improved ASR for under-resourced languages through multi-task learning with acoustic landmarks
Citations:2
Authors: D He, BP Lim, X Yang, M Hasegawa-Johnson, D Chen
Publication: arXiv preprint arXiv:1805.05574

143. AccDNN: an IP-based DNN generator for FPGAs
Citations:2
Authors: X Zhang, J Wang, C Zhu, Y Lin, J Xiong, W Hwu, D Chen
Publication: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom …

144. Rebooting the data access hierarchy of computing systems
Citations:2
Authors: WH Wen-mei, I El Hajj, SG De Gonzalo, C Pearson, NS Kim, D Chen, ...
Publication: 2017 IEEE International Conference on Rebooting Computing (ICRC), 1-4

145. Information dispersion for trojan defense through high-level synthesis
Citations:2
Authors: STC Konigsmark, D Chen, MDF Wong
Publication: 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

146. FCUDA-HB: Hierarchical and scalable bus architecture generation on FPGAs with the FCUDA flow
Citations:2
Authors: Y Chen, T Nguyen, Y Chen, ST Gurumani, Y Liang, K Rupnow, J Cong, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

147. Da vision 2015: from here to eternity
Citations:2
Authors: M Potkonjak, D Chen, P Kalla, SP Levitan
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

148. New solutions for system-level and high-level synthesis
Citations:2
Authors: W Zuo, H Zheng, ST Guruman, K Rupnow, D Chen
Publication: 2014 International Symposium on Integrated Circuits (ISIC), 71-74

149. Recognizing jump patterns with physics-based validation in human moving trajectory
Citations:2
Authors: HT Chen, KL Ma, JH Chuang, HH Lin
Publication: Journal of Visual Communication and Image Representation 24 (7), 1191-1203

150. 3D ball trajectory reconstruction from single-camera sports video for free viewpoint virtual replay
Citations:2
Authors: HT Chen, CL Chou, WJ Tsai, SY Lee
Publication: 2011 Visual Communications and Image Processing (VCIP), 1-4

151. Carbon nanomaterial transistors and circuits
Citations:2
Authors: S Chilstedt, C Dong, D Chen
Publication: Transistors: Types, Materials and Applications, 1-34

152. An optimal resource binding algorithm with inter-transition switching activities for low power
Citations:2
Authors: D Chen, S Cromar
Publication: Journal of Low Power Electronics 5 (4), 454-463

153. A Bi-Directional Co-Design Approach to Enable Deep Learning on IoT Devices
Citations:1
Authors: X Zhang, C Hao, Y Li, Y Chen, J Xiong, W Hwu, D Chen
Publication: arXiv preprint arXiv:1905.08369

154. When CTC Training Meets Acoustic Landmarks
Citations:1
Authors: D He, X Yang, BP Lim, Y Liang, M Hasegawa-Johnson, D Chen
Publication: ICASSP 2019-2019 IEEE International Conference on Acoustics, Speech and …

155. FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Citations:1
Authors: C Hao, X Zhang, Y Li, S Huang, J Xiong, K Rupnow, W Hwu, D Chen
Publication: arXiv preprint arXiv:1904.04421

156. A Hardware-Efficient Block Matching Algorithm and Its Hardware Design for Variable Block Size Motion Estimation in Ultra-High-Definition Video Encoding
Citations:1
Authors: J Zheng, C Lu, J Guo, D Chen, D Guo
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 24 (2), 15

157. C-mine: Data mining of logic common cases for improved timing error resilience with energy efficiency
Citations:1
Authors: CH Lin, L Wan, D Chen
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 23 (2), 20

158. High-Level Synthesis for side-channel defense
Citations:1
Authors: STC Konigsmark, D Chen, MDF Wong
Publication: 2017 IEEE 28th International Conference on Application-specific Systems …

159. Using Approximated Auditory Roughness as a Pre-Filtering Feature for Human Screaming and Affective Speech AED.
Citations:1
Authors: D He, Z Cheng, M Hasegawa-Johnson, D Chen
Publication: INTERSPEECH, 1914-1918

160. Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design
Citations:1
Authors: W Kemmerer, W Zuo, D Chen
Publication: 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8

161. SoC, NoC and Hierarchical Bus Implementations of Applications on FPGAs Using the FCUDA Flow
Citations:1
Authors: T Nguyen, Y Cheny, K Rupnow, S Gurumani, D Chen
Publication: 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 661-666

162. 2D Histogram-based player localization in broadcast volleyball videos
Citations:1
Authors: CC Hsu, HT Chen, CL Chou, SY Lee
Publication: Multimedia Systems 22 (3), 325-341

163. Acceleration of the Pair-HMM Algorithm for DNA Variant Calling
Citations:1
Authors: GJ Manikandan, S Huang, K Rupnow, WMW Hwu, D Chen
Publication: 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom …

164. Automated Verification Code Generation in HLS Using Software Execution Traces
Citations:1
Authors: L Yang, S Gurumani, SA Fahmy, D Chen, K Rupnow
Publication: Proceedings of the 2016 ACM/SIGDA International Symposium on Field …

165. A SPICE model of flexible transition metal dichalcogenide field-effect transistors
Citations:1
Authors: YY Chen, Z Sun, D Chen
Publication: Proceedings of the 52nd Annual Design Automation Conference, 140

166. C-Mine: Data mining of logic common cases for low power synthesis of Better-Than-Worst-Case designs
Citations:1
Authors: CH Lin, L Wan, D Chen
Publication: Proceedings of the 51st Annual Design Automation Conference, 1-6

167. ClusRed: Clustering and network reduction based probabilistic optimal power flow analysis for large-scale smart grids
Citations:1
Authors: Y Liang, D Chen
Publication: Proceedings of the 51st Annual Design Automation Conference, 1-6

168. High-level automation of custom hardware design for high-performance computing
Citations:1
Authors: A Papakonstantinou
Publication: University of Illinois at Urbana-Champaign

169. Sports information retrieval for video annotation
Citations:1
Authors: HT Chen, WJ Tsai, SY Lee
Publication: Multimedia Storage and Retrieval Innovations for Digital Library Systems, 59-84

170. Challenges and opportunities of ESL design automation
Citations:1
Authors: Z Zhang, D Chen
Publication: 2012 IEEE 11th International Conference on Solid-State and Integrated …

171. Architecture and CAD for nanoscale and 3d FPGA
Citations:1
Authors: C Dong
Publication: University of Illinois at Urbana-Champaign

172. Baseball event semantic exploring system using hmm
Citations:1
Authors: WC Tsai, HT Chen, HZ Gu, SY Lee, JY Yu
Publication: International Conference on Multimedia Modeling, 315-325

173. Interconnect-Driven Nanoelectronic Circuits
Citations:1
Authors: S Haruehanroengra, D Chen, W Wang
Publication: 2006 49th IEEE International Midwest Symposium on Circuits and Systems 2 …

174. Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device
Citations:
Authors: SW Min, S Huang, M El-Hadedy, J Xiong, D Chen, W Hwu
Publication: arXiv preprint arXiv:1908.01261

175. Optimal Blocking Device Placement for Geomagnetic Disturbance Mitigation
Citations:
Authors: Y Liang, D He, H Zhu, D Chen
Publication: IEEE Transactions on Power Delivery

176. SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection
Citations:
Authors: X Zhang, Y Li, C Hao, K Rupnow, J Xiong, W Hwu, D Chen
Publication: arXiv preprint arXiv:1906.10327

177. Cross-Layer Resilience: Challenges, Insights, and the Road Ahead
Citations:
Authors: E Cheng, J Abraham, P Bose, A Buyuktosunoglu, D Chen, H Cho, Y Li, ...
Publication: Proceedings of the 56th Annual Design Automation Conference 2019, 198

178. A recurrent Markov state-space generative model for sequences
Citations:
Authors: A Ramachandran, S Lumetta, E Klee, D Chen
Publication: The 22nd International Conference on Artificial Intelligence and Statistics …

179. Analysis and modeling of collaborative execution strategies for heterogeneous CPU-FPGA architectures
Citations:
Authors: S Huang, LW Chang, I El Hajj, S Garcia de Gonzalo, J Gómez-Luna, ...
Publication: Proceedings of the 2019 ACM/SPEC International Conference on Performance …

180. FPGAs in Supercomputers: Opportunity or Folly?
Citations:
Authors: D Chen
Publication: Proceedings of the 2019 ACM/SIGDA International Symposium on Field …

181. Accelerating Distributed Reinforcement Learning with In-Switch Computing
Citations:
Authors: Y Li, IJ Liu, Y Yuan, D Chen, A Schwing, J Huang
Publication: 

182. Introduction to the Special Section on Deep Learning in FPGAs
Citations:
Authors: D Chen, A Putnam, S Wilton
Publication: ACM Transactions on Reconfigurable Technology and Systems (TRETS) 11 (3), 14

183. Deep Neural Network Model and FPGA Accelerator Co-Design: Opportunities and Challenges
Citations:
Authors: C Hao, D Chen
Publication: 2018 14th IEEE International Conference on Solid-State and Integrated …

184. Triangle Counting and Truss Decomposition using FPGA
Citations:
Authors: S Huang, M El-Hadedy, C Hao, Q Li, VS Mailthody, K Date, J Xiong, ...
Publication: 2018 IEEE High Performance extreme Computing Conference (HPEC), 1-7

185. GPU Acceleration of Advanced k-mer Counting for Computational Genomics
Citations:
Authors: H Li, A Ramachandran, D Chen
Publication: 2018 IEEE 29th International Conference on Application-specific Systems …

186. SYSTEM-LEVEL VALIDATION OF SYSTEMS-ON-A-CHIP (SoC)
Citations:
Authors: S Mitra, K Campbell, D Lin, D Chen
Publication: US Patent App. 15/579,577

187. Hybrid Quick Error Detection: Validation and Debug of SoCs through High-Level Synthesis
Citations:
Authors: K Campbell, D Lin, L He, L Yang, S Gurumani, K Rupnow, S Mitra, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

188. Cost-Effective Error Detection Through Mersenne Modulo Shadow Datapaths
Citations:
Authors: K Campbell, CH Lin, D Chen
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

189. Deep learning for better variant calling for cancer diagnosis and treatment
Citations:
Authors: A Ramachandran, H Li, E Klee, SS Lumetta, D Chen
Publication: Proceedings of the 23rd Asia and South Pacific Design Automation Conference …

190. Low-cost hardware architectures for mersenne modulo functional units
Citations:
Authors: K Campbell, CH Lin, D Chen
Publication: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 599-604

191. Compact Modeling to Device-and Circuit-Level Evaluation of Flexible TMD Field-Effect Transistors
Citations:
Authors: M Gholipour, YY Chen, D Chen
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

192. Efficient GPGPU computing with cross-core resource sharing and core reconfiguration
Citations:
Authors: A Dhar, D Chen
Publication: 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom …

193. ASP-DAC 2017 keynote speech I: In memory of Edward J. McCluskey: The next wave of pioneering innovations
Citations:
Authors: S Mitra, D Chen
Publication: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 1-1

194. New Solutions for Cross-Layer System-Level and High-Level Synthesis
Citations:
Authors: W Zuo, S Gurumani, K Rupnow, D Chen
Publication: Emerging Technology and Architecture for Big-data Analytics, 103-134

195. Introduction to special section of international symposium on field-programmable gate arrays (FPGA) 2015
Citations:
Authors: D Chen
Publication: ACM Transactions on Reconfigurable Technology and Systems 9 (4), a28

196. FPGA 2016 chairs' welcome
Citations:
Authors: J Greene, D Chen
Publication: FPGA 2016-Proceedings of the 2016 ACM/SIGDA International Symposium on Field …

197. Flexible Transition Metal Dichalcogenide Field-Effect Transistor (TMDFET) HSPICE Model
Citations:
Authors: M Gholipour, YY Chen, D Chen
Publication: 

198. New algorithms for computation acceleration for large-scale smart grids
Citations:
Authors: Y Liang, D Chen
Publication: 2014 12th IEEE International Conference on Solid-State and Integrated …

199. Transactions/Journals Department
Citations:
Authors: Y ISMAIL, M ALIOTO, SW JACKSON, P AMPADU, I BAHAR, V BEIU, ...
Publication: 

200. Routing algorithms for electronic design automation
Citations:
Authors: Q Ma
Publication: University of Illinois at Urbana-Champaign

201. Comprehensive optimization and practical design of power electronic systems under multiple competing performance demands
Citations:
Authors: Y Kuai
Publication: University of Illinois at Urbana-Champaign

202. Design-technology co-optimization in next generation lithography
Citations:
Authors: H Zhang
Publication: University of Illinois at Urbana-Champaign

203. Energy-efficient latency tolerance for 1000-core data parallel processors with decoupled strands
Citations:
Authors: N Crago
Publication: University of Illinois at Urbana-Champaign

204. Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits
Citations:
Authors: A Rogachev
Publication: 

205. ESL Design Methodology
Citations:
Authors: D Chen, K Choi, P Coussy, Y Xie, Z Zhang
Publication: Journal of Electrical and Computer Engineering 2012

206. 2011 Index IEEE Transactions on Circuits and Systems II: Express Briefs Vol. 58
Citations:
Authors: A Agrawal, GC Ahn, I Akita, BM Al-Hashimi, JM Algueta Miguel, DJ Allstot, ...
Publication: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS 58 (12), 941

207. FPCNA: A Carbon Nanotube-Based Programmable Architecture
Citations:
Authors: C Dong, S Chilstedt, D Chen
Publication: Nanoelectronic Circuit Design, 307-348

208. Timing Analysis and Behavioral Synthesis with Process Variation
Citations:
Authors: GM Lucas
Publication: 

209. High-Level Resource Binding and Allocation for Power and Performance Optimization
Citations:
Authors: SA Cromar
Publication: 

210. VEBoC: Variation and error-aware design for billions of devices on a chip
Citations:
Authors: S Akram, S Cromar, G Lucas, A Papakonstantinou, D Chen
Publication: 2008 Asia and South Pacific Design Automation Conference, 803-808

211. Short Paper_
Citations:
Authors: HUAT CHEN, HS CHEN, MHO HSIAO, WENJ TSAI, S LEE
Publication: JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 24, 143-157

212. Hardware acceleration for sparse fourier image reconstruction
Citations:
Authors: Q Dinh, Y Bresler, D Chen
Publication: 2007 7th International Conference on ASIC, 1346-1351

213. 1: Introduction
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 195-195

214. 7: Conclusions and future trends
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 312-312

215. 5: Design and synthesis with higher level of abstraction
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 269-269

216. 3: Technology mapping
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 228-228

217. 2: Routing and placement for FPGAs
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 206-206

218. 4: Physical synthesis
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 254-254

219. 6: Power otimization
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends in Electronic Design Automation 1 (3), 289-289

220. Foundations and Trends® in Electronic Design Automation
Citations:
Authors: D Chen, J Cong, P Pan
Publication: Foundations and Trends® in Electronic Design Automation 1 (3), 195-330

221. Web Based Distributed Computing Environment for Nanotechnology
Citations:
Authors: D Chen, A Raghunathan, J Mashl, S Chiu, S Parker, N Aluru, ...
Publication: 2005 NSTI Nanotechnology Conference and Trade Show-NSTI Nanotech 2005, 720-723

222. System-Level Design Temperature-Constrained Feasibility Analysis for Multicore Scheduling.......... Q. Han, M. Fan, O. Bai, S. Ren, and G. Quan 2082 Test Aggressive Test Cost …
Citations:
Authors: H Lee, MA Al Faruque, D Balsamo, AS Weddell, A Das, AR Arreola, ...
Publication: 

223. DNNBuilder: an Automated Tool for Building High-Performance
Citations:
Authors: X Zhang, J Wang, C Zhu, Y Lin, J Xiong, W Hwu, D Chen
Publication: 

224. Technical Program Chair Anand Raghunathan Purdue Univ. West Lafayette, IN
Citations:
Authors: M Al Faruque, G Araujo, D Arora, T Austin, D Bathen, L Batina, GT Becker, ...
Publication: 

225. RESNA Annual Conference-2015
Citations:
Authors: C Zhuge, CW Lung, D Chen, YK Jan
Publication: 

226. CMOS-NEM FPGA
Citations:
Authors: C Dong, C Chen, S Mitra, D Chen
Publication: 

227. ASAP 2017 Organizing Committee
Citations:
Authors: K Eguro, R Kastner, K Rupnow, P Brisk, D Chen, Z Zhang
Publication: 

228. IEEE CIRCUITS AND SYSTEMS SOCIETY
Citations:
Authors: RHJM Otten, JG Fossum, DJ Rose, S Seth, R Bryant, A Ruehli, M Vanzi, ...
Publication: 

229. Platform Integration of CUDA-to-RTL High Level Synthesis
Citations:
Authors: T Nguyen, S Gurumani, K Rupnow, D Chen
Publication: 

230. System Synthesis and Automated Verification: Design Demands for IoT Devices
Citations:
Authors: D Chen, J Cong, S Gurumani, W Hwu, K Rupnow, Z Zhang
Publication: 

231. 10-Year retrospective most influential paper award
Citations:
Authors: A Smith, A Veneris, A Viglas, D Chen, J Cong, K Yang, KT Cheng, ...
Publication: 

232. A Code Optimization Framework for Performance Portability of GPU Kernels onto Custom Accelerators
Citations:
Authors: A Papakonstantinou, D Chen, WMW Hwu
Publication: 

233. CASES 2013 Organization
Citations:
Authors: A Raghunathan, J Henkel, V Kathail, K Palem, O Bringmann, S Cadambi, ...
Publication: 

234. FPGA Leakage Power Reduction Using Asymmetric SRAM Cells
Citations:
Authors: D Chen, J Cong, L He, F Li
Publication: 

235. Mobile 3D Vision–Algorithm & Platform Challenges
Citations:
Authors: K Rupnow, Y Liang, D Min, M Do, D Chen
Publication: 

