$date
	Mon Jan 31 10:08:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & n1 $end
$var wire 1 ' n2 $end
$var wire 1 ! y $end
$upscope $end
$scope task apply_test $end
$var reg 4 ( test_vec [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 (
x'
x&
1%
0$
1#
1"
x!
$end
#2
1&
#5
1'
#7
1!
#10
0"
b101 (
#12
0&
#15
0'
#17
0!
#30
1"
b1101 (
#32
1&
#35
1'
#37
1!
#40
0%
b1100 (
#42
0!
#50
