#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cc4b1cc530 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x55cc4b225430_0 .var "Clk", 0 0;
v0x55cc4b2254d0_0 .var "Reset", 0 0;
v0x55cc4b2255e0_0 .var "Start", 0 0;
v0x55cc4b2256d0_0 .var/i "counter", 31 0;
v0x55cc4b225770_0 .var/i "i", 31 0;
v0x55cc4b2258a0_0 .var/i "outfile", 31 0;
S_0x55cc4b1d3c70 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x55cc4b1cc530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x55cc4b2244a0_0 .net "ALUCtl", 3 0, v0x55cc4b2215f0_0;  1 drivers
v0x55cc4b2245b0_0 .net "ALUOp", 1 0, v0x55cc4b221ac0_0;  1 drivers
v0x55cc4b2246c0_0 .net "ALUSrc", 0 0, v0x55cc4b221b80_0;  1 drivers
v0x55cc4b224760_0 .net "RegWrite", 0 0, v0x55cc4b221ce0_0;  1 drivers
L_0x7f81358bb018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cc4b224850_0 .net/2u *"_s0", 31 0, L_0x7f81358bb018;  1 drivers
v0x55cc4b224940_0 .net *"_s13", 6 0, L_0x55cc4b236810;  1 drivers
v0x55cc4b224a20_0 .net *"_s15", 2 0, L_0x55cc4b2368f0;  1 drivers
v0x55cc4b224b00_0 .net "alu_o", 31 0, v0x55cc4b220f20_0;  1 drivers
v0x55cc4b224c10_0 .net "alu_op2_i", 31 0, L_0x55cc4b2371b0;  1 drivers
v0x55cc4b224d60_0 .net "clk_i", 0 0, v0x55cc4b225430_0;  1 drivers
v0x55cc4b224e00_0 .net "imm_val", 31 0, L_0x55cc4b236fd0;  1 drivers
v0x55cc4b224ea0_0 .net "inst", 31 0, L_0x55cc4b1fd710;  1 drivers
v0x55cc4b224f40_0 .net "pc_i", 31 0, L_0x55cc4b235990;  1 drivers
v0x55cc4b224fe0_0 .net "pc_o", 31 0, v0x55cc4b222ac0_0;  1 drivers
v0x55cc4b2250d0_0 .net "rs1_o", 31 0, L_0x55cc4b236110;  1 drivers
v0x55cc4b2251e0_0 .net "rs2_o", 31 0, L_0x55cc4b236410;  1 drivers
v0x55cc4b2252a0_0 .net "rst_i", 0 0, v0x55cc4b2254d0_0;  1 drivers
v0x55cc4b225340_0 .net "start_i", 0 0, v0x55cc4b2255e0_0;  1 drivers
L_0x55cc4b235990 .arith/sum 32, v0x55cc4b222ac0_0, L_0x7f81358bb018;
L_0x55cc4b235e90 .part L_0x55cc4b1fd710, 0, 7;
L_0x55cc4b236520 .part L_0x55cc4b1fd710, 15, 5;
L_0x55cc4b2366a0 .part L_0x55cc4b1fd710, 20, 5;
L_0x55cc4b236770 .part L_0x55cc4b1fd710, 7, 5;
L_0x55cc4b236810 .part L_0x55cc4b1fd710, 25, 7;
L_0x55cc4b2368f0 .part L_0x55cc4b1fd710, 12, 3;
L_0x55cc4b236990 .concat [ 3 7 0 0], L_0x55cc4b2368f0, L_0x55cc4b236810;
L_0x55cc4b237110 .part L_0x55cc4b1fd710, 20, 12;
L_0x55cc4b2371b0 .functor MUXZ 32, L_0x55cc4b236410, L_0x55cc4b236fd0, v0x55cc4b221b80_0, C4<>;
S_0x55cc4b1a30d0 .scope module, "ALU" "ALU" 3 69, 4 2 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl_i"
    .port_info 1 /INPUT 32 "Op1_i"
    .port_info 2 /INPUT 32 "Op2_i"
    .port_info 3 /OUTPUT 32 "Res_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x55cc4b2042a0_0 .net "ALUCtl_i", 3 0, v0x55cc4b2215f0_0;  alias, 1 drivers
v0x55cc4b220d80_0 .net/s "Op1_i", 31 0, L_0x55cc4b236110;  alias, 1 drivers
v0x55cc4b220e60_0 .net/s "Op2_i", 31 0, L_0x55cc4b2371b0;  alias, 1 drivers
v0x55cc4b220f20_0 .var/s "Res_o", 31 0;
v0x55cc4b221000_0 .net "Zero_o", 0 0, L_0x55cc4b2373f0;  1 drivers
L_0x7f81358bb138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc4b221110_0 .net/2s *"_s2", 31 0, L_0x7f81358bb138;  1 drivers
v0x55cc4b2211f0_0 .net/s "shft_amt", 4 0, L_0x55cc4b237300;  1 drivers
E_0x55cc4b1dc020 .event edge, v0x55cc4b2042a0_0, v0x55cc4b220d80_0, v0x55cc4b220e60_0, v0x55cc4b2211f0_0;
L_0x55cc4b237300 .part L_0x55cc4b2371b0, 0, 5;
L_0x55cc4b2373f0 .cmp/eq 32, v0x55cc4b220f20_0, L_0x7f81358bb138;
S_0x55cc4b221370 .scope module, "ALU_Control" "ALU_Control" 3 56, 5 2 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp_i"
    .port_info 1 /INPUT 10 "Funct_i"
    .port_info 2 /OUTPUT 4 "ALUCtl_o"
v0x55cc4b2215f0_0 .var "ALUCtl_o", 3 0;
v0x55cc4b2216d0_0 .net "ALUOp_i", 1 0, v0x55cc4b221ac0_0;  alias, 1 drivers
v0x55cc4b221790_0 .net "Funct_i", 9 0, L_0x55cc4b236990;  1 drivers
E_0x55cc4b1dc440 .event edge, v0x55cc4b2216d0_0, v0x55cc4b221790_0;
S_0x55cc4b2218d0 .scope module, "Control" "Control" 3 38, 6 2 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode_i"
    .port_info 1 /OUTPUT 2 "ALUOp_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "RegWrite_o"
v0x55cc4b221ac0_0 .var "ALUOp_o", 1 0;
v0x55cc4b221b80_0 .var "ALUSrc_o", 0 0;
v0x55cc4b221c20_0 .net "Opcode_i", 6 0, L_0x55cc4b235e90;  1 drivers
v0x55cc4b221ce0_0 .var "RegWrite_o", 0 0;
E_0x55cc4b1dc640 .event edge, v0x55cc4b221c20_0;
S_0x55cc4b221e20 .scope module, "Instruction_Memory" "Instruction_Memory" 3 33, 7 1 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55cc4b1fd710 .functor BUFZ 32, L_0x55cc4b235af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cc4b222010_0 .net *"_s0", 31 0, L_0x55cc4b235af0;  1 drivers
v0x55cc4b222110_0 .net *"_s2", 31 0, L_0x55cc4b235cb0;  1 drivers
v0x55cc4b2221f0_0 .net *"_s4", 29 0, L_0x55cc4b235bb0;  1 drivers
L_0x7f81358bb060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc4b2222b0_0 .net *"_s6", 1 0, L_0x7f81358bb060;  1 drivers
v0x55cc4b222390_0 .net "addr_i", 31 0, v0x55cc4b222ac0_0;  alias, 1 drivers
v0x55cc4b2224c0_0 .net "instr_o", 31 0, L_0x55cc4b1fd710;  alias, 1 drivers
v0x55cc4b2225a0 .array "memory", 255 0, 31 0;
L_0x55cc4b235af0 .array/port v0x55cc4b2225a0, L_0x55cc4b235cb0;
L_0x55cc4b235bb0 .part v0x55cc4b222ac0_0, 2, 30;
L_0x55cc4b235cb0 .concat [ 30 2 0 0], L_0x55cc4b235bb0, L_0x7f81358bb060;
S_0x55cc4b2226c0 .scope module, "PC" "PC" 3 25, 8 1 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55cc4b222900_0 .net "clk_i", 0 0, v0x55cc4b225430_0;  alias, 1 drivers
v0x55cc4b2229e0_0 .net "pc_i", 31 0, L_0x55cc4b235990;  alias, 1 drivers
v0x55cc4b222ac0_0 .var "pc_o", 31 0;
v0x55cc4b222b90_0 .net "rst_i", 0 0, v0x55cc4b2254d0_0;  alias, 1 drivers
v0x55cc4b222c30_0 .net "start_i", 0 0, v0x55cc4b2255e0_0;  alias, 1 drivers
E_0x55cc4b2037c0 .event posedge, v0x55cc4b222b90_0, v0x55cc4b222900_0;
S_0x55cc4b222de0 .scope module, "Registers" "Registers" 3 45, 9 1 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55cc4b236110 .functor BUFZ 32, L_0x55cc4b235f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cc4b236410 .functor BUFZ 32, L_0x55cc4b2361d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cc4b223110_0 .net "RDaddr_i", 4 0, L_0x55cc4b236770;  1 drivers
v0x55cc4b223210_0 .net "RDdata_i", 31 0, v0x55cc4b220f20_0;  alias, 1 drivers
v0x55cc4b2232d0_0 .net "RS1addr_i", 4 0, L_0x55cc4b236520;  1 drivers
v0x55cc4b2233a0_0 .net "RS1data_o", 31 0, L_0x55cc4b236110;  alias, 1 drivers
v0x55cc4b223490_0 .net "RS2addr_i", 4 0, L_0x55cc4b2366a0;  1 drivers
v0x55cc4b2235a0_0 .net "RS2data_o", 31 0, L_0x55cc4b236410;  alias, 1 drivers
v0x55cc4b223680_0 .net "RegWrite_i", 0 0, v0x55cc4b221ce0_0;  alias, 1 drivers
v0x55cc4b223720_0 .net *"_s0", 31 0, L_0x55cc4b235f30;  1 drivers
v0x55cc4b2237e0_0 .net *"_s10", 6 0, L_0x55cc4b236270;  1 drivers
L_0x7f81358bb0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc4b2238c0_0 .net *"_s13", 1 0, L_0x7f81358bb0f0;  1 drivers
v0x55cc4b2239a0_0 .net *"_s2", 6 0, L_0x55cc4b235fd0;  1 drivers
L_0x7f81358bb0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc4b223a80_0 .net *"_s5", 1 0, L_0x7f81358bb0a8;  1 drivers
v0x55cc4b223b60_0 .net *"_s8", 31 0, L_0x55cc4b2361d0;  1 drivers
v0x55cc4b223c40_0 .net "clk_i", 0 0, v0x55cc4b225430_0;  alias, 1 drivers
v0x55cc4b223d10 .array/s "register", 31 0, 31 0;
E_0x55cc4b203800 .event posedge, v0x55cc4b222900_0;
L_0x55cc4b235f30 .array/port v0x55cc4b223d10, L_0x55cc4b235fd0;
L_0x55cc4b235fd0 .concat [ 5 2 0 0], L_0x55cc4b236520, L_0x7f81358bb0a8;
L_0x55cc4b2361d0 .array/port v0x55cc4b223d10, L_0x55cc4b236270;
L_0x55cc4b236270 .concat [ 5 2 0 0], L_0x55cc4b2366a0, L_0x7f81358bb0f0;
S_0x55cc4b223eb0 .scope module, "Sign_Extend" "Sign_Extend" 3 62, 10 1 0, S_0x55cc4b1d3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "Addr12_i"
    .port_info 1 /OUTPUT 32 "Addr32_o"
v0x55cc4b224090_0 .net "Addr12_i", 11 0, L_0x55cc4b237110;  1 drivers
v0x55cc4b224190_0 .net "Addr32_o", 31 0, L_0x55cc4b236fd0;  alias, 1 drivers
v0x55cc4b224270_0 .net *"_s1", 0 0, L_0x55cc4b236b20;  1 drivers
v0x55cc4b224360_0 .net *"_s2", 19 0, L_0x55cc4b236bc0;  1 drivers
L_0x55cc4b236b20 .part L_0x55cc4b237110, 11, 1;
LS_0x55cc4b236bc0_0_0 .concat [ 1 1 1 1], L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20;
LS_0x55cc4b236bc0_0_4 .concat [ 1 1 1 1], L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20;
LS_0x55cc4b236bc0_0_8 .concat [ 1 1 1 1], L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20;
LS_0x55cc4b236bc0_0_12 .concat [ 1 1 1 1], L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20;
LS_0x55cc4b236bc0_0_16 .concat [ 1 1 1 1], L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20, L_0x55cc4b236b20;
LS_0x55cc4b236bc0_1_0 .concat [ 4 4 4 4], LS_0x55cc4b236bc0_0_0, LS_0x55cc4b236bc0_0_4, LS_0x55cc4b236bc0_0_8, LS_0x55cc4b236bc0_0_12;
LS_0x55cc4b236bc0_1_4 .concat [ 4 0 0 0], LS_0x55cc4b236bc0_0_16;
L_0x55cc4b236bc0 .concat [ 16 4 0 0], LS_0x55cc4b236bc0_1_0, LS_0x55cc4b236bc0_1_4;
L_0x55cc4b236fd0 .concat [ 12 20 0 0], L_0x55cc4b237110, L_0x55cc4b236bc0;
    .scope S_0x55cc4b2226c0;
T_0 ;
    %wait E_0x55cc4b2037c0;
    %load/vec4 v0x55cc4b222b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cc4b222ac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cc4b222c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55cc4b2229e0_0;
    %assign/vec4 v0x55cc4b222ac0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55cc4b222ac0_0;
    %assign/vec4 v0x55cc4b222ac0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cc4b2218d0;
T_1 ;
    %wait E_0x55cc4b1dc640;
    %load/vec4 v0x55cc4b221c20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55cc4b221ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55cc4b221b80_0, 0, 1;
    %store/vec4 v0x55cc4b221ac0_0, 0, 2;
    %jmp T_1.2;
T_1.1 ;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55cc4b221ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55cc4b221b80_0, 0, 1;
    %store/vec4 v0x55cc4b221ac0_0, 0, 2;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55cc4b222de0;
T_2 ;
    %wait E_0x55cc4b203800;
    %load/vec4 v0x55cc4b223680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55cc4b223210_0;
    %load/vec4 v0x55cc4b223110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cc4b223d10, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55cc4b221370;
T_3 ;
    %wait E_0x55cc4b1dc440;
    %load/vec4 v0x55cc4b2216d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x55cc4b221790_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x55cc4b221790_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55cc4b2215f0_0, 0, 4;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cc4b1a30d0;
T_4 ;
    %wait E_0x55cc4b1dc020;
    %load/vec4 v0x55cc4b2042a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.0 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %and;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %or;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %xor;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %and;
    %inv;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %or;
    %inv;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %add;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %sub;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %mul;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b220e60_0;
    %div/s;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b2211f0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b2211f0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x55cc4b220d80_0;
    %load/vec4 v0x55cc4b2211f0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55cc4b220f20_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cc4b1cc530;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x55cc4b225430_0;
    %inv;
    %store/vec4 v0x55cc4b225430_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cc4b1cc530;
T_6 ;
    %vpi_call 2 19 "$dumpfile", "a.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cc4b2256d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cc4b225770_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55cc4b225770_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cc4b225770_0;
    %store/vec4a v0x55cc4b2225a0, 4, 0;
    %load/vec4 v0x55cc4b225770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cc4b225770_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cc4b225770_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55cc4b225770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cc4b225770_0;
    %store/vec4a v0x55cc4b223d10, 4, 0;
    %load/vec4 v0x55cc4b225770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cc4b225770_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 36 "$readmemb", "instruction.txt", v0x55cc4b2225a0 {0 0 0};
    %vpi_func 2 39 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55cc4b2258a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc4b225430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc4b2254d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc4b2255e0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc4b2254d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc4b2255e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55cc4b1cc530;
T_7 ;
    %wait E_0x55cc4b203800;
    %load/vec4 v0x55cc4b2256d0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 54 "$finish" {0 0 0};
T_7.0 ;
    %vpi_call 2 57 "$fdisplay", v0x55cc4b2258a0_0, "PC = %d", v0x55cc4b222ac0_0 {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x55cc4b2258a0_0, "Registers" {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x55cc4b2258a0_0, "x0     =%d, x8(s0)  =%d, x16(a6) =%d, x24(s8)  =%d", &A<v0x55cc4b223d10, 0>, &A<v0x55cc4b223d10, 8>, &A<v0x55cc4b223d10, 16>, &A<v0x55cc4b223d10, 24> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x55cc4b2258a0_0, "x1(ra) =%d, x9(s1)  =%d, x17(a7) =%d, x25(s9)  =%d", &A<v0x55cc4b223d10, 1>, &A<v0x55cc4b223d10, 9>, &A<v0x55cc4b223d10, 17>, &A<v0x55cc4b223d10, 25> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x55cc4b2258a0_0, "x2(sp) =%d, x10(a0) =%d, x18(s2) =%d, x26(s10) =%d", &A<v0x55cc4b223d10, 2>, &A<v0x55cc4b223d10, 10>, &A<v0x55cc4b223d10, 18>, &A<v0x55cc4b223d10, 26> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x55cc4b2258a0_0, "x3(gp) =%d, x11(a1) =%d, x19(s3) =%d, x27(s11) =%d", &A<v0x55cc4b223d10, 3>, &A<v0x55cc4b223d10, 11>, &A<v0x55cc4b223d10, 19>, &A<v0x55cc4b223d10, 27> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x55cc4b2258a0_0, "x4(tp) =%d, x12(a2) =%d, x20(s4) =%d, x28(t3)  =%d", &A<v0x55cc4b223d10, 4>, &A<v0x55cc4b223d10, 12>, &A<v0x55cc4b223d10, 20>, &A<v0x55cc4b223d10, 28> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x55cc4b2258a0_0, "x5(t0) =%d, x13(a3) =%d, x21(s5) =%d, x29(t4)  =%d", &A<v0x55cc4b223d10, 5>, &A<v0x55cc4b223d10, 13>, &A<v0x55cc4b223d10, 21>, &A<v0x55cc4b223d10, 29> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x55cc4b2258a0_0, "x6(t1) =%d, x14(a4) =%d, x22(s6) =%d, x30(t5)  =%d", &A<v0x55cc4b223d10, 6>, &A<v0x55cc4b223d10, 14>, &A<v0x55cc4b223d10, 22>, &A<v0x55cc4b223d10, 30> {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x55cc4b2258a0_0, "x7(t2) =%d, x15(a5) =%d, x23(s7) =%d, x31(t6)  =%d", &A<v0x55cc4b223d10, 7>, &A<v0x55cc4b223d10, 15>, &A<v0x55cc4b223d10, 23>, &A<v0x55cc4b223d10, 31> {0 0 0};
    %vpi_call 2 70 "$fdisplay", v0x55cc4b2258a0_0, "\012" {0 0 0};
    %load/vec4 v0x55cc4b2256d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cc4b2256d0_0, 0, 32;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "Instruction_Memory.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
