v 20150930 2
C 40000 40000 0 0 0 title-B.sym
C 43700 43400 1 0 0 maplemini.sym
{
T 43695 43400 5 10 0 1 0 0 1
device=MAPLE_MINI
T 43600 48100 5 10 0 1 0 0 1
footprint=maplemini
T 44500 50100 5 10 1 1 0 0 1
refdes=U1
}
C 40500 44000 1 0 0 connector20-1.sym
{
T 40600 50200 5 10 1 1 0 0 1
refdes=J1
T 41200 50500 5 10 0 0 0 0 1
device=CONNECTOR_20
T 40500 44000 5 10 0 0 0 0 1
footprint=connector(1,20)
}
C 50400 44000 1 0 1 connector20-1.sym
{
T 50300 50200 5 10 1 1 0 6 1
refdes=J2
T 49700 50500 5 10 0 0 0 6 1
device=CONNECTOR_20
T 50400 44000 5 10 0 0 0 0 1
footprint=connector(1,20)
}
N 42200 49900 43700 49900 4
{
T 42950 49955 5 10 1 1 0 3 1
netname=Vin
}
N 42200 49600 43700 49600 4
{
T 42950 49655 5 10 0 0 0 3 1
netname=D0
}
N 42200 49300 43700 49300 4
{
T 42950 49355 5 10 0 0 0 3 1
netname=D1
}
N 42200 49000 43700 49000 4
{
T 42950 49055 5 10 0 0 0 3 1
netname=D2
}
N 42200 48700 43700 48700 4
{
T 42950 48755 5 10 0 0 0 3 1
netname=D3
}
N 42200 48400 43700 48400 4
{
T 42950 48455 5 10 0 0 0 3 1
netname=D4
}
N 42200 48100 43700 48100 4
{
T 42950 48155 5 10 0 0 0 3 1
netname=D5
}
N 42200 47800 43700 47800 4
{
T 42950 47855 5 10 0 0 0 3 1
netname=D6
}
N 42200 47500 43700 47500 4
{
T 42950 47555 5 10 0 0 0 3 1
netname=D7
}
N 42200 47200 43700 47200 4
{
T 42950 47255 5 10 0 0 0 3 1
netname=D8
}
N 42200 46900 43700 46900 4
{
T 42950 46955 5 10 0 0 0 3 1
netname=D9
}
N 42200 46600 43700 46600 4
{
T 42950 46655 5 10 0 0 0 3 1
netname=D10
}
N 42200 46300 43700 46300 4
{
T 42950 46355 5 10 0 0 0 3 1
netname=D11
}
N 42200 46000 43700 46000 4
{
T 42950 46055 5 10 0 0 0 3 1
netname=MCU_Reset
}
N 42200 45700 43700 45700 4
{
T 42950 45755 5 10 0 0 0 3 1
netname=D12
}
N 42200 45400 43700 45400 4
{
T 42950 45455 5 10 0 0 0 3 1
netname=D13
}
N 42200 45100 43700 45100 4
{
T 42950 45155 5 10 0 0 0 3 1
netname=D14
}
N 42200 44800 43700 44800 4
{
T 42950 44855 5 10 0 0 0 3 1
netname=VBAT
}
N 42200 44500 43700 44500 4
N 42200 44200 43700 44200 4
N 48700 49900 47500 49900 4
{
T 47700 49955 5 10 1 1 0 3 1
netname=LCD_WR
}
N 48700 49600 47500 49600 4
{
T 47700 49655 5 10 1 1 0 3 1
netname=LCD_RD
}
N 48700 49300 47500 49300 4
{
T 47700 49355 5 10 1 1 0 3 1
netname=LCD_CE
}
N 48700 49000 47500 49000 4
{
T 47700 49055 5 10 1 1 0 3 1
netname=LCD_CD
}
N 48700 48700 47500 48700 4
{
T 47700 48755 5 10 1 1 0 3 1
netname=LCD_RST
}
N 48700 48400 47500 48400 4
{
T 47700 48455 5 10 1 1 0 3 1
netname=LCD_D0
}
N 48700 48100 47500 48100 4
{
T 47700 48155 5 10 1 1 0 3 1
netname=LCD_D1
}
N 48700 47800 47500 47800 4
N 48700 47500 47500 47500 4
N 48700 47200 47500 47200 4
{
T 47700 47255 5 10 1 1 0 3 1
netname=LCD_D2
}
N 48700 46900 47500 46900 4
{
T 47700 46955 5 10 1 1 0 3 1
netname=LCD_D3
}
N 48700 46600 47500 46600 4
{
T 47700 46655 5 10 1 1 0 3 1
netname=LCD_D4
}
N 48700 46300 47500 46300 4
{
T 47700 46355 5 10 1 1 0 3 1
netname=LCD_D5
}
N 48700 46000 47500 46000 4
{
T 47700 46055 5 10 1 1 0 3 1
netname=LCD_D6
}
N 48700 45700 47500 45700 4
{
T 48100 45755 5 10 0 0 0 3 1
netname=D17
}
N 48700 45400 47500 45400 4
{
T 48100 45455 5 10 1 1 0 3 1
netname=LCD_D7
}
N 48700 45100 47500 45100 4
{
T 48100 45155 5 10 1 1 0 3 1
netname=LCD_FS
}
N 48700 44800 47500 44800 4
{
T 48100 44855 5 10 0 0 0 3 1
netname=D32
}
N 48700 44500 47500 44500 4
N 48700 44200 47500 44200 4
C 51000 49400 1 0 0 pwrjack-1.sym
{
T 51100 49900 5 10 0 0 0 0 1
device=PWRJACK
T 51000 49900 5 10 1 1 0 0 1
refdes=CONN1
T 51000 49400 5 10 0 0 0 0 1
footprint=pwrjack
}
C 51800 48100 1 0 0 gnd-1.sym
C 52500 49700 1 0 0 vcc-1.sym
C 42200 49900 1 0 0 vcc-1.sym
N 51900 49700 53700 49700 4
{
T 52100 49755 5 10 1 1 0 3 1
netname=Vin
}
C 47500 44200 1 0 0 3.3V-plus-1.sym
C 48100 44200 1 0 0 gnd-1.sym
C 43200 44200 1 0 0 3.3V-plus-1.sym
C 42500 44200 1 0 0 gnd-1.sym
C 53700 49100 1 0 0 LM1117-1.sym
{
T 53975 52150 5 10 0 0 0 0 1
device=LM1117
T 54800 50050 5 10 1 1 0 0 1
refdes=U2
T 53975 51350 5 10 0 0 0 0 1
footprint=SOT223
T 54700 49200 5 10 1 1 0 0 1
value=3V3
}
C 53700 46800 1 0 0 LM1117-1.sym
{
T 53975 49850 5 10 0 0 0 0 1
device=LM1117
T 54800 47750 5 10 1 1 0 0 1
refdes=U3
T 53975 49050 5 10 0 0 0 0 1
footprint=SOT223
T 54700 46900 5 10 1 1 0 0 1
value=5V
}
C 54400 48300 1 0 0 gnd-1.sym
C 54400 45900 1 0 0 gnd-1.sym
N 54500 49100 54500 48600 4
C 52500 49700 1 270 0 capacitor-4.sym
{
T 53600 49500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 53000 49500 5 10 1 1 270 0 1
refdes=C1
T 53200 49500 5 10 0 0 270 0 1
symversion=0.1
T 52900 49000 5 10 1 1 0 0 1
value=10uF
T 52500 49700 5 10 0 0 0 0 1
footprint=LED5
}
C 55600 49700 1 270 0 capacitor-4.sym
{
T 56700 49500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 56100 49500 5 10 1 1 270 0 1
refdes=C2
T 56300 49500 5 10 0 0 270 0 1
symversion=0.1
T 56100 49000 5 10 1 1 0 0 1
value=1uF
T 55600 49700 5 10 0 0 0 0 1
footprint=0805
}
C 55600 47400 1 270 0 capacitor-4.sym
{
T 56700 47200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 56100 47200 5 10 1 1 270 0 1
refdes=C3
T 56300 47200 5 10 0 0 270 0 1
symversion=0.1
T 56000 46600 5 10 1 1 0 0 1
value=1uF
T 55600 47400 5 10 0 0 0 0 1
footprint=0805
}
N 54500 46800 54500 46200 4
N 51900 48400 51900 49500 4
N 51900 48800 52700 48800 4
N 55800 48800 54500 48800 4
N 55300 49900 55300 49700 4
N 55300 49700 56400 49700 4
N 53500 49700 53500 47400 4
N 53500 47400 53700 47400 4
N 55800 46500 54500 46500 4
N 55300 47600 55300 47400 4
N 55300 47400 56600 47400 4
C 56200 49700 1 0 0 3.3V-plus-1.sym
C 56400 47400 1 0 0 5V-plus-1.sym
