|DE1_D5M
CLOCK_24[0] => ~NO_FANOUT~
CLOCK_24[1] => ~NO_FANOUT~
CLOCK_27[0] => ~NO_FANOUT~
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN5
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => LEDR[3].DATAIN
SW[4] => LEDR[4].DATAIN
SW[5] => LEDR[5].DATAIN
SW[6] => LEDR[6].DATAIN
SW[7] => LEDR[7].DATAIN
SW[8] => SW[8].IN1
SW[9] => LEDR[9].DATAIN
HEX0[0] <= SEG7_LUT_8:u5.oSEG0
HEX0[1] <= SEG7_LUT_8:u5.oSEG0
HEX0[2] <= SEG7_LUT_8:u5.oSEG0
HEX0[3] <= SEG7_LUT_8:u5.oSEG0
HEX0[4] <= SEG7_LUT_8:u5.oSEG0
HEX0[5] <= SEG7_LUT_8:u5.oSEG0
HEX0[6] <= SEG7_LUT_8:u5.oSEG0
HEX1[0] <= SEG7_LUT_8:u5.oSEG1
HEX1[1] <= SEG7_LUT_8:u5.oSEG1
HEX1[2] <= SEG7_LUT_8:u5.oSEG1
HEX1[3] <= SEG7_LUT_8:u5.oSEG1
HEX1[4] <= SEG7_LUT_8:u5.oSEG1
HEX1[5] <= SEG7_LUT_8:u5.oSEG1
HEX1[6] <= SEG7_LUT_8:u5.oSEG1
HEX2[0] <= SEG7_LUT_8:u5.oSEG2
HEX2[1] <= SEG7_LUT_8:u5.oSEG2
HEX2[2] <= SEG7_LUT_8:u5.oSEG2
HEX2[3] <= SEG7_LUT_8:u5.oSEG2
HEX2[4] <= SEG7_LUT_8:u5.oSEG2
HEX2[5] <= SEG7_LUT_8:u5.oSEG2
HEX2[6] <= SEG7_LUT_8:u5.oSEG2
HEX3[0] <= SEG7_LUT_8:u5.oSEG3
HEX3[1] <= SEG7_LUT_8:u5.oSEG3
HEX3[2] <= SEG7_LUT_8:u5.oSEG3
HEX3[3] <= SEG7_LUT_8:u5.oSEG3
HEX3[4] <= SEG7_LUT_8:u5.oSEG3
HEX3[5] <= SEG7_LUT_8:u5.oSEG3
HEX3[6] <= SEG7_LUT_8:u5.oSEG3
LEDG[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= UART_RXD.DB_MAX_OUTPUT_PORT_TYPE
UART_RXD => UART_TXD.DATAIN
DRAM_DQ[0] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u7.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u7.SA
DRAM_LDQM <= Sdram_Control_4Port:u7.DQM
DRAM_UDQM <= Sdram_Control_4Port:u7.DQM
DRAM_WE_N <= Sdram_Control_4Port:u7.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:u7.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:u7.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:u7.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:u7.BA
DRAM_BA_1 <= Sdram_Control_4Port:u7.BA
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CKE <= Sdram_Control_4Port:u7.CKE
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
SD_DAT <> <UNC>
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
AUD_ADCLRCK <> <UNC>
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> <UNC>
AUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
AUD_XCK <= <GND>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <VCC>
GPIO_1[20] <> <UNC>
GPIO_1[23] <> I2C_CCD_Config:u8.I2C_SDAT
GPIO_1[24] <> I2C_CCD_Config:u8.I2C_SCLK
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE1_D5M|VGA_Controller:u1
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR


|DE1_D5M|Reset_Delay:u2
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE1_D5M|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= mCCD_R[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= mCCD_R[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= mCCD_G[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= mCCD_G[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= mCCD_B[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= mCCD_B[11].DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[0] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[1] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[2] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[3] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[4] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[5] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[6] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[7] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[8] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[9] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[10] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oGrayScale[11] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => Equal0.IN3
iX_Cont[0] => Equal1.IN3
iX_Cont[0] => Equal2.IN3
iX_Cont[0] => Equal3.IN3
iX_Cont[0] => process_0.IN0
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => Equal0.IN2
iY_Cont[0] => Equal1.IN2
iY_Cont[0] => Equal2.IN2
iY_Cont[0] => Equal3.IN2
iY_Cont[0] => process_0.IN1
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
iDATA[0] => Line_Buffer:u0.shiftin[0]
iDATA[1] => Line_Buffer:u0.shiftin[1]
iDATA[2] => Line_Buffer:u0.shiftin[2]
iDATA[3] => Line_Buffer:u0.shiftin[3]
iDATA[4] => Line_Buffer:u0.shiftin[4]
iDATA[5] => Line_Buffer:u0.shiftin[5]
iDATA[6] => Line_Buffer:u0.shiftin[6]
iDATA[7] => Line_Buffer:u0.shiftin[7]
iDATA[8] => Line_Buffer:u0.shiftin[8]
iDATA[9] => Line_Buffer:u0.shiftin[9]
iDATA[10] => Line_Buffer:u0.shiftin[10]
iDATA[11] => Line_Buffer:u0.shiftin[11]
iDVAL => mDVAL.DATAA
iDVAL => Line_Buffer:u0.clken
iCLK => Line_Buffer:u0.clock
iRST => mDATAd_0[11].OUTPUTSELECT
iRST => mDATAd_0[10].OUTPUTSELECT
iRST => mDATAd_0[9].OUTPUTSELECT
iRST => mDATAd_0[8].OUTPUTSELECT
iRST => mDATAd_0[7].OUTPUTSELECT
iRST => mDATAd_0[6].OUTPUTSELECT
iRST => mDATAd_0[5].OUTPUTSELECT
iRST => mDATAd_0[4].OUTPUTSELECT
iRST => mDATAd_0[3].OUTPUTSELECT
iRST => mDATAd_0[2].OUTPUTSELECT
iRST => mDATAd_0[1].OUTPUTSELECT
iRST => mDATAd_0[0].OUTPUTSELECT
iRST => mDATAd_1[11].OUTPUTSELECT
iRST => mDATAd_1[10].OUTPUTSELECT
iRST => mDATAd_1[9].OUTPUTSELECT
iRST => mDATAd_1[8].OUTPUTSELECT
iRST => mDATAd_1[7].OUTPUTSELECT
iRST => mDATAd_1[6].OUTPUTSELECT
iRST => mDATAd_1[5].OUTPUTSELECT
iRST => mDATAd_1[4].OUTPUTSELECT
iRST => mDATAd_1[3].OUTPUTSELECT
iRST => mDATAd_1[2].OUTPUTSELECT
iRST => mDATAd_1[1].OUTPUTSELECT
iRST => mDATAd_1[0].OUTPUTSELECT
iRST => mDVAL.OUTPUTSELECT
iRST => mCCD_B[11].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[11].ACLR


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_ikn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ikn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ikn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ikn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ikn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ikn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ikn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ikn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ikn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ikn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ikn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ikn:auto_generated.shiftin[11]
clock => shift_taps_ikn:auto_generated.clock
clken => shift_taps_ikn:auto_generated.clken
shiftout[0] <= shift_taps_ikn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ikn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ikn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ikn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ikn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ikn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ikn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ikn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ikn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ikn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ikn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ikn:auto_generated.shiftout[11]
taps[0] <= shift_taps_ikn:auto_generated.taps[0]
taps[1] <= shift_taps_ikn:auto_generated.taps[1]
taps[2] <= shift_taps_ikn:auto_generated.taps[2]
taps[3] <= shift_taps_ikn:auto_generated.taps[3]
taps[4] <= shift_taps_ikn:auto_generated.taps[4]
taps[5] <= shift_taps_ikn:auto_generated.taps[5]
taps[6] <= shift_taps_ikn:auto_generated.taps[6]
taps[7] <= shift_taps_ikn:auto_generated.taps[7]
taps[8] <= shift_taps_ikn:auto_generated.taps[8]
taps[9] <= shift_taps_ikn:auto_generated.taps[9]
taps[10] <= shift_taps_ikn:auto_generated.taps[10]
taps[11] <= shift_taps_ikn:auto_generated.taps[11]
taps[12] <= shift_taps_ikn:auto_generated.taps[12]
taps[13] <= shift_taps_ikn:auto_generated.taps[13]
taps[14] <= shift_taps_ikn:auto_generated.taps[14]
taps[15] <= shift_taps_ikn:auto_generated.taps[15]
taps[16] <= shift_taps_ikn:auto_generated.taps[16]
taps[17] <= shift_taps_ikn:auto_generated.taps[17]
taps[18] <= shift_taps_ikn:auto_generated.taps[18]
taps[19] <= shift_taps_ikn:auto_generated.taps[19]
taps[20] <= shift_taps_ikn:auto_generated.taps[20]
taps[21] <= shift_taps_ikn:auto_generated.taps[21]
taps[22] <= shift_taps_ikn:auto_generated.taps[22]
taps[23] <= shift_taps_ikn:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated
clken => altsyncram_cm81:altsyncram2.clocken0
clken => cntr_3rf:cntr1.clk_en
clock => altsyncram_cm81:altsyncram2.clock0
clock => cntr_3rf:cntr1.clock
shiftin[0] => altsyncram_cm81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_cm81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_cm81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_cm81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_cm81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_cm81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_cm81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_cm81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_cm81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_cm81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_cm81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_cm81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_cm81:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_cm81:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_cm81:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_cm81:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_cm81:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_cm81:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_cm81:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_cm81:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_cm81:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_cm81:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_cm81:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_cm81:altsyncram2.q_b[23]
taps[0] <= altsyncram_cm81:altsyncram2.q_b[0]
taps[1] <= altsyncram_cm81:altsyncram2.q_b[1]
taps[2] <= altsyncram_cm81:altsyncram2.q_b[2]
taps[3] <= altsyncram_cm81:altsyncram2.q_b[3]
taps[4] <= altsyncram_cm81:altsyncram2.q_b[4]
taps[5] <= altsyncram_cm81:altsyncram2.q_b[5]
taps[6] <= altsyncram_cm81:altsyncram2.q_b[6]
taps[7] <= altsyncram_cm81:altsyncram2.q_b[7]
taps[8] <= altsyncram_cm81:altsyncram2.q_b[8]
taps[9] <= altsyncram_cm81:altsyncram2.q_b[9]
taps[10] <= altsyncram_cm81:altsyncram2.q_b[10]
taps[11] <= altsyncram_cm81:altsyncram2.q_b[11]
taps[12] <= altsyncram_cm81:altsyncram2.q_b[12]
taps[13] <= altsyncram_cm81:altsyncram2.q_b[13]
taps[14] <= altsyncram_cm81:altsyncram2.q_b[14]
taps[15] <= altsyncram_cm81:altsyncram2.q_b[15]
taps[16] <= altsyncram_cm81:altsyncram2.q_b[16]
taps[17] <= altsyncram_cm81:altsyncram2.q_b[17]
taps[18] <= altsyncram_cm81:altsyncram2.q_b[18]
taps[19] <= altsyncram_cm81:altsyncram2.q_b[19]
taps[20] <= altsyncram_cm81:altsyncram2.q_b[20]
taps[21] <= altsyncram_cm81:altsyncram2.q_b[21]
taps[22] <= altsyncram_cm81:altsyncram2.q_b[22]
taps[23] <= altsyncram_cm81:altsyncram2.q_b[23]


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1
clk_en => counter_reg_bit4a[10].IN0
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT


|DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE1_D5M|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_D5M|sdram_pll:u6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE1_D5M|sdram_pll:u6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_D5M|Sdram_Control_4Port:u7
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_m2o1:auto_generated.data[0]
data[1] => dcfifo_m2o1:auto_generated.data[1]
data[2] => dcfifo_m2o1:auto_generated.data[2]
data[3] => dcfifo_m2o1:auto_generated.data[3]
data[4] => dcfifo_m2o1:auto_generated.data[4]
data[5] => dcfifo_m2o1:auto_generated.data[5]
data[6] => dcfifo_m2o1:auto_generated.data[6]
data[7] => dcfifo_m2o1:auto_generated.data[7]
data[8] => dcfifo_m2o1:auto_generated.data[8]
data[9] => dcfifo_m2o1:auto_generated.data[9]
data[10] => dcfifo_m2o1:auto_generated.data[10]
data[11] => dcfifo_m2o1:auto_generated.data[11]
data[12] => dcfifo_m2o1:auto_generated.data[12]
data[13] => dcfifo_m2o1:auto_generated.data[13]
data[14] => dcfifo_m2o1:auto_generated.data[14]
data[15] => dcfifo_m2o1:auto_generated.data[15]
q[0] <= dcfifo_m2o1:auto_generated.q[0]
q[1] <= dcfifo_m2o1:auto_generated.q[1]
q[2] <= dcfifo_m2o1:auto_generated.q[2]
q[3] <= dcfifo_m2o1:auto_generated.q[3]
q[4] <= dcfifo_m2o1:auto_generated.q[4]
q[5] <= dcfifo_m2o1:auto_generated.q[5]
q[6] <= dcfifo_m2o1:auto_generated.q[6]
q[7] <= dcfifo_m2o1:auto_generated.q[7]
q[8] <= dcfifo_m2o1:auto_generated.q[8]
q[9] <= dcfifo_m2o1:auto_generated.q[9]
q[10] <= dcfifo_m2o1:auto_generated.q[10]
q[11] <= dcfifo_m2o1:auto_generated.q[11]
q[12] <= dcfifo_m2o1:auto_generated.q[12]
q[13] <= dcfifo_m2o1:auto_generated.q[13]
q[14] <= dcfifo_m2o1:auto_generated.q[14]
q[15] <= dcfifo_m2o1:auto_generated.q[15]
rdclk => dcfifo_m2o1:auto_generated.rdclk
rdreq => dcfifo_m2o1:auto_generated.rdreq
wrclk => dcfifo_m2o1:auto_generated.wrclk
wrreq => dcfifo_m2o1:auto_generated.wrreq
aclr => dcfifo_m2o1:auto_generated.aclr
rdempty <= dcfifo_m2o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_m2o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_m2o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_m2o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_m2o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_m2o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_m2o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_m2o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_m2o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_m2o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_m2o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_m2o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_m2o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_m2o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_m2o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_m2o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_m2o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_m2o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_m2o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_m2o1:auto_generated.wrusedw[8]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_1l81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1l81:fifo_ram.data_a[0]
data[1] => altsyncram_1l81:fifo_ram.data_a[1]
data[2] => altsyncram_1l81:fifo_ram.data_a[2]
data[3] => altsyncram_1l81:fifo_ram.data_a[3]
data[4] => altsyncram_1l81:fifo_ram.data_a[4]
data[5] => altsyncram_1l81:fifo_ram.data_a[5]
data[6] => altsyncram_1l81:fifo_ram.data_a[6]
data[7] => altsyncram_1l81:fifo_ram.data_a[7]
data[8] => altsyncram_1l81:fifo_ram.data_a[8]
data[9] => altsyncram_1l81:fifo_ram.data_a[9]
data[10] => altsyncram_1l81:fifo_ram.data_a[10]
data[11] => altsyncram_1l81:fifo_ram.data_a[11]
data[12] => altsyncram_1l81:fifo_ram.data_a[12]
data[13] => altsyncram_1l81:fifo_ram.data_a[13]
data[14] => altsyncram_1l81:fifo_ram.data_a[14]
data[15] => altsyncram_1l81:fifo_ram.data_a[15]
q[0] <= altsyncram_1l81:fifo_ram.q_b[0]
q[1] <= altsyncram_1l81:fifo_ram.q_b[1]
q[2] <= altsyncram_1l81:fifo_ram.q_b[2]
q[3] <= altsyncram_1l81:fifo_ram.q_b[3]
q[4] <= altsyncram_1l81:fifo_ram.q_b[4]
q[5] <= altsyncram_1l81:fifo_ram.q_b[5]
q[6] <= altsyncram_1l81:fifo_ram.q_b[6]
q[7] <= altsyncram_1l81:fifo_ram.q_b[7]
q[8] <= altsyncram_1l81:fifo_ram.q_b[8]
q[9] <= altsyncram_1l81:fifo_ram.q_b[9]
q[10] <= altsyncram_1l81:fifo_ram.q_b[10]
q[11] <= altsyncram_1l81:fifo_ram.q_b[11]
q[12] <= altsyncram_1l81:fifo_ram.q_b[12]
q[13] <= altsyncram_1l81:fifo_ram.q_b[13]
q[14] <= altsyncram_1l81:fifo_ram.q_b[14]
q[15] <= altsyncram_1l81:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_1l81:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_kec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_1l81:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
aclr1 => altsyncram_drg1:altsyncram14.aclr1
address_a[0] => altsyncram_drg1:altsyncram14.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram14.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram14.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram14.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram14.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram14.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram14.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram14.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram14.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram14.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram14.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram14.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram14.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram14.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram14.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram14.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram14.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram14.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram14.addressstall_a
clock0 => altsyncram_drg1:altsyncram14.clock1
clock1 => altsyncram_drg1:altsyncram14.clock0
clocken1 => altsyncram_drg1:altsyncram14.clocken0
data_a[0] => altsyncram_drg1:altsyncram14.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram14.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram14.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram14.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram14.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram14.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram14.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram14.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram14.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram14.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram14.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram14.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram14.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram14.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram14.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram14.q_a[15]
wren_a => altsyncram_drg1:altsyncram14.clocken1
wren_a => altsyncram_drg1:altsyncram14.wren_b


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe22.clock
clrn => dffpipe_qe9:dffpipe22.clrn
d[0] => dffpipe_qe9:dffpipe22.d[0]
d[1] => dffpipe_qe9:dffpipe22.d[1]
d[2] => dffpipe_qe9:dffpipe22.d[2]
d[3] => dffpipe_qe9:dffpipe22.d[3]
d[4] => dffpipe_qe9:dffpipe22.d[4]
d[5] => dffpipe_qe9:dffpipe22.d[5]
d[6] => dffpipe_qe9:dffpipe22.d[6]
d[7] => dffpipe_qe9:dffpipe22.d[7]
d[8] => dffpipe_qe9:dffpipe22.d[8]
d[9] => dffpipe_qe9:dffpipe22.d[9]
q[0] <= dffpipe_qe9:dffpipe22.q[0]
q[1] <= dffpipe_qe9:dffpipe22.q[1]
q[2] <= dffpipe_qe9:dffpipe22.q[2]
q[3] <= dffpipe_qe9:dffpipe22.q[3]
q[4] <= dffpipe_qe9:dffpipe22.q[4]
q[5] <= dffpipe_qe9:dffpipe22.q[5]
q[6] <= dffpipe_qe9:dffpipe22.q[6]
q[7] <= dffpipe_qe9:dffpipe22.q[7]
q[8] <= dffpipe_qe9:dffpipe22.q[8]
q[9] <= dffpipe_qe9:dffpipe22.q[9]


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iUART_CTRL => ~NO_FANOUT~
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE1_D5M|top_mux:u9
iWclk => GS_histogram:u1.Wclk
iWclk => entropy_filter:u2.Wclk
iRclk => GS_histogram:u1.Rclk
iRclk => entropy_filter:u2.Rclk
iCLK => mux:u0.iCLK
iRead => GS_histogram:u1.makeHistogram
iDVAL => GS_histogram:u1.DVAL
iDVAL => entropy_filter:u2.DVAL
iSW1 => mux:u0.iSW1
iSW2 => mux:u0.iSW2
iX_Cont[0] => GS_histogram:u1.X_Cont[0]
iX_Cont[0] => entropy_filter:u2.X_Cont[0]
iX_Cont[1] => GS_histogram:u1.X_Cont[1]
iX_Cont[1] => entropy_filter:u2.X_Cont[1]
iX_Cont[2] => GS_histogram:u1.X_Cont[2]
iX_Cont[2] => entropy_filter:u2.X_Cont[2]
iX_Cont[3] => GS_histogram:u1.X_Cont[3]
iX_Cont[3] => entropy_filter:u2.X_Cont[3]
iX_Cont[4] => GS_histogram:u1.X_Cont[4]
iX_Cont[4] => entropy_filter:u2.X_Cont[4]
iX_Cont[5] => GS_histogram:u1.X_Cont[5]
iX_Cont[5] => entropy_filter:u2.X_Cont[5]
iX_Cont[6] => GS_histogram:u1.X_Cont[6]
iX_Cont[6] => entropy_filter:u2.X_Cont[6]
iX_Cont[7] => GS_histogram:u1.X_Cont[7]
iX_Cont[7] => entropy_filter:u2.X_Cont[7]
iX_Cont[8] => GS_histogram:u1.X_Cont[8]
iX_Cont[8] => entropy_filter:u2.X_Cont[8]
iX_Cont[9] => GS_histogram:u1.X_Cont[9]
iX_Cont[9] => entropy_filter:u2.X_Cont[9]
iX_Cont[10] => GS_histogram:u1.X_Cont[10]
iX_Cont[10] => entropy_filter:u2.X_Cont[10]
iX_Cont[11] => entropy_filter:u2.X_Cont[11]
iX_Cont[12] => entropy_filter:u2.X_Cont[12]
iX_Cont[13] => entropy_filter:u2.X_Cont[13]
iX_Cont[14] => entropy_filter:u2.X_Cont[14]
iX_Cont[15] => entropy_filter:u2.X_Cont[15]
iY_Cont[0] => GS_histogram:u1.Y_Cont[0]
iY_Cont[0] => entropy_filter:u2.Y_Cont[0]
iY_Cont[1] => GS_histogram:u1.Y_Cont[1]
iY_Cont[1] => entropy_filter:u2.Y_Cont[1]
iY_Cont[2] => GS_histogram:u1.Y_Cont[2]
iY_Cont[2] => entropy_filter:u2.Y_Cont[2]
iY_Cont[3] => GS_histogram:u1.Y_Cont[3]
iY_Cont[3] => entropy_filter:u2.Y_Cont[3]
iY_Cont[4] => GS_histogram:u1.Y_Cont[4]
iY_Cont[4] => entropy_filter:u2.Y_Cont[4]
iY_Cont[5] => GS_histogram:u1.Y_Cont[5]
iY_Cont[5] => entropy_filter:u2.Y_Cont[5]
iY_Cont[6] => GS_histogram:u1.Y_Cont[6]
iY_Cont[6] => entropy_filter:u2.Y_Cont[6]
iY_Cont[7] => GS_histogram:u1.Y_Cont[7]
iY_Cont[7] => entropy_filter:u2.Y_Cont[7]
iY_Cont[8] => GS_histogram:u1.Y_Cont[8]
iY_Cont[8] => entropy_filter:u2.Y_Cont[8]
iY_Cont[9] => GS_histogram:u1.Y_Cont[9]
iY_Cont[9] => entropy_filter:u2.Y_Cont[9]
iY_Cont[10] => GS_histogram:u1.Y_Cont[10]
iY_Cont[10] => entropy_filter:u2.Y_Cont[10]
iY_Cont[11] => entropy_filter:u2.Y_Cont[11]
iY_Cont[12] => entropy_filter:u2.Y_Cont[12]
iY_Cont[13] => entropy_filter:u2.Y_Cont[13]
iY_Cont[14] => entropy_filter:u2.Y_Cont[14]
iY_Cont[15] => entropy_filter:u2.Y_Cont[15]
iGrayScale[0] => GS_histogram:u1.in_GrayScale[0]
iGrayScale[0] => entropy_filter:u2.in_GrayScale[0]
iGrayScale[1] => GS_histogram:u1.in_GrayScale[1]
iGrayScale[1] => entropy_filter:u2.in_GrayScale[1]
iGrayScale[2] => GS_histogram:u1.in_GrayScale[2]
iGrayScale[2] => entropy_filter:u2.in_GrayScale[2]
iGrayScale[3] => GS_histogram:u1.in_GrayScale[3]
iGrayScale[3] => entropy_filter:u2.in_GrayScale[3]
iGrayScale[4] => GS_histogram:u1.in_GrayScale[4]
iGrayScale[4] => entropy_filter:u2.in_GrayScale[4]
iGrayScale[5] => GS_histogram:u1.in_GrayScale[5]
iGrayScale[5] => entropy_filter:u2.in_GrayScale[5]
iGrayScale[6] => GS_histogram:u1.in_GrayScale[6]
iGrayScale[6] => entropy_filter:u2.in_GrayScale[6]
iGrayScale[7] => GS_histogram:u1.in_GrayScale[7]
iGrayScale[7] => entropy_filter:u2.in_GrayScale[7]
iGrayScale[8] => GS_histogram:u1.in_GrayScale[8]
iGrayScale[8] => entropy_filter:u2.in_GrayScale[8]
iGrayScale[9] => GS_histogram:u1.in_GrayScale[9]
iGrayScale[9] => entropy_filter:u2.in_GrayScale[9]
iGrayScale[10] => GS_histogram:u1.in_GrayScale[10]
iGrayScale[10] => entropy_filter:u2.in_GrayScale[10]
iGrayScale[11] => GS_histogram:u1.in_GrayScale[11]
iGrayScale[11] => entropy_filter:u2.in_GrayScale[11]
iRed[0] => ~NO_FANOUT~
iRed[1] => ~NO_FANOUT~
iRed[2] => ~NO_FANOUT~
iRed[3] => ~NO_FANOUT~
iRed[4] => ~NO_FANOUT~
iRed[5] => ~NO_FANOUT~
iRed[6] => ~NO_FANOUT~
iRed[7] => ~NO_FANOUT~
iRed[8] => ~NO_FANOUT~
iRed[9] => ~NO_FANOUT~
iRed[10] => ~NO_FANOUT~
iRed[11] => ~NO_FANOUT~
iBlue[0] => ~NO_FANOUT~
iBlue[1] => ~NO_FANOUT~
iBlue[2] => ~NO_FANOUT~
iBlue[3] => ~NO_FANOUT~
iBlue[4] => ~NO_FANOUT~
iBlue[5] => ~NO_FANOUT~
iBlue[6] => ~NO_FANOUT~
iBlue[7] => ~NO_FANOUT~
iBlue[8] => ~NO_FANOUT~
iBlue[9] => ~NO_FANOUT~
iBlue[10] => ~NO_FANOUT~
iBlue[11] => ~NO_FANOUT~
iGreen[0] => ~NO_FANOUT~
iGreen[1] => ~NO_FANOUT~
iGreen[2] => ~NO_FANOUT~
iGreen[3] => ~NO_FANOUT~
iGreen[4] => ~NO_FANOUT~
iGreen[5] => ~NO_FANOUT~
iGreen[6] => ~NO_FANOUT~
iGreen[7] => ~NO_FANOUT~
iGreen[8] => ~NO_FANOUT~
iGreen[9] => ~NO_FANOUT~
iGreen[10] => ~NO_FANOUT~
iGreen[11] => ~NO_FANOUT~
iGS_Data[0] => mux:u0.iGrayScale[0]
iGS_Data[1] => mux:u0.iGrayScale[1]
iGS_Data[2] => mux:u0.iGrayScale[2]
iGS_Data[3] => mux:u0.iGrayScale[3]
iGS_Data[4] => mux:u0.iGrayScale[4]
iGS_Data[5] => mux:u0.iGrayScale[5]
iGS_Data[6] => mux:u0.iGrayScale[6]
iGS_Data[7] => mux:u0.iGrayScale[7]
iGS_Data[8] => mux:u0.iGrayScale[8]
iGS_Data[9] => mux:u0.iGrayScale[9]
iFilter_Data[0] => mux:u0.iFilter_GS[0]
iFilter_Data[1] => mux:u0.iFilter_GS[1]
iFilter_Data[2] => mux:u0.iFilter_GS[2]
iFilter_Data[3] => mux:u0.iFilter_GS[3]
iFilter_Data[4] => mux:u0.iFilter_GS[4]
iFilter_Data[5] => mux:u0.iFilter_GS[5]
iFilter_Data[6] => mux:u0.iFilter_GS[6]
iFilter_Data[7] => mux:u0.iFilter_GS[7]
iFilter_Data[8] => mux:u0.iFilter_GS[8]
iFilter_Data[9] => mux:u0.iFilter_GS[9]
oAns_R[0] <= mux:u0.oAns_R[0]
oAns_R[1] <= mux:u0.oAns_R[1]
oAns_R[2] <= mux:u0.oAns_R[2]
oAns_R[3] <= mux:u0.oAns_R[3]
oAns_R[4] <= mux:u0.oAns_R[4]
oAns_R[5] <= mux:u0.oAns_R[5]
oAns_R[6] <= mux:u0.oAns_R[6]
oAns_R[7] <= mux:u0.oAns_R[7]
oAns_R[8] <= mux:u0.oAns_R[8]
oAns_R[9] <= mux:u0.oAns_R[9]
oAns_B[0] <= mux:u0.oAns_B[0]
oAns_B[1] <= mux:u0.oAns_B[1]
oAns_B[2] <= mux:u0.oAns_B[2]
oAns_B[3] <= mux:u0.oAns_B[3]
oAns_B[4] <= mux:u0.oAns_B[4]
oAns_B[5] <= mux:u0.oAns_B[5]
oAns_B[6] <= mux:u0.oAns_B[6]
oAns_B[7] <= mux:u0.oAns_B[7]
oAns_B[8] <= mux:u0.oAns_B[8]
oAns_B[9] <= mux:u0.oAns_B[9]
oAns_G[0] <= mux:u0.oAns_G[0]
oAns_G[1] <= mux:u0.oAns_G[1]
oAns_G[2] <= mux:u0.oAns_G[2]
oAns_G[3] <= mux:u0.oAns_G[3]
oAns_G[4] <= mux:u0.oAns_G[4]
oAns_G[5] <= mux:u0.oAns_G[5]
oAns_G[6] <= mux:u0.oAns_G[6]
oAns_G[7] <= mux:u0.oAns_G[7]
oAns_G[8] <= mux:u0.oAns_G[8]
oAns_G[9] <= mux:u0.oAns_G[9]
oFilter[0] <= entropy_filter:u2.oFilter[0]
oFilter[1] <= entropy_filter:u2.oFilter[1]
oFilter[2] <= entropy_filter:u2.oFilter[2]
oFilter[3] <= entropy_filter:u2.oFilter[3]
oFilter[4] <= entropy_filter:u2.oFilter[4]
oFilter[5] <= entropy_filter:u2.oFilter[5]
oFilter[6] <= entropy_filter:u2.oFilter[6]
oFilter[7] <= entropy_filter:u2.oFilter[7]
oFilter[8] <= entropy_filter:u2.oFilter[8]
oFilter[9] <= entropy_filter:u2.oFilter[9]


|DE1_D5M|top_mux:u9|mux:u0
iCLK => oAns_G[0]~reg0.CLK
iCLK => oAns_G[1]~reg0.CLK
iCLK => oAns_G[2]~reg0.CLK
iCLK => oAns_G[3]~reg0.CLK
iCLK => oAns_G[4]~reg0.CLK
iCLK => oAns_G[5]~reg0.CLK
iCLK => oAns_G[6]~reg0.CLK
iCLK => oAns_G[7]~reg0.CLK
iCLK => oAns_G[8]~reg0.CLK
iCLK => oAns_G[9]~reg0.CLK
iCLK => oAns_B[0]~reg0.CLK
iCLK => oAns_B[1]~reg0.CLK
iCLK => oAns_B[2]~reg0.CLK
iCLK => oAns_B[3]~reg0.CLK
iCLK => oAns_B[4]~reg0.CLK
iCLK => oAns_B[5]~reg0.CLK
iCLK => oAns_B[6]~reg0.CLK
iCLK => oAns_B[7]~reg0.CLK
iCLK => oAns_B[8]~reg0.CLK
iCLK => oAns_B[9]~reg0.CLK
iCLK => oAns_R[0]~reg0.CLK
iCLK => oAns_R[1]~reg0.CLK
iCLK => oAns_R[2]~reg0.CLK
iCLK => oAns_R[3]~reg0.CLK
iCLK => oAns_R[4]~reg0.CLK
iCLK => oAns_R[5]~reg0.CLK
iCLK => oAns_R[6]~reg0.CLK
iCLK => oAns_R[7]~reg0.CLK
iCLK => oAns_R[8]~reg0.CLK
iCLK => oAns_R[9]~reg0.CLK
iSW1 => process_0.IN0
iSW1 => process_0.IN0
iSW2 => process_0.IN1
iSW2 => process_0.IN1
iHistogram_R[0] => oAns_R.DATAB
iHistogram_R[1] => oAns_R.DATAB
iHistogram_R[2] => oAns_R.DATAB
iHistogram_R[3] => oAns_R.DATAB
iHistogram_R[4] => oAns_R.DATAB
iHistogram_R[5] => oAns_R.DATAB
iHistogram_R[6] => oAns_R.DATAB
iHistogram_R[7] => oAns_R.DATAB
iHistogram_R[8] => oAns_R.DATAB
iHistogram_R[9] => oAns_R.DATAB
iHistogram_B[0] => oAns_B.DATAB
iHistogram_B[1] => oAns_B.DATAB
iHistogram_B[2] => oAns_B.DATAB
iHistogram_B[3] => oAns_B.DATAB
iHistogram_B[4] => oAns_B.DATAB
iHistogram_B[5] => oAns_B.DATAB
iHistogram_B[6] => oAns_B.DATAB
iHistogram_B[7] => oAns_B.DATAB
iHistogram_B[8] => oAns_B.DATAB
iHistogram_B[9] => oAns_B.DATAB
iHistogram_G[0] => oAns_G.DATAB
iHistogram_G[1] => oAns_G.DATAB
iHistogram_G[2] => oAns_G.DATAB
iHistogram_G[3] => oAns_G.DATAB
iHistogram_G[4] => oAns_G.DATAB
iHistogram_G[5] => oAns_G.DATAB
iHistogram_G[6] => oAns_G.DATAB
iHistogram_G[7] => oAns_G.DATAB
iHistogram_G[8] => oAns_G.DATAB
iHistogram_G[9] => oAns_G.DATAB
iFilter_GS[0] => oAns_R.DATAB
iFilter_GS[1] => oAns_R.DATAB
iFilter_GS[2] => oAns_R.DATAB
iFilter_GS[3] => oAns_R.DATAB
iFilter_GS[4] => oAns_R.DATAB
iFilter_GS[5] => oAns_R.DATAB
iFilter_GS[6] => oAns_R.DATAB
iFilter_GS[7] => oAns_R.DATAB
iFilter_GS[8] => oAns_R.DATAB
iFilter_GS[9] => oAns_R.DATAB
iGrayScale[0] => oAns_R.DATAA
iGrayScale[1] => oAns_R.DATAA
iGrayScale[2] => oAns_R.DATAA
iGrayScale[3] => oAns_R.DATAA
iGrayScale[4] => oAns_R.DATAA
iGrayScale[5] => oAns_R.DATAA
iGrayScale[6] => oAns_R.DATAA
iGrayScale[7] => oAns_R.DATAA
iGrayScale[8] => oAns_R.DATAA
iGrayScale[9] => oAns_R.DATAA
oAns_R[0] <= oAns_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[1] <= oAns_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[2] <= oAns_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[3] <= oAns_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[4] <= oAns_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[5] <= oAns_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[6] <= oAns_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[7] <= oAns_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[8] <= oAns_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_R[9] <= oAns_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[0] <= oAns_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[1] <= oAns_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[2] <= oAns_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[3] <= oAns_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[4] <= oAns_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[5] <= oAns_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[6] <= oAns_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[7] <= oAns_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[8] <= oAns_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_B[9] <= oAns_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[0] <= oAns_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[1] <= oAns_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[2] <= oAns_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[3] <= oAns_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[4] <= oAns_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[5] <= oAns_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[6] <= oAns_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[7] <= oAns_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[8] <= oAns_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAns_G[9] <= oAns_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|top_mux:u9|GS_histogram:u1
makeHistogram => B_out[0]~reg0.ENA
makeHistogram => B_out[1]~reg0.ENA
makeHistogram => B_out[2]~reg0.ENA
makeHistogram => B_out[3]~reg0.ENA
makeHistogram => B_out[4]~reg0.ENA
makeHistogram => B_out[5]~reg0.ENA
makeHistogram => B_out[6]~reg0.ENA
makeHistogram => B_out[7]~reg0.ENA
makeHistogram => B_out[8]~reg0.ENA
makeHistogram => B_out[9]~reg0.ENA
makeHistogram => G_out[0]~reg0.ENA
makeHistogram => G_out[1]~reg0.ENA
makeHistogram => G_out[2]~reg0.ENA
makeHistogram => G_out[3]~reg0.ENA
makeHistogram => G_out[4]~reg0.ENA
makeHistogram => G_out[5]~reg0.ENA
makeHistogram => G_out[6]~reg0.ENA
makeHistogram => G_out[7]~reg0.ENA
makeHistogram => G_out[8]~reg0.ENA
makeHistogram => G_out[9]~reg0.ENA
makeHistogram => R_out[0]~reg0.ENA
makeHistogram => R_out[1]~reg0.ENA
makeHistogram => R_out[2]~reg0.ENA
makeHistogram => R_out[3]~reg0.ENA
makeHistogram => R_out[4]~reg0.ENA
makeHistogram => R_out[5]~reg0.ENA
makeHistogram => R_out[6]~reg0.ENA
makeHistogram => R_out[7]~reg0.ENA
makeHistogram => R_out[8]~reg0.ENA
makeHistogram => R_out[9]~reg0.ENA
makeHistogram => row[0].ENA
makeHistogram => row[1].ENA
makeHistogram => row[2].ENA
makeHistogram => row[3].ENA
makeHistogram => row[4].ENA
makeHistogram => row[5].ENA
makeHistogram => row[6].ENA
makeHistogram => row[7].ENA
makeHistogram => row[8].ENA
makeHistogram => row[9].ENA
makeHistogram => col[0].ENA
makeHistogram => col[1].ENA
makeHistogram => col[2].ENA
makeHistogram => col[3].ENA
makeHistogram => col[4].ENA
makeHistogram => col[5].ENA
makeHistogram => col[6].ENA
makeHistogram => col[7].ENA
makeHistogram => col[8].ENA
makeHistogram => col[9].ENA
DVAL => greyHueHistogram[13][3].ENA
DVAL => greyHueHistogram[13][2].ENA
DVAL => greyHueHistogram[13][1].ENA
DVAL => greyHueHistogram[13][0].ENA
DVAL => greyHueHistogram[14][18].ENA
DVAL => greyHueHistogram[14][17].ENA
DVAL => greyHueHistogram[14][16].ENA
DVAL => greyHueHistogram[14][15].ENA
DVAL => greyHueHistogram[14][14].ENA
DVAL => greyHueHistogram[14][13].ENA
DVAL => greyHueHistogram[14][12].ENA
DVAL => greyHueHistogram[14][11].ENA
DVAL => greyHueHistogram[14][10].ENA
DVAL => greyHueHistogram[14][9].ENA
DVAL => greyHueHistogram[14][8].ENA
DVAL => greyHueHistogram[14][7].ENA
DVAL => greyHueHistogram[14][6].ENA
DVAL => greyHueHistogram[14][5].ENA
DVAL => greyHueHistogram[14][4].ENA
DVAL => greyHueHistogram[14][3].ENA
DVAL => greyHueHistogram[14][2].ENA
DVAL => greyHueHistogram[14][1].ENA
DVAL => greyHueHistogram[14][0].ENA
DVAL => greyHueHistogram[15][18].ENA
DVAL => greyHueHistogram[15][17].ENA
DVAL => greyHueHistogram[15][16].ENA
DVAL => greyHueHistogram[15][15].ENA
DVAL => greyHueHistogram[15][14].ENA
DVAL => greyHueHistogram[15][13].ENA
DVAL => greyHueHistogram[15][12].ENA
DVAL => greyHueHistogram[15][11].ENA
DVAL => greyHueHistogram[15][10].ENA
DVAL => greyHueHistogram[15][9].ENA
DVAL => greyHueHistogram[15][8].ENA
DVAL => greyHueHistogram[15][7].ENA
DVAL => greyHueHistogram[15][6].ENA
DVAL => greyHueHistogram[15][5].ENA
DVAL => greyHueHistogram[15][4].ENA
DVAL => greyHueHistogram[15][3].ENA
DVAL => greyHueHistogram[15][2].ENA
DVAL => greyHueHistogram[15][1].ENA
DVAL => greyHueHistogram[15][0].ENA
DVAL => greyHueHistogram[13][4].ENA
DVAL => greyHueHistogram[13][5].ENA
DVAL => greyHueHistogram[13][6].ENA
DVAL => greyHueHistogram[13][7].ENA
DVAL => greyHueHistogram[13][8].ENA
DVAL => greyHueHistogram[13][9].ENA
DVAL => greyHueHistogram[13][10].ENA
DVAL => greyHueHistogram[13][11].ENA
DVAL => greyHueHistogram[13][12].ENA
DVAL => greyHueHistogram[13][13].ENA
DVAL => greyHueHistogram[13][14].ENA
DVAL => greyHueHistogram[13][15].ENA
DVAL => greyHueHistogram[13][16].ENA
DVAL => greyHueHistogram[13][17].ENA
DVAL => greyHueHistogram[13][18].ENA
DVAL => greyHueHistogram[12][0].ENA
DVAL => greyHueHistogram[12][1].ENA
DVAL => greyHueHistogram[12][2].ENA
DVAL => greyHueHistogram[12][3].ENA
DVAL => greyHueHistogram[12][4].ENA
DVAL => greyHueHistogram[12][5].ENA
DVAL => greyHueHistogram[12][6].ENA
DVAL => greyHueHistogram[12][7].ENA
DVAL => greyHueHistogram[12][8].ENA
DVAL => greyHueHistogram[12][9].ENA
DVAL => greyHueHistogram[12][10].ENA
DVAL => greyHueHistogram[12][11].ENA
DVAL => greyHueHistogram[12][12].ENA
DVAL => greyHueHistogram[12][13].ENA
DVAL => greyHueHistogram[12][14].ENA
DVAL => greyHueHistogram[12][15].ENA
DVAL => greyHueHistogram[12][16].ENA
DVAL => greyHueHistogram[12][17].ENA
DVAL => greyHueHistogram[12][18].ENA
DVAL => greyHueHistogram[11][0].ENA
DVAL => greyHueHistogram[11][1].ENA
DVAL => greyHueHistogram[11][2].ENA
DVAL => greyHueHistogram[11][3].ENA
DVAL => greyHueHistogram[11][4].ENA
DVAL => greyHueHistogram[11][5].ENA
DVAL => greyHueHistogram[11][6].ENA
DVAL => greyHueHistogram[11][7].ENA
DVAL => greyHueHistogram[11][8].ENA
DVAL => greyHueHistogram[11][9].ENA
DVAL => greyHueHistogram[11][10].ENA
DVAL => greyHueHistogram[11][11].ENA
DVAL => greyHueHistogram[11][12].ENA
DVAL => greyHueHistogram[11][13].ENA
DVAL => greyHueHistogram[11][14].ENA
DVAL => greyHueHistogram[11][15].ENA
DVAL => greyHueHistogram[11][16].ENA
DVAL => greyHueHistogram[11][17].ENA
DVAL => greyHueHistogram[11][18].ENA
DVAL => greyHueHistogram[10][0].ENA
DVAL => greyHueHistogram[10][1].ENA
DVAL => greyHueHistogram[10][2].ENA
DVAL => greyHueHistogram[10][3].ENA
DVAL => greyHueHistogram[10][4].ENA
DVAL => greyHueHistogram[10][5].ENA
DVAL => greyHueHistogram[10][6].ENA
DVAL => greyHueHistogram[10][7].ENA
DVAL => greyHueHistogram[10][8].ENA
DVAL => greyHueHistogram[10][9].ENA
DVAL => greyHueHistogram[10][10].ENA
DVAL => greyHueHistogram[10][11].ENA
DVAL => greyHueHistogram[10][12].ENA
DVAL => greyHueHistogram[10][13].ENA
DVAL => greyHueHistogram[10][14].ENA
DVAL => greyHueHistogram[10][15].ENA
DVAL => greyHueHistogram[10][16].ENA
DVAL => greyHueHistogram[10][17].ENA
DVAL => greyHueHistogram[10][18].ENA
DVAL => greyHueHistogram[9][0].ENA
DVAL => greyHueHistogram[9][1].ENA
DVAL => greyHueHistogram[9][2].ENA
DVAL => greyHueHistogram[9][3].ENA
DVAL => greyHueHistogram[9][4].ENA
DVAL => greyHueHistogram[9][5].ENA
DVAL => greyHueHistogram[9][6].ENA
DVAL => greyHueHistogram[9][7].ENA
DVAL => greyHueHistogram[9][8].ENA
DVAL => greyHueHistogram[9][9].ENA
DVAL => greyHueHistogram[9][10].ENA
DVAL => greyHueHistogram[9][11].ENA
DVAL => greyHueHistogram[9][12].ENA
DVAL => greyHueHistogram[9][13].ENA
DVAL => greyHueHistogram[9][14].ENA
DVAL => greyHueHistogram[9][15].ENA
DVAL => greyHueHistogram[9][16].ENA
DVAL => greyHueHistogram[9][17].ENA
DVAL => greyHueHistogram[9][18].ENA
DVAL => greyHueHistogram[8][0].ENA
DVAL => greyHueHistogram[8][1].ENA
DVAL => greyHueHistogram[8][2].ENA
DVAL => greyHueHistogram[8][3].ENA
DVAL => greyHueHistogram[8][4].ENA
DVAL => greyHueHistogram[8][5].ENA
DVAL => greyHueHistogram[8][6].ENA
DVAL => greyHueHistogram[8][7].ENA
DVAL => greyHueHistogram[8][8].ENA
DVAL => greyHueHistogram[8][9].ENA
DVAL => greyHueHistogram[8][10].ENA
DVAL => greyHueHistogram[8][11].ENA
DVAL => greyHueHistogram[8][12].ENA
DVAL => greyHueHistogram[8][13].ENA
DVAL => greyHueHistogram[8][14].ENA
DVAL => greyHueHistogram[8][15].ENA
DVAL => greyHueHistogram[8][16].ENA
DVAL => greyHueHistogram[8][17].ENA
DVAL => greyHueHistogram[8][18].ENA
DVAL => greyHueHistogram[7][0].ENA
DVAL => greyHueHistogram[7][1].ENA
DVAL => greyHueHistogram[7][2].ENA
DVAL => greyHueHistogram[7][3].ENA
DVAL => greyHueHistogram[7][4].ENA
DVAL => greyHueHistogram[7][5].ENA
DVAL => greyHueHistogram[7][6].ENA
DVAL => greyHueHistogram[7][7].ENA
DVAL => greyHueHistogram[7][8].ENA
DVAL => greyHueHistogram[7][9].ENA
DVAL => greyHueHistogram[7][10].ENA
DVAL => greyHueHistogram[7][11].ENA
DVAL => greyHueHistogram[7][12].ENA
DVAL => greyHueHistogram[7][13].ENA
DVAL => greyHueHistogram[7][14].ENA
DVAL => greyHueHistogram[7][15].ENA
DVAL => greyHueHistogram[7][16].ENA
DVAL => greyHueHistogram[7][17].ENA
DVAL => greyHueHistogram[7][18].ENA
DVAL => greyHueHistogram[6][0].ENA
DVAL => greyHueHistogram[6][1].ENA
DVAL => greyHueHistogram[6][2].ENA
DVAL => greyHueHistogram[6][3].ENA
DVAL => greyHueHistogram[6][4].ENA
DVAL => greyHueHistogram[6][5].ENA
DVAL => greyHueHistogram[6][6].ENA
DVAL => greyHueHistogram[6][7].ENA
DVAL => greyHueHistogram[6][8].ENA
DVAL => greyHueHistogram[6][9].ENA
DVAL => greyHueHistogram[6][10].ENA
DVAL => greyHueHistogram[6][11].ENA
DVAL => greyHueHistogram[6][12].ENA
DVAL => greyHueHistogram[6][13].ENA
DVAL => greyHueHistogram[6][14].ENA
DVAL => greyHueHistogram[6][15].ENA
DVAL => greyHueHistogram[6][16].ENA
DVAL => greyHueHistogram[6][17].ENA
DVAL => greyHueHistogram[6][18].ENA
DVAL => greyHueHistogram[5][0].ENA
DVAL => greyHueHistogram[5][1].ENA
DVAL => greyHueHistogram[5][2].ENA
DVAL => greyHueHistogram[5][3].ENA
DVAL => greyHueHistogram[5][4].ENA
DVAL => greyHueHistogram[5][5].ENA
DVAL => greyHueHistogram[5][6].ENA
DVAL => greyHueHistogram[5][7].ENA
DVAL => greyHueHistogram[5][8].ENA
DVAL => greyHueHistogram[5][9].ENA
DVAL => greyHueHistogram[5][10].ENA
DVAL => greyHueHistogram[5][11].ENA
DVAL => greyHueHistogram[5][12].ENA
DVAL => greyHueHistogram[5][13].ENA
DVAL => greyHueHistogram[5][14].ENA
DVAL => greyHueHistogram[5][15].ENA
DVAL => greyHueHistogram[5][16].ENA
DVAL => greyHueHistogram[5][17].ENA
DVAL => greyHueHistogram[5][18].ENA
DVAL => greyHueHistogram[4][0].ENA
DVAL => greyHueHistogram[4][1].ENA
DVAL => greyHueHistogram[4][2].ENA
DVAL => greyHueHistogram[4][3].ENA
DVAL => greyHueHistogram[4][4].ENA
DVAL => greyHueHistogram[4][5].ENA
DVAL => greyHueHistogram[4][6].ENA
DVAL => greyHueHistogram[4][7].ENA
DVAL => greyHueHistogram[4][8].ENA
DVAL => greyHueHistogram[4][9].ENA
DVAL => greyHueHistogram[4][10].ENA
DVAL => greyHueHistogram[4][11].ENA
DVAL => greyHueHistogram[4][12].ENA
DVAL => greyHueHistogram[4][13].ENA
DVAL => greyHueHistogram[4][14].ENA
DVAL => greyHueHistogram[4][15].ENA
DVAL => greyHueHistogram[4][16].ENA
DVAL => greyHueHistogram[4][17].ENA
DVAL => greyHueHistogram[4][18].ENA
DVAL => greyHueHistogram[3][0].ENA
DVAL => greyHueHistogram[3][1].ENA
DVAL => greyHueHistogram[3][2].ENA
DVAL => greyHueHistogram[3][3].ENA
DVAL => greyHueHistogram[3][4].ENA
DVAL => greyHueHistogram[3][5].ENA
DVAL => greyHueHistogram[3][6].ENA
DVAL => greyHueHistogram[3][7].ENA
DVAL => greyHueHistogram[3][8].ENA
DVAL => greyHueHistogram[3][9].ENA
DVAL => greyHueHistogram[3][10].ENA
DVAL => greyHueHistogram[3][11].ENA
DVAL => greyHueHistogram[3][12].ENA
DVAL => greyHueHistogram[3][13].ENA
DVAL => greyHueHistogram[3][14].ENA
DVAL => greyHueHistogram[3][15].ENA
DVAL => greyHueHistogram[3][16].ENA
DVAL => greyHueHistogram[3][17].ENA
DVAL => greyHueHistogram[3][18].ENA
DVAL => greyHueHistogram[2][0].ENA
DVAL => greyHueHistogram[2][1].ENA
DVAL => greyHueHistogram[2][2].ENA
DVAL => greyHueHistogram[2][3].ENA
DVAL => greyHueHistogram[2][4].ENA
DVAL => greyHueHistogram[2][5].ENA
DVAL => greyHueHistogram[2][6].ENA
DVAL => greyHueHistogram[2][7].ENA
DVAL => greyHueHistogram[2][8].ENA
DVAL => greyHueHistogram[2][9].ENA
DVAL => greyHueHistogram[2][10].ENA
DVAL => greyHueHistogram[2][11].ENA
DVAL => greyHueHistogram[2][12].ENA
DVAL => greyHueHistogram[2][13].ENA
DVAL => greyHueHistogram[2][14].ENA
DVAL => greyHueHistogram[2][15].ENA
DVAL => greyHueHistogram[2][16].ENA
DVAL => greyHueHistogram[2][17].ENA
DVAL => greyHueHistogram[2][18].ENA
DVAL => greyHueHistogram[1][0].ENA
DVAL => greyHueHistogram[1][1].ENA
DVAL => greyHueHistogram[1][2].ENA
DVAL => greyHueHistogram[1][3].ENA
DVAL => greyHueHistogram[1][4].ENA
DVAL => greyHueHistogram[1][5].ENA
DVAL => greyHueHistogram[1][6].ENA
DVAL => greyHueHistogram[1][7].ENA
DVAL => greyHueHistogram[1][8].ENA
DVAL => greyHueHistogram[1][9].ENA
DVAL => greyHueHistogram[1][10].ENA
DVAL => greyHueHistogram[1][11].ENA
DVAL => greyHueHistogram[1][12].ENA
DVAL => greyHueHistogram[1][13].ENA
DVAL => greyHueHistogram[1][14].ENA
DVAL => greyHueHistogram[1][15].ENA
DVAL => greyHueHistogram[1][16].ENA
DVAL => greyHueHistogram[1][17].ENA
DVAL => greyHueHistogram[1][18].ENA
DVAL => greyHueHistogram[0][0].ENA
DVAL => greyHueHistogram[0][1].ENA
DVAL => greyHueHistogram[0][2].ENA
DVAL => greyHueHistogram[0][3].ENA
DVAL => greyHueHistogram[0][4].ENA
DVAL => greyHueHistogram[0][5].ENA
DVAL => greyHueHistogram[0][6].ENA
DVAL => greyHueHistogram[0][7].ENA
DVAL => greyHueHistogram[0][8].ENA
DVAL => greyHueHistogram[0][9].ENA
DVAL => greyHueHistogram[0][10].ENA
DVAL => greyHueHistogram[0][11].ENA
DVAL => greyHueHistogram[0][12].ENA
DVAL => greyHueHistogram[0][13].ENA
DVAL => greyHueHistogram[0][14].ENA
DVAL => greyHueHistogram[0][15].ENA
DVAL => greyHueHistogram[0][16].ENA
DVAL => greyHueHistogram[0][17].ENA
DVAL => greyHueHistogram[0][18].ENA
DVAL => greyHueCounters[15][0].ENA
DVAL => greyHueCounters[15][1].ENA
DVAL => greyHueCounters[15][2].ENA
DVAL => greyHueCounters[15][3].ENA
DVAL => greyHueCounters[15][4].ENA
DVAL => greyHueCounters[15][5].ENA
DVAL => greyHueCounters[15][6].ENA
DVAL => greyHueCounters[15][7].ENA
DVAL => greyHueCounters[15][8].ENA
DVAL => greyHueCounters[15][9].ENA
DVAL => greyHueCounters[15][10].ENA
DVAL => greyHueCounters[15][11].ENA
DVAL => greyHueCounters[15][12].ENA
DVAL => greyHueCounters[15][13].ENA
DVAL => greyHueCounters[15][14].ENA
DVAL => greyHueCounters[15][15].ENA
DVAL => greyHueCounters[15][16].ENA
DVAL => greyHueCounters[15][17].ENA
DVAL => greyHueCounters[15][18].ENA
DVAL => greyHueCounters[14][0].ENA
DVAL => greyHueCounters[14][1].ENA
DVAL => greyHueCounters[14][2].ENA
DVAL => greyHueCounters[14][3].ENA
DVAL => greyHueCounters[14][4].ENA
DVAL => greyHueCounters[14][5].ENA
DVAL => greyHueCounters[14][6].ENA
DVAL => greyHueCounters[14][7].ENA
DVAL => greyHueCounters[14][8].ENA
DVAL => greyHueCounters[14][9].ENA
DVAL => greyHueCounters[14][10].ENA
DVAL => greyHueCounters[14][11].ENA
DVAL => greyHueCounters[14][12].ENA
DVAL => greyHueCounters[14][13].ENA
DVAL => greyHueCounters[14][14].ENA
DVAL => greyHueCounters[14][15].ENA
DVAL => greyHueCounters[14][16].ENA
DVAL => greyHueCounters[14][17].ENA
DVAL => greyHueCounters[14][18].ENA
DVAL => greyHueCounters[13][0].ENA
DVAL => greyHueCounters[13][1].ENA
DVAL => greyHueCounters[13][2].ENA
DVAL => greyHueCounters[13][3].ENA
DVAL => greyHueCounters[13][4].ENA
DVAL => greyHueCounters[13][5].ENA
DVAL => greyHueCounters[13][6].ENA
DVAL => greyHueCounters[13][7].ENA
DVAL => greyHueCounters[13][8].ENA
DVAL => greyHueCounters[13][9].ENA
DVAL => greyHueCounters[13][10].ENA
DVAL => greyHueCounters[13][11].ENA
DVAL => greyHueCounters[13][12].ENA
DVAL => greyHueCounters[13][13].ENA
DVAL => greyHueCounters[13][14].ENA
DVAL => greyHueCounters[13][15].ENA
DVAL => greyHueCounters[13][16].ENA
DVAL => greyHueCounters[13][17].ENA
DVAL => greyHueCounters[13][18].ENA
DVAL => greyHueCounters[12][0].ENA
DVAL => greyHueCounters[12][1].ENA
DVAL => greyHueCounters[12][2].ENA
DVAL => greyHueCounters[12][3].ENA
DVAL => greyHueCounters[12][4].ENA
DVAL => greyHueCounters[12][5].ENA
DVAL => greyHueCounters[12][6].ENA
DVAL => greyHueCounters[12][7].ENA
DVAL => greyHueCounters[12][8].ENA
DVAL => greyHueCounters[12][9].ENA
DVAL => greyHueCounters[12][10].ENA
DVAL => greyHueCounters[12][11].ENA
DVAL => greyHueCounters[12][12].ENA
DVAL => greyHueCounters[12][13].ENA
DVAL => greyHueCounters[12][14].ENA
DVAL => greyHueCounters[12][15].ENA
DVAL => greyHueCounters[12][16].ENA
DVAL => greyHueCounters[12][17].ENA
DVAL => greyHueCounters[12][18].ENA
DVAL => greyHueCounters[11][0].ENA
DVAL => greyHueCounters[11][1].ENA
DVAL => greyHueCounters[11][2].ENA
DVAL => greyHueCounters[11][3].ENA
DVAL => greyHueCounters[11][4].ENA
DVAL => greyHueCounters[11][5].ENA
DVAL => greyHueCounters[11][6].ENA
DVAL => greyHueCounters[11][7].ENA
DVAL => greyHueCounters[11][8].ENA
DVAL => greyHueCounters[11][9].ENA
DVAL => greyHueCounters[11][10].ENA
DVAL => greyHueCounters[11][11].ENA
DVAL => greyHueCounters[11][12].ENA
DVAL => greyHueCounters[11][13].ENA
DVAL => greyHueCounters[11][14].ENA
DVAL => greyHueCounters[11][15].ENA
DVAL => greyHueCounters[11][16].ENA
DVAL => greyHueCounters[11][17].ENA
DVAL => greyHueCounters[11][18].ENA
DVAL => greyHueCounters[10][0].ENA
DVAL => greyHueCounters[10][1].ENA
DVAL => greyHueCounters[10][2].ENA
DVAL => greyHueCounters[10][3].ENA
DVAL => greyHueCounters[10][4].ENA
DVAL => greyHueCounters[10][5].ENA
DVAL => greyHueCounters[10][6].ENA
DVAL => greyHueCounters[10][7].ENA
DVAL => greyHueCounters[10][8].ENA
DVAL => greyHueCounters[10][9].ENA
DVAL => greyHueCounters[10][10].ENA
DVAL => greyHueCounters[10][11].ENA
DVAL => greyHueCounters[10][12].ENA
DVAL => greyHueCounters[10][13].ENA
DVAL => greyHueCounters[10][14].ENA
DVAL => greyHueCounters[10][15].ENA
DVAL => greyHueCounters[10][16].ENA
DVAL => greyHueCounters[10][17].ENA
DVAL => greyHueCounters[10][18].ENA
DVAL => greyHueCounters[9][0].ENA
DVAL => greyHueCounters[9][1].ENA
DVAL => greyHueCounters[9][2].ENA
DVAL => greyHueCounters[9][3].ENA
DVAL => greyHueCounters[9][4].ENA
DVAL => greyHueCounters[9][5].ENA
DVAL => greyHueCounters[9][6].ENA
DVAL => greyHueCounters[9][7].ENA
DVAL => greyHueCounters[9][8].ENA
DVAL => greyHueCounters[9][9].ENA
DVAL => greyHueCounters[9][10].ENA
DVAL => greyHueCounters[9][11].ENA
DVAL => greyHueCounters[9][12].ENA
DVAL => greyHueCounters[9][13].ENA
DVAL => greyHueCounters[9][14].ENA
DVAL => greyHueCounters[9][15].ENA
DVAL => greyHueCounters[9][16].ENA
DVAL => greyHueCounters[9][17].ENA
DVAL => greyHueCounters[9][18].ENA
DVAL => greyHueCounters[8][0].ENA
DVAL => greyHueCounters[8][1].ENA
DVAL => greyHueCounters[8][2].ENA
DVAL => greyHueCounters[8][3].ENA
DVAL => greyHueCounters[8][4].ENA
DVAL => greyHueCounters[8][5].ENA
DVAL => greyHueCounters[8][6].ENA
DVAL => greyHueCounters[8][7].ENA
DVAL => greyHueCounters[8][8].ENA
DVAL => greyHueCounters[8][9].ENA
DVAL => greyHueCounters[8][10].ENA
DVAL => greyHueCounters[8][11].ENA
DVAL => greyHueCounters[8][12].ENA
DVAL => greyHueCounters[8][13].ENA
DVAL => greyHueCounters[8][14].ENA
DVAL => greyHueCounters[8][15].ENA
DVAL => greyHueCounters[8][16].ENA
DVAL => greyHueCounters[8][17].ENA
DVAL => greyHueCounters[8][18].ENA
DVAL => greyHueCounters[7][0].ENA
DVAL => greyHueCounters[7][1].ENA
DVAL => greyHueCounters[7][2].ENA
DVAL => greyHueCounters[7][3].ENA
DVAL => greyHueCounters[7][4].ENA
DVAL => greyHueCounters[7][5].ENA
DVAL => greyHueCounters[7][6].ENA
DVAL => greyHueCounters[7][7].ENA
DVAL => greyHueCounters[7][8].ENA
DVAL => greyHueCounters[7][9].ENA
DVAL => greyHueCounters[7][10].ENA
DVAL => greyHueCounters[7][11].ENA
DVAL => greyHueCounters[7][12].ENA
DVAL => greyHueCounters[7][13].ENA
DVAL => greyHueCounters[7][14].ENA
DVAL => greyHueCounters[7][15].ENA
DVAL => greyHueCounters[7][16].ENA
DVAL => greyHueCounters[7][17].ENA
DVAL => greyHueCounters[7][18].ENA
DVAL => greyHueCounters[6][0].ENA
DVAL => greyHueCounters[6][1].ENA
DVAL => greyHueCounters[6][2].ENA
DVAL => greyHueCounters[6][3].ENA
DVAL => greyHueCounters[6][4].ENA
DVAL => greyHueCounters[6][5].ENA
DVAL => greyHueCounters[6][6].ENA
DVAL => greyHueCounters[6][7].ENA
DVAL => greyHueCounters[6][8].ENA
DVAL => greyHueCounters[6][9].ENA
DVAL => greyHueCounters[6][10].ENA
DVAL => greyHueCounters[6][11].ENA
DVAL => greyHueCounters[6][12].ENA
DVAL => greyHueCounters[6][13].ENA
DVAL => greyHueCounters[6][14].ENA
DVAL => greyHueCounters[6][15].ENA
DVAL => greyHueCounters[6][16].ENA
DVAL => greyHueCounters[6][17].ENA
DVAL => greyHueCounters[6][18].ENA
DVAL => greyHueCounters[5][0].ENA
DVAL => greyHueCounters[5][1].ENA
DVAL => greyHueCounters[5][2].ENA
DVAL => greyHueCounters[5][3].ENA
DVAL => greyHueCounters[5][4].ENA
DVAL => greyHueCounters[5][5].ENA
DVAL => greyHueCounters[5][6].ENA
DVAL => greyHueCounters[5][7].ENA
DVAL => greyHueCounters[5][8].ENA
DVAL => greyHueCounters[5][9].ENA
DVAL => greyHueCounters[5][10].ENA
DVAL => greyHueCounters[5][11].ENA
DVAL => greyHueCounters[5][12].ENA
DVAL => greyHueCounters[5][13].ENA
DVAL => greyHueCounters[5][14].ENA
DVAL => greyHueCounters[5][15].ENA
DVAL => greyHueCounters[5][16].ENA
DVAL => greyHueCounters[5][17].ENA
DVAL => greyHueCounters[5][18].ENA
DVAL => greyHueCounters[4][0].ENA
DVAL => greyHueCounters[4][1].ENA
DVAL => greyHueCounters[4][2].ENA
DVAL => greyHueCounters[4][3].ENA
DVAL => greyHueCounters[4][4].ENA
DVAL => greyHueCounters[4][5].ENA
DVAL => greyHueCounters[4][6].ENA
DVAL => greyHueCounters[4][7].ENA
DVAL => greyHueCounters[4][8].ENA
DVAL => greyHueCounters[4][9].ENA
DVAL => greyHueCounters[4][10].ENA
DVAL => greyHueCounters[4][11].ENA
DVAL => greyHueCounters[4][12].ENA
DVAL => greyHueCounters[4][13].ENA
DVAL => greyHueCounters[4][14].ENA
DVAL => greyHueCounters[4][15].ENA
DVAL => greyHueCounters[4][16].ENA
DVAL => greyHueCounters[4][17].ENA
DVAL => greyHueCounters[4][18].ENA
DVAL => greyHueCounters[3][0].ENA
DVAL => greyHueCounters[3][1].ENA
DVAL => greyHueCounters[3][2].ENA
DVAL => greyHueCounters[3][3].ENA
DVAL => greyHueCounters[3][4].ENA
DVAL => greyHueCounters[3][5].ENA
DVAL => greyHueCounters[3][6].ENA
DVAL => greyHueCounters[3][7].ENA
DVAL => greyHueCounters[3][8].ENA
DVAL => greyHueCounters[3][9].ENA
DVAL => greyHueCounters[3][10].ENA
DVAL => greyHueCounters[3][11].ENA
DVAL => greyHueCounters[3][12].ENA
DVAL => greyHueCounters[3][13].ENA
DVAL => greyHueCounters[3][14].ENA
DVAL => greyHueCounters[3][15].ENA
DVAL => greyHueCounters[3][16].ENA
DVAL => greyHueCounters[3][17].ENA
DVAL => greyHueCounters[3][18].ENA
DVAL => greyHueCounters[2][0].ENA
DVAL => greyHueCounters[2][1].ENA
DVAL => greyHueCounters[2][2].ENA
DVAL => greyHueCounters[2][3].ENA
DVAL => greyHueCounters[2][4].ENA
DVAL => greyHueCounters[2][5].ENA
DVAL => greyHueCounters[2][6].ENA
DVAL => greyHueCounters[2][7].ENA
DVAL => greyHueCounters[2][8].ENA
DVAL => greyHueCounters[2][9].ENA
DVAL => greyHueCounters[2][10].ENA
DVAL => greyHueCounters[2][11].ENA
DVAL => greyHueCounters[2][12].ENA
DVAL => greyHueCounters[2][13].ENA
DVAL => greyHueCounters[2][14].ENA
DVAL => greyHueCounters[2][15].ENA
DVAL => greyHueCounters[2][16].ENA
DVAL => greyHueCounters[2][17].ENA
DVAL => greyHueCounters[2][18].ENA
DVAL => greyHueCounters[1][0].ENA
DVAL => greyHueCounters[1][1].ENA
DVAL => greyHueCounters[1][2].ENA
DVAL => greyHueCounters[1][3].ENA
DVAL => greyHueCounters[1][4].ENA
DVAL => greyHueCounters[1][5].ENA
DVAL => greyHueCounters[1][6].ENA
DVAL => greyHueCounters[1][7].ENA
DVAL => greyHueCounters[1][8].ENA
DVAL => greyHueCounters[1][9].ENA
DVAL => greyHueCounters[1][10].ENA
DVAL => greyHueCounters[1][11].ENA
DVAL => greyHueCounters[1][12].ENA
DVAL => greyHueCounters[1][13].ENA
DVAL => greyHueCounters[1][14].ENA
DVAL => greyHueCounters[1][15].ENA
DVAL => greyHueCounters[1][16].ENA
DVAL => greyHueCounters[1][17].ENA
DVAL => greyHueCounters[1][18].ENA
DVAL => greyHueCounters[0][0].ENA
DVAL => greyHueCounters[0][1].ENA
DVAL => greyHueCounters[0][2].ENA
DVAL => greyHueCounters[0][3].ENA
DVAL => greyHueCounters[0][4].ENA
DVAL => greyHueCounters[0][5].ENA
DVAL => greyHueCounters[0][6].ENA
DVAL => greyHueCounters[0][7].ENA
DVAL => greyHueCounters[0][8].ENA
DVAL => greyHueCounters[0][9].ENA
DVAL => greyHueCounters[0][10].ENA
DVAL => greyHueCounters[0][11].ENA
DVAL => greyHueCounters[0][12].ENA
DVAL => greyHueCounters[0][13].ENA
DVAL => greyHueCounters[0][14].ENA
DVAL => greyHueCounters[0][15].ENA
DVAL => greyHueCounters[0][16].ENA
DVAL => greyHueCounters[0][17].ENA
DVAL => greyHueCounters[0][18].ENA
Rclk => B_out[0]~reg0.CLK
Rclk => B_out[1]~reg0.CLK
Rclk => B_out[2]~reg0.CLK
Rclk => B_out[3]~reg0.CLK
Rclk => B_out[4]~reg0.CLK
Rclk => B_out[5]~reg0.CLK
Rclk => B_out[6]~reg0.CLK
Rclk => B_out[7]~reg0.CLK
Rclk => B_out[8]~reg0.CLK
Rclk => B_out[9]~reg0.CLK
Rclk => G_out[0]~reg0.CLK
Rclk => G_out[1]~reg0.CLK
Rclk => G_out[2]~reg0.CLK
Rclk => G_out[3]~reg0.CLK
Rclk => G_out[4]~reg0.CLK
Rclk => G_out[5]~reg0.CLK
Rclk => G_out[6]~reg0.CLK
Rclk => G_out[7]~reg0.CLK
Rclk => G_out[8]~reg0.CLK
Rclk => G_out[9]~reg0.CLK
Rclk => R_out[0]~reg0.CLK
Rclk => R_out[1]~reg0.CLK
Rclk => R_out[2]~reg0.CLK
Rclk => R_out[3]~reg0.CLK
Rclk => R_out[4]~reg0.CLK
Rclk => R_out[5]~reg0.CLK
Rclk => R_out[6]~reg0.CLK
Rclk => R_out[7]~reg0.CLK
Rclk => R_out[8]~reg0.CLK
Rclk => R_out[9]~reg0.CLK
Rclk => row[0].CLK
Rclk => row[1].CLK
Rclk => row[2].CLK
Rclk => row[3].CLK
Rclk => row[4].CLK
Rclk => row[5].CLK
Rclk => row[6].CLK
Rclk => row[7].CLK
Rclk => row[8].CLK
Rclk => row[9].CLK
Rclk => col[0].CLK
Rclk => col[1].CLK
Rclk => col[2].CLK
Rclk => col[3].CLK
Rclk => col[4].CLK
Rclk => col[5].CLK
Rclk => col[6].CLK
Rclk => col[7].CLK
Rclk => col[8].CLK
Rclk => col[9].CLK
Wclk => greyHueHistogram[15][0].CLK
Wclk => greyHueHistogram[15][1].CLK
Wclk => greyHueHistogram[15][2].CLK
Wclk => greyHueHistogram[15][3].CLK
Wclk => greyHueHistogram[15][4].CLK
Wclk => greyHueHistogram[15][5].CLK
Wclk => greyHueHistogram[15][6].CLK
Wclk => greyHueHistogram[15][7].CLK
Wclk => greyHueHistogram[15][8].CLK
Wclk => greyHueHistogram[15][9].CLK
Wclk => greyHueHistogram[15][10].CLK
Wclk => greyHueHistogram[15][11].CLK
Wclk => greyHueHistogram[15][12].CLK
Wclk => greyHueHistogram[15][13].CLK
Wclk => greyHueHistogram[15][14].CLK
Wclk => greyHueHistogram[15][15].CLK
Wclk => greyHueHistogram[15][16].CLK
Wclk => greyHueHistogram[15][17].CLK
Wclk => greyHueHistogram[15][18].CLK
Wclk => greyHueHistogram[14][0].CLK
Wclk => greyHueHistogram[14][1].CLK
Wclk => greyHueHistogram[14][2].CLK
Wclk => greyHueHistogram[14][3].CLK
Wclk => greyHueHistogram[14][4].CLK
Wclk => greyHueHistogram[14][5].CLK
Wclk => greyHueHistogram[14][6].CLK
Wclk => greyHueHistogram[14][7].CLK
Wclk => greyHueHistogram[14][8].CLK
Wclk => greyHueHistogram[14][9].CLK
Wclk => greyHueHistogram[14][10].CLK
Wclk => greyHueHistogram[14][11].CLK
Wclk => greyHueHistogram[14][12].CLK
Wclk => greyHueHistogram[14][13].CLK
Wclk => greyHueHistogram[14][14].CLK
Wclk => greyHueHistogram[14][15].CLK
Wclk => greyHueHistogram[14][16].CLK
Wclk => greyHueHistogram[14][17].CLK
Wclk => greyHueHistogram[14][18].CLK
Wclk => greyHueHistogram[13][0].CLK
Wclk => greyHueHistogram[13][1].CLK
Wclk => greyHueHistogram[13][2].CLK
Wclk => greyHueHistogram[13][3].CLK
Wclk => greyHueHistogram[13][4].CLK
Wclk => greyHueHistogram[13][5].CLK
Wclk => greyHueHistogram[13][6].CLK
Wclk => greyHueHistogram[13][7].CLK
Wclk => greyHueHistogram[13][8].CLK
Wclk => greyHueHistogram[13][9].CLK
Wclk => greyHueHistogram[13][10].CLK
Wclk => greyHueHistogram[13][11].CLK
Wclk => greyHueHistogram[13][12].CLK
Wclk => greyHueHistogram[13][13].CLK
Wclk => greyHueHistogram[13][14].CLK
Wclk => greyHueHistogram[13][15].CLK
Wclk => greyHueHistogram[13][16].CLK
Wclk => greyHueHistogram[13][17].CLK
Wclk => greyHueHistogram[13][18].CLK
Wclk => greyHueHistogram[12][0].CLK
Wclk => greyHueHistogram[12][1].CLK
Wclk => greyHueHistogram[12][2].CLK
Wclk => greyHueHistogram[12][3].CLK
Wclk => greyHueHistogram[12][4].CLK
Wclk => greyHueHistogram[12][5].CLK
Wclk => greyHueHistogram[12][6].CLK
Wclk => greyHueHistogram[12][7].CLK
Wclk => greyHueHistogram[12][8].CLK
Wclk => greyHueHistogram[12][9].CLK
Wclk => greyHueHistogram[12][10].CLK
Wclk => greyHueHistogram[12][11].CLK
Wclk => greyHueHistogram[12][12].CLK
Wclk => greyHueHistogram[12][13].CLK
Wclk => greyHueHistogram[12][14].CLK
Wclk => greyHueHistogram[12][15].CLK
Wclk => greyHueHistogram[12][16].CLK
Wclk => greyHueHistogram[12][17].CLK
Wclk => greyHueHistogram[12][18].CLK
Wclk => greyHueHistogram[11][0].CLK
Wclk => greyHueHistogram[11][1].CLK
Wclk => greyHueHistogram[11][2].CLK
Wclk => greyHueHistogram[11][3].CLK
Wclk => greyHueHistogram[11][4].CLK
Wclk => greyHueHistogram[11][5].CLK
Wclk => greyHueHistogram[11][6].CLK
Wclk => greyHueHistogram[11][7].CLK
Wclk => greyHueHistogram[11][8].CLK
Wclk => greyHueHistogram[11][9].CLK
Wclk => greyHueHistogram[11][10].CLK
Wclk => greyHueHistogram[11][11].CLK
Wclk => greyHueHistogram[11][12].CLK
Wclk => greyHueHistogram[11][13].CLK
Wclk => greyHueHistogram[11][14].CLK
Wclk => greyHueHistogram[11][15].CLK
Wclk => greyHueHistogram[11][16].CLK
Wclk => greyHueHistogram[11][17].CLK
Wclk => greyHueHistogram[11][18].CLK
Wclk => greyHueHistogram[10][0].CLK
Wclk => greyHueHistogram[10][1].CLK
Wclk => greyHueHistogram[10][2].CLK
Wclk => greyHueHistogram[10][3].CLK
Wclk => greyHueHistogram[10][4].CLK
Wclk => greyHueHistogram[10][5].CLK
Wclk => greyHueHistogram[10][6].CLK
Wclk => greyHueHistogram[10][7].CLK
Wclk => greyHueHistogram[10][8].CLK
Wclk => greyHueHistogram[10][9].CLK
Wclk => greyHueHistogram[10][10].CLK
Wclk => greyHueHistogram[10][11].CLK
Wclk => greyHueHistogram[10][12].CLK
Wclk => greyHueHistogram[10][13].CLK
Wclk => greyHueHistogram[10][14].CLK
Wclk => greyHueHistogram[10][15].CLK
Wclk => greyHueHistogram[10][16].CLK
Wclk => greyHueHistogram[10][17].CLK
Wclk => greyHueHistogram[10][18].CLK
Wclk => greyHueHistogram[9][0].CLK
Wclk => greyHueHistogram[9][1].CLK
Wclk => greyHueHistogram[9][2].CLK
Wclk => greyHueHistogram[9][3].CLK
Wclk => greyHueHistogram[9][4].CLK
Wclk => greyHueHistogram[9][5].CLK
Wclk => greyHueHistogram[9][6].CLK
Wclk => greyHueHistogram[9][7].CLK
Wclk => greyHueHistogram[9][8].CLK
Wclk => greyHueHistogram[9][9].CLK
Wclk => greyHueHistogram[9][10].CLK
Wclk => greyHueHistogram[9][11].CLK
Wclk => greyHueHistogram[9][12].CLK
Wclk => greyHueHistogram[9][13].CLK
Wclk => greyHueHistogram[9][14].CLK
Wclk => greyHueHistogram[9][15].CLK
Wclk => greyHueHistogram[9][16].CLK
Wclk => greyHueHistogram[9][17].CLK
Wclk => greyHueHistogram[9][18].CLK
Wclk => greyHueHistogram[8][0].CLK
Wclk => greyHueHistogram[8][1].CLK
Wclk => greyHueHistogram[8][2].CLK
Wclk => greyHueHistogram[8][3].CLK
Wclk => greyHueHistogram[8][4].CLK
Wclk => greyHueHistogram[8][5].CLK
Wclk => greyHueHistogram[8][6].CLK
Wclk => greyHueHistogram[8][7].CLK
Wclk => greyHueHistogram[8][8].CLK
Wclk => greyHueHistogram[8][9].CLK
Wclk => greyHueHistogram[8][10].CLK
Wclk => greyHueHistogram[8][11].CLK
Wclk => greyHueHistogram[8][12].CLK
Wclk => greyHueHistogram[8][13].CLK
Wclk => greyHueHistogram[8][14].CLK
Wclk => greyHueHistogram[8][15].CLK
Wclk => greyHueHistogram[8][16].CLK
Wclk => greyHueHistogram[8][17].CLK
Wclk => greyHueHistogram[8][18].CLK
Wclk => greyHueHistogram[7][0].CLK
Wclk => greyHueHistogram[7][1].CLK
Wclk => greyHueHistogram[7][2].CLK
Wclk => greyHueHistogram[7][3].CLK
Wclk => greyHueHistogram[7][4].CLK
Wclk => greyHueHistogram[7][5].CLK
Wclk => greyHueHistogram[7][6].CLK
Wclk => greyHueHistogram[7][7].CLK
Wclk => greyHueHistogram[7][8].CLK
Wclk => greyHueHistogram[7][9].CLK
Wclk => greyHueHistogram[7][10].CLK
Wclk => greyHueHistogram[7][11].CLK
Wclk => greyHueHistogram[7][12].CLK
Wclk => greyHueHistogram[7][13].CLK
Wclk => greyHueHistogram[7][14].CLK
Wclk => greyHueHistogram[7][15].CLK
Wclk => greyHueHistogram[7][16].CLK
Wclk => greyHueHistogram[7][17].CLK
Wclk => greyHueHistogram[7][18].CLK
Wclk => greyHueHistogram[6][0].CLK
Wclk => greyHueHistogram[6][1].CLK
Wclk => greyHueHistogram[6][2].CLK
Wclk => greyHueHistogram[6][3].CLK
Wclk => greyHueHistogram[6][4].CLK
Wclk => greyHueHistogram[6][5].CLK
Wclk => greyHueHistogram[6][6].CLK
Wclk => greyHueHistogram[6][7].CLK
Wclk => greyHueHistogram[6][8].CLK
Wclk => greyHueHistogram[6][9].CLK
Wclk => greyHueHistogram[6][10].CLK
Wclk => greyHueHistogram[6][11].CLK
Wclk => greyHueHistogram[6][12].CLK
Wclk => greyHueHistogram[6][13].CLK
Wclk => greyHueHistogram[6][14].CLK
Wclk => greyHueHistogram[6][15].CLK
Wclk => greyHueHistogram[6][16].CLK
Wclk => greyHueHistogram[6][17].CLK
Wclk => greyHueHistogram[6][18].CLK
Wclk => greyHueHistogram[5][0].CLK
Wclk => greyHueHistogram[5][1].CLK
Wclk => greyHueHistogram[5][2].CLK
Wclk => greyHueHistogram[5][3].CLK
Wclk => greyHueHistogram[5][4].CLK
Wclk => greyHueHistogram[5][5].CLK
Wclk => greyHueHistogram[5][6].CLK
Wclk => greyHueHistogram[5][7].CLK
Wclk => greyHueHistogram[5][8].CLK
Wclk => greyHueHistogram[5][9].CLK
Wclk => greyHueHistogram[5][10].CLK
Wclk => greyHueHistogram[5][11].CLK
Wclk => greyHueHistogram[5][12].CLK
Wclk => greyHueHistogram[5][13].CLK
Wclk => greyHueHistogram[5][14].CLK
Wclk => greyHueHistogram[5][15].CLK
Wclk => greyHueHistogram[5][16].CLK
Wclk => greyHueHistogram[5][17].CLK
Wclk => greyHueHistogram[5][18].CLK
Wclk => greyHueHistogram[4][0].CLK
Wclk => greyHueHistogram[4][1].CLK
Wclk => greyHueHistogram[4][2].CLK
Wclk => greyHueHistogram[4][3].CLK
Wclk => greyHueHistogram[4][4].CLK
Wclk => greyHueHistogram[4][5].CLK
Wclk => greyHueHistogram[4][6].CLK
Wclk => greyHueHistogram[4][7].CLK
Wclk => greyHueHistogram[4][8].CLK
Wclk => greyHueHistogram[4][9].CLK
Wclk => greyHueHistogram[4][10].CLK
Wclk => greyHueHistogram[4][11].CLK
Wclk => greyHueHistogram[4][12].CLK
Wclk => greyHueHistogram[4][13].CLK
Wclk => greyHueHistogram[4][14].CLK
Wclk => greyHueHistogram[4][15].CLK
Wclk => greyHueHistogram[4][16].CLK
Wclk => greyHueHistogram[4][17].CLK
Wclk => greyHueHistogram[4][18].CLK
Wclk => greyHueHistogram[3][0].CLK
Wclk => greyHueHistogram[3][1].CLK
Wclk => greyHueHistogram[3][2].CLK
Wclk => greyHueHistogram[3][3].CLK
Wclk => greyHueHistogram[3][4].CLK
Wclk => greyHueHistogram[3][5].CLK
Wclk => greyHueHistogram[3][6].CLK
Wclk => greyHueHistogram[3][7].CLK
Wclk => greyHueHistogram[3][8].CLK
Wclk => greyHueHistogram[3][9].CLK
Wclk => greyHueHistogram[3][10].CLK
Wclk => greyHueHistogram[3][11].CLK
Wclk => greyHueHistogram[3][12].CLK
Wclk => greyHueHistogram[3][13].CLK
Wclk => greyHueHistogram[3][14].CLK
Wclk => greyHueHistogram[3][15].CLK
Wclk => greyHueHistogram[3][16].CLK
Wclk => greyHueHistogram[3][17].CLK
Wclk => greyHueHistogram[3][18].CLK
Wclk => greyHueHistogram[2][0].CLK
Wclk => greyHueHistogram[2][1].CLK
Wclk => greyHueHistogram[2][2].CLK
Wclk => greyHueHistogram[2][3].CLK
Wclk => greyHueHistogram[2][4].CLK
Wclk => greyHueHistogram[2][5].CLK
Wclk => greyHueHistogram[2][6].CLK
Wclk => greyHueHistogram[2][7].CLK
Wclk => greyHueHistogram[2][8].CLK
Wclk => greyHueHistogram[2][9].CLK
Wclk => greyHueHistogram[2][10].CLK
Wclk => greyHueHistogram[2][11].CLK
Wclk => greyHueHistogram[2][12].CLK
Wclk => greyHueHistogram[2][13].CLK
Wclk => greyHueHistogram[2][14].CLK
Wclk => greyHueHistogram[2][15].CLK
Wclk => greyHueHistogram[2][16].CLK
Wclk => greyHueHistogram[2][17].CLK
Wclk => greyHueHistogram[2][18].CLK
Wclk => greyHueHistogram[1][0].CLK
Wclk => greyHueHistogram[1][1].CLK
Wclk => greyHueHistogram[1][2].CLK
Wclk => greyHueHistogram[1][3].CLK
Wclk => greyHueHistogram[1][4].CLK
Wclk => greyHueHistogram[1][5].CLK
Wclk => greyHueHistogram[1][6].CLK
Wclk => greyHueHistogram[1][7].CLK
Wclk => greyHueHistogram[1][8].CLK
Wclk => greyHueHistogram[1][9].CLK
Wclk => greyHueHistogram[1][10].CLK
Wclk => greyHueHistogram[1][11].CLK
Wclk => greyHueHistogram[1][12].CLK
Wclk => greyHueHistogram[1][13].CLK
Wclk => greyHueHistogram[1][14].CLK
Wclk => greyHueHistogram[1][15].CLK
Wclk => greyHueHistogram[1][16].CLK
Wclk => greyHueHistogram[1][17].CLK
Wclk => greyHueHistogram[1][18].CLK
Wclk => greyHueHistogram[0][0].CLK
Wclk => greyHueHistogram[0][1].CLK
Wclk => greyHueHistogram[0][2].CLK
Wclk => greyHueHistogram[0][3].CLK
Wclk => greyHueHistogram[0][4].CLK
Wclk => greyHueHistogram[0][5].CLK
Wclk => greyHueHistogram[0][6].CLK
Wclk => greyHueHistogram[0][7].CLK
Wclk => greyHueHistogram[0][8].CLK
Wclk => greyHueHistogram[0][9].CLK
Wclk => greyHueHistogram[0][10].CLK
Wclk => greyHueHistogram[0][11].CLK
Wclk => greyHueHistogram[0][12].CLK
Wclk => greyHueHistogram[0][13].CLK
Wclk => greyHueHistogram[0][14].CLK
Wclk => greyHueHistogram[0][15].CLK
Wclk => greyHueHistogram[0][16].CLK
Wclk => greyHueHistogram[0][17].CLK
Wclk => greyHueHistogram[0][18].CLK
Wclk => greyHueCounters[15][0].CLK
Wclk => greyHueCounters[15][1].CLK
Wclk => greyHueCounters[15][2].CLK
Wclk => greyHueCounters[15][3].CLK
Wclk => greyHueCounters[15][4].CLK
Wclk => greyHueCounters[15][5].CLK
Wclk => greyHueCounters[15][6].CLK
Wclk => greyHueCounters[15][7].CLK
Wclk => greyHueCounters[15][8].CLK
Wclk => greyHueCounters[15][9].CLK
Wclk => greyHueCounters[15][10].CLK
Wclk => greyHueCounters[15][11].CLK
Wclk => greyHueCounters[15][12].CLK
Wclk => greyHueCounters[15][13].CLK
Wclk => greyHueCounters[15][14].CLK
Wclk => greyHueCounters[15][15].CLK
Wclk => greyHueCounters[15][16].CLK
Wclk => greyHueCounters[15][17].CLK
Wclk => greyHueCounters[15][18].CLK
Wclk => greyHueCounters[14][0].CLK
Wclk => greyHueCounters[14][1].CLK
Wclk => greyHueCounters[14][2].CLK
Wclk => greyHueCounters[14][3].CLK
Wclk => greyHueCounters[14][4].CLK
Wclk => greyHueCounters[14][5].CLK
Wclk => greyHueCounters[14][6].CLK
Wclk => greyHueCounters[14][7].CLK
Wclk => greyHueCounters[14][8].CLK
Wclk => greyHueCounters[14][9].CLK
Wclk => greyHueCounters[14][10].CLK
Wclk => greyHueCounters[14][11].CLK
Wclk => greyHueCounters[14][12].CLK
Wclk => greyHueCounters[14][13].CLK
Wclk => greyHueCounters[14][14].CLK
Wclk => greyHueCounters[14][15].CLK
Wclk => greyHueCounters[14][16].CLK
Wclk => greyHueCounters[14][17].CLK
Wclk => greyHueCounters[14][18].CLK
Wclk => greyHueCounters[13][0].CLK
Wclk => greyHueCounters[13][1].CLK
Wclk => greyHueCounters[13][2].CLK
Wclk => greyHueCounters[13][3].CLK
Wclk => greyHueCounters[13][4].CLK
Wclk => greyHueCounters[13][5].CLK
Wclk => greyHueCounters[13][6].CLK
Wclk => greyHueCounters[13][7].CLK
Wclk => greyHueCounters[13][8].CLK
Wclk => greyHueCounters[13][9].CLK
Wclk => greyHueCounters[13][10].CLK
Wclk => greyHueCounters[13][11].CLK
Wclk => greyHueCounters[13][12].CLK
Wclk => greyHueCounters[13][13].CLK
Wclk => greyHueCounters[13][14].CLK
Wclk => greyHueCounters[13][15].CLK
Wclk => greyHueCounters[13][16].CLK
Wclk => greyHueCounters[13][17].CLK
Wclk => greyHueCounters[13][18].CLK
Wclk => greyHueCounters[12][0].CLK
Wclk => greyHueCounters[12][1].CLK
Wclk => greyHueCounters[12][2].CLK
Wclk => greyHueCounters[12][3].CLK
Wclk => greyHueCounters[12][4].CLK
Wclk => greyHueCounters[12][5].CLK
Wclk => greyHueCounters[12][6].CLK
Wclk => greyHueCounters[12][7].CLK
Wclk => greyHueCounters[12][8].CLK
Wclk => greyHueCounters[12][9].CLK
Wclk => greyHueCounters[12][10].CLK
Wclk => greyHueCounters[12][11].CLK
Wclk => greyHueCounters[12][12].CLK
Wclk => greyHueCounters[12][13].CLK
Wclk => greyHueCounters[12][14].CLK
Wclk => greyHueCounters[12][15].CLK
Wclk => greyHueCounters[12][16].CLK
Wclk => greyHueCounters[12][17].CLK
Wclk => greyHueCounters[12][18].CLK
Wclk => greyHueCounters[11][0].CLK
Wclk => greyHueCounters[11][1].CLK
Wclk => greyHueCounters[11][2].CLK
Wclk => greyHueCounters[11][3].CLK
Wclk => greyHueCounters[11][4].CLK
Wclk => greyHueCounters[11][5].CLK
Wclk => greyHueCounters[11][6].CLK
Wclk => greyHueCounters[11][7].CLK
Wclk => greyHueCounters[11][8].CLK
Wclk => greyHueCounters[11][9].CLK
Wclk => greyHueCounters[11][10].CLK
Wclk => greyHueCounters[11][11].CLK
Wclk => greyHueCounters[11][12].CLK
Wclk => greyHueCounters[11][13].CLK
Wclk => greyHueCounters[11][14].CLK
Wclk => greyHueCounters[11][15].CLK
Wclk => greyHueCounters[11][16].CLK
Wclk => greyHueCounters[11][17].CLK
Wclk => greyHueCounters[11][18].CLK
Wclk => greyHueCounters[10][0].CLK
Wclk => greyHueCounters[10][1].CLK
Wclk => greyHueCounters[10][2].CLK
Wclk => greyHueCounters[10][3].CLK
Wclk => greyHueCounters[10][4].CLK
Wclk => greyHueCounters[10][5].CLK
Wclk => greyHueCounters[10][6].CLK
Wclk => greyHueCounters[10][7].CLK
Wclk => greyHueCounters[10][8].CLK
Wclk => greyHueCounters[10][9].CLK
Wclk => greyHueCounters[10][10].CLK
Wclk => greyHueCounters[10][11].CLK
Wclk => greyHueCounters[10][12].CLK
Wclk => greyHueCounters[10][13].CLK
Wclk => greyHueCounters[10][14].CLK
Wclk => greyHueCounters[10][15].CLK
Wclk => greyHueCounters[10][16].CLK
Wclk => greyHueCounters[10][17].CLK
Wclk => greyHueCounters[10][18].CLK
Wclk => greyHueCounters[9][0].CLK
Wclk => greyHueCounters[9][1].CLK
Wclk => greyHueCounters[9][2].CLK
Wclk => greyHueCounters[9][3].CLK
Wclk => greyHueCounters[9][4].CLK
Wclk => greyHueCounters[9][5].CLK
Wclk => greyHueCounters[9][6].CLK
Wclk => greyHueCounters[9][7].CLK
Wclk => greyHueCounters[9][8].CLK
Wclk => greyHueCounters[9][9].CLK
Wclk => greyHueCounters[9][10].CLK
Wclk => greyHueCounters[9][11].CLK
Wclk => greyHueCounters[9][12].CLK
Wclk => greyHueCounters[9][13].CLK
Wclk => greyHueCounters[9][14].CLK
Wclk => greyHueCounters[9][15].CLK
Wclk => greyHueCounters[9][16].CLK
Wclk => greyHueCounters[9][17].CLK
Wclk => greyHueCounters[9][18].CLK
Wclk => greyHueCounters[8][0].CLK
Wclk => greyHueCounters[8][1].CLK
Wclk => greyHueCounters[8][2].CLK
Wclk => greyHueCounters[8][3].CLK
Wclk => greyHueCounters[8][4].CLK
Wclk => greyHueCounters[8][5].CLK
Wclk => greyHueCounters[8][6].CLK
Wclk => greyHueCounters[8][7].CLK
Wclk => greyHueCounters[8][8].CLK
Wclk => greyHueCounters[8][9].CLK
Wclk => greyHueCounters[8][10].CLK
Wclk => greyHueCounters[8][11].CLK
Wclk => greyHueCounters[8][12].CLK
Wclk => greyHueCounters[8][13].CLK
Wclk => greyHueCounters[8][14].CLK
Wclk => greyHueCounters[8][15].CLK
Wclk => greyHueCounters[8][16].CLK
Wclk => greyHueCounters[8][17].CLK
Wclk => greyHueCounters[8][18].CLK
Wclk => greyHueCounters[7][0].CLK
Wclk => greyHueCounters[7][1].CLK
Wclk => greyHueCounters[7][2].CLK
Wclk => greyHueCounters[7][3].CLK
Wclk => greyHueCounters[7][4].CLK
Wclk => greyHueCounters[7][5].CLK
Wclk => greyHueCounters[7][6].CLK
Wclk => greyHueCounters[7][7].CLK
Wclk => greyHueCounters[7][8].CLK
Wclk => greyHueCounters[7][9].CLK
Wclk => greyHueCounters[7][10].CLK
Wclk => greyHueCounters[7][11].CLK
Wclk => greyHueCounters[7][12].CLK
Wclk => greyHueCounters[7][13].CLK
Wclk => greyHueCounters[7][14].CLK
Wclk => greyHueCounters[7][15].CLK
Wclk => greyHueCounters[7][16].CLK
Wclk => greyHueCounters[7][17].CLK
Wclk => greyHueCounters[7][18].CLK
Wclk => greyHueCounters[6][0].CLK
Wclk => greyHueCounters[6][1].CLK
Wclk => greyHueCounters[6][2].CLK
Wclk => greyHueCounters[6][3].CLK
Wclk => greyHueCounters[6][4].CLK
Wclk => greyHueCounters[6][5].CLK
Wclk => greyHueCounters[6][6].CLK
Wclk => greyHueCounters[6][7].CLK
Wclk => greyHueCounters[6][8].CLK
Wclk => greyHueCounters[6][9].CLK
Wclk => greyHueCounters[6][10].CLK
Wclk => greyHueCounters[6][11].CLK
Wclk => greyHueCounters[6][12].CLK
Wclk => greyHueCounters[6][13].CLK
Wclk => greyHueCounters[6][14].CLK
Wclk => greyHueCounters[6][15].CLK
Wclk => greyHueCounters[6][16].CLK
Wclk => greyHueCounters[6][17].CLK
Wclk => greyHueCounters[6][18].CLK
Wclk => greyHueCounters[5][0].CLK
Wclk => greyHueCounters[5][1].CLK
Wclk => greyHueCounters[5][2].CLK
Wclk => greyHueCounters[5][3].CLK
Wclk => greyHueCounters[5][4].CLK
Wclk => greyHueCounters[5][5].CLK
Wclk => greyHueCounters[5][6].CLK
Wclk => greyHueCounters[5][7].CLK
Wclk => greyHueCounters[5][8].CLK
Wclk => greyHueCounters[5][9].CLK
Wclk => greyHueCounters[5][10].CLK
Wclk => greyHueCounters[5][11].CLK
Wclk => greyHueCounters[5][12].CLK
Wclk => greyHueCounters[5][13].CLK
Wclk => greyHueCounters[5][14].CLK
Wclk => greyHueCounters[5][15].CLK
Wclk => greyHueCounters[5][16].CLK
Wclk => greyHueCounters[5][17].CLK
Wclk => greyHueCounters[5][18].CLK
Wclk => greyHueCounters[4][0].CLK
Wclk => greyHueCounters[4][1].CLK
Wclk => greyHueCounters[4][2].CLK
Wclk => greyHueCounters[4][3].CLK
Wclk => greyHueCounters[4][4].CLK
Wclk => greyHueCounters[4][5].CLK
Wclk => greyHueCounters[4][6].CLK
Wclk => greyHueCounters[4][7].CLK
Wclk => greyHueCounters[4][8].CLK
Wclk => greyHueCounters[4][9].CLK
Wclk => greyHueCounters[4][10].CLK
Wclk => greyHueCounters[4][11].CLK
Wclk => greyHueCounters[4][12].CLK
Wclk => greyHueCounters[4][13].CLK
Wclk => greyHueCounters[4][14].CLK
Wclk => greyHueCounters[4][15].CLK
Wclk => greyHueCounters[4][16].CLK
Wclk => greyHueCounters[4][17].CLK
Wclk => greyHueCounters[4][18].CLK
Wclk => greyHueCounters[3][0].CLK
Wclk => greyHueCounters[3][1].CLK
Wclk => greyHueCounters[3][2].CLK
Wclk => greyHueCounters[3][3].CLK
Wclk => greyHueCounters[3][4].CLK
Wclk => greyHueCounters[3][5].CLK
Wclk => greyHueCounters[3][6].CLK
Wclk => greyHueCounters[3][7].CLK
Wclk => greyHueCounters[3][8].CLK
Wclk => greyHueCounters[3][9].CLK
Wclk => greyHueCounters[3][10].CLK
Wclk => greyHueCounters[3][11].CLK
Wclk => greyHueCounters[3][12].CLK
Wclk => greyHueCounters[3][13].CLK
Wclk => greyHueCounters[3][14].CLK
Wclk => greyHueCounters[3][15].CLK
Wclk => greyHueCounters[3][16].CLK
Wclk => greyHueCounters[3][17].CLK
Wclk => greyHueCounters[3][18].CLK
Wclk => greyHueCounters[2][0].CLK
Wclk => greyHueCounters[2][1].CLK
Wclk => greyHueCounters[2][2].CLK
Wclk => greyHueCounters[2][3].CLK
Wclk => greyHueCounters[2][4].CLK
Wclk => greyHueCounters[2][5].CLK
Wclk => greyHueCounters[2][6].CLK
Wclk => greyHueCounters[2][7].CLK
Wclk => greyHueCounters[2][8].CLK
Wclk => greyHueCounters[2][9].CLK
Wclk => greyHueCounters[2][10].CLK
Wclk => greyHueCounters[2][11].CLK
Wclk => greyHueCounters[2][12].CLK
Wclk => greyHueCounters[2][13].CLK
Wclk => greyHueCounters[2][14].CLK
Wclk => greyHueCounters[2][15].CLK
Wclk => greyHueCounters[2][16].CLK
Wclk => greyHueCounters[2][17].CLK
Wclk => greyHueCounters[2][18].CLK
Wclk => greyHueCounters[1][0].CLK
Wclk => greyHueCounters[1][1].CLK
Wclk => greyHueCounters[1][2].CLK
Wclk => greyHueCounters[1][3].CLK
Wclk => greyHueCounters[1][4].CLK
Wclk => greyHueCounters[1][5].CLK
Wclk => greyHueCounters[1][6].CLK
Wclk => greyHueCounters[1][7].CLK
Wclk => greyHueCounters[1][8].CLK
Wclk => greyHueCounters[1][9].CLK
Wclk => greyHueCounters[1][10].CLK
Wclk => greyHueCounters[1][11].CLK
Wclk => greyHueCounters[1][12].CLK
Wclk => greyHueCounters[1][13].CLK
Wclk => greyHueCounters[1][14].CLK
Wclk => greyHueCounters[1][15].CLK
Wclk => greyHueCounters[1][16].CLK
Wclk => greyHueCounters[1][17].CLK
Wclk => greyHueCounters[1][18].CLK
Wclk => greyHueCounters[0][0].CLK
Wclk => greyHueCounters[0][1].CLK
Wclk => greyHueCounters[0][2].CLK
Wclk => greyHueCounters[0][3].CLK
Wclk => greyHueCounters[0][4].CLK
Wclk => greyHueCounters[0][5].CLK
Wclk => greyHueCounters[0][6].CLK
Wclk => greyHueCounters[0][7].CLK
Wclk => greyHueCounters[0][8].CLK
Wclk => greyHueCounters[0][9].CLK
Wclk => greyHueCounters[0][10].CLK
Wclk => greyHueCounters[0][11].CLK
Wclk => greyHueCounters[0][12].CLK
Wclk => greyHueCounters[0][13].CLK
Wclk => greyHueCounters[0][14].CLK
Wclk => greyHueCounters[0][15].CLK
Wclk => greyHueCounters[0][16].CLK
Wclk => greyHueCounters[0][17].CLK
Wclk => greyHueCounters[0][18].CLK
X_Cont[0] => Equal3.IN10
X_Cont[1] => Equal3.IN9
X_Cont[2] => Equal3.IN8
X_Cont[3] => Equal3.IN7
X_Cont[4] => Equal3.IN6
X_Cont[5] => Equal3.IN5
X_Cont[6] => Equal3.IN4
X_Cont[7] => Equal3.IN3
X_Cont[8] => Equal3.IN2
X_Cont[9] => Equal3.IN1
X_Cont[10] => Equal3.IN0
Y_Cont[0] => Equal2.IN10
Y_Cont[1] => Equal2.IN9
Y_Cont[2] => Equal2.IN8
Y_Cont[3] => Equal2.IN7
Y_Cont[4] => Equal2.IN6
Y_Cont[5] => Equal2.IN5
Y_Cont[6] => Equal2.IN4
Y_Cont[7] => Equal2.IN3
Y_Cont[8] => Equal2.IN2
Y_Cont[9] => Equal2.IN1
Y_Cont[10] => Equal2.IN0
in_GrayScale[0] => LessThan48.IN16
in_GrayScale[0] => LessThan49.IN16
in_GrayScale[0] => LessThan50.IN16
in_GrayScale[0] => LessThan51.IN16
in_GrayScale[0] => LessThan52.IN16
in_GrayScale[0] => LessThan53.IN16
in_GrayScale[0] => LessThan54.IN16
in_GrayScale[0] => LessThan55.IN16
in_GrayScale[0] => LessThan56.IN16
in_GrayScale[0] => LessThan57.IN16
in_GrayScale[0] => LessThan58.IN16
in_GrayScale[0] => LessThan59.IN16
in_GrayScale[0] => LessThan60.IN16
in_GrayScale[0] => LessThan61.IN16
in_GrayScale[0] => LessThan62.IN16
in_GrayScale[0] => LessThan63.IN16
in_GrayScale[0] => LessThan64.IN16
in_GrayScale[0] => LessThan65.IN16
in_GrayScale[0] => LessThan66.IN16
in_GrayScale[0] => LessThan67.IN16
in_GrayScale[0] => LessThan68.IN16
in_GrayScale[0] => LessThan69.IN16
in_GrayScale[0] => LessThan70.IN16
in_GrayScale[0] => LessThan71.IN16
in_GrayScale[0] => LessThan72.IN16
in_GrayScale[0] => LessThan73.IN16
in_GrayScale[0] => LessThan74.IN16
in_GrayScale[0] => LessThan75.IN16
in_GrayScale[0] => LessThan76.IN16
in_GrayScale[0] => LessThan77.IN16
in_GrayScale[0] => LessThan78.IN16
in_GrayScale[0] => LessThan79.IN16
in_GrayScale[1] => LessThan48.IN15
in_GrayScale[1] => LessThan49.IN15
in_GrayScale[1] => LessThan50.IN15
in_GrayScale[1] => LessThan51.IN15
in_GrayScale[1] => LessThan52.IN15
in_GrayScale[1] => LessThan53.IN15
in_GrayScale[1] => LessThan54.IN15
in_GrayScale[1] => LessThan55.IN15
in_GrayScale[1] => LessThan56.IN15
in_GrayScale[1] => LessThan57.IN15
in_GrayScale[1] => LessThan58.IN15
in_GrayScale[1] => LessThan59.IN15
in_GrayScale[1] => LessThan60.IN15
in_GrayScale[1] => LessThan61.IN15
in_GrayScale[1] => LessThan62.IN15
in_GrayScale[1] => LessThan63.IN15
in_GrayScale[1] => LessThan64.IN15
in_GrayScale[1] => LessThan65.IN15
in_GrayScale[1] => LessThan66.IN15
in_GrayScale[1] => LessThan67.IN15
in_GrayScale[1] => LessThan68.IN15
in_GrayScale[1] => LessThan69.IN15
in_GrayScale[1] => LessThan70.IN15
in_GrayScale[1] => LessThan71.IN15
in_GrayScale[1] => LessThan72.IN15
in_GrayScale[1] => LessThan73.IN15
in_GrayScale[1] => LessThan74.IN15
in_GrayScale[1] => LessThan75.IN15
in_GrayScale[1] => LessThan76.IN15
in_GrayScale[1] => LessThan77.IN15
in_GrayScale[1] => LessThan78.IN15
in_GrayScale[1] => LessThan79.IN15
in_GrayScale[2] => LessThan48.IN14
in_GrayScale[2] => LessThan49.IN14
in_GrayScale[2] => LessThan50.IN14
in_GrayScale[2] => LessThan51.IN14
in_GrayScale[2] => LessThan52.IN14
in_GrayScale[2] => LessThan53.IN14
in_GrayScale[2] => LessThan54.IN14
in_GrayScale[2] => LessThan55.IN14
in_GrayScale[2] => LessThan56.IN14
in_GrayScale[2] => LessThan57.IN14
in_GrayScale[2] => LessThan58.IN14
in_GrayScale[2] => LessThan59.IN14
in_GrayScale[2] => LessThan60.IN14
in_GrayScale[2] => LessThan61.IN14
in_GrayScale[2] => LessThan62.IN14
in_GrayScale[2] => LessThan63.IN14
in_GrayScale[2] => LessThan64.IN14
in_GrayScale[2] => LessThan65.IN14
in_GrayScale[2] => LessThan66.IN14
in_GrayScale[2] => LessThan67.IN14
in_GrayScale[2] => LessThan68.IN14
in_GrayScale[2] => LessThan69.IN14
in_GrayScale[2] => LessThan70.IN14
in_GrayScale[2] => LessThan71.IN14
in_GrayScale[2] => LessThan72.IN14
in_GrayScale[2] => LessThan73.IN14
in_GrayScale[2] => LessThan74.IN14
in_GrayScale[2] => LessThan75.IN14
in_GrayScale[2] => LessThan76.IN14
in_GrayScale[2] => LessThan77.IN14
in_GrayScale[2] => LessThan78.IN14
in_GrayScale[2] => LessThan79.IN14
in_GrayScale[3] => LessThan48.IN13
in_GrayScale[3] => LessThan49.IN13
in_GrayScale[3] => LessThan50.IN13
in_GrayScale[3] => LessThan51.IN13
in_GrayScale[3] => LessThan52.IN13
in_GrayScale[3] => LessThan53.IN13
in_GrayScale[3] => LessThan54.IN13
in_GrayScale[3] => LessThan55.IN13
in_GrayScale[3] => LessThan56.IN13
in_GrayScale[3] => LessThan57.IN13
in_GrayScale[3] => LessThan58.IN13
in_GrayScale[3] => LessThan59.IN13
in_GrayScale[3] => LessThan60.IN13
in_GrayScale[3] => LessThan61.IN13
in_GrayScale[3] => LessThan62.IN13
in_GrayScale[3] => LessThan63.IN13
in_GrayScale[3] => LessThan64.IN13
in_GrayScale[3] => LessThan65.IN13
in_GrayScale[3] => LessThan66.IN13
in_GrayScale[3] => LessThan67.IN13
in_GrayScale[3] => LessThan68.IN13
in_GrayScale[3] => LessThan69.IN13
in_GrayScale[3] => LessThan70.IN13
in_GrayScale[3] => LessThan71.IN13
in_GrayScale[3] => LessThan72.IN13
in_GrayScale[3] => LessThan73.IN13
in_GrayScale[3] => LessThan74.IN13
in_GrayScale[3] => LessThan75.IN13
in_GrayScale[3] => LessThan76.IN13
in_GrayScale[3] => LessThan77.IN13
in_GrayScale[3] => LessThan78.IN13
in_GrayScale[3] => LessThan79.IN13
in_GrayScale[4] => LessThan48.IN12
in_GrayScale[4] => LessThan49.IN12
in_GrayScale[4] => LessThan50.IN12
in_GrayScale[4] => LessThan51.IN12
in_GrayScale[4] => LessThan52.IN12
in_GrayScale[4] => LessThan53.IN12
in_GrayScale[4] => LessThan54.IN12
in_GrayScale[4] => LessThan55.IN12
in_GrayScale[4] => LessThan56.IN12
in_GrayScale[4] => LessThan57.IN12
in_GrayScale[4] => LessThan58.IN12
in_GrayScale[4] => LessThan59.IN12
in_GrayScale[4] => LessThan60.IN12
in_GrayScale[4] => LessThan61.IN12
in_GrayScale[4] => LessThan62.IN12
in_GrayScale[4] => LessThan63.IN12
in_GrayScale[4] => LessThan64.IN12
in_GrayScale[4] => LessThan65.IN12
in_GrayScale[4] => LessThan66.IN12
in_GrayScale[4] => LessThan67.IN12
in_GrayScale[4] => LessThan68.IN12
in_GrayScale[4] => LessThan69.IN12
in_GrayScale[4] => LessThan70.IN12
in_GrayScale[4] => LessThan71.IN12
in_GrayScale[4] => LessThan72.IN12
in_GrayScale[4] => LessThan73.IN12
in_GrayScale[4] => LessThan74.IN12
in_GrayScale[4] => LessThan75.IN12
in_GrayScale[4] => LessThan76.IN12
in_GrayScale[4] => LessThan77.IN12
in_GrayScale[4] => LessThan78.IN12
in_GrayScale[4] => LessThan79.IN12
in_GrayScale[5] => LessThan48.IN11
in_GrayScale[5] => LessThan49.IN11
in_GrayScale[5] => LessThan50.IN11
in_GrayScale[5] => LessThan51.IN11
in_GrayScale[5] => LessThan52.IN11
in_GrayScale[5] => LessThan53.IN11
in_GrayScale[5] => LessThan54.IN11
in_GrayScale[5] => LessThan55.IN11
in_GrayScale[5] => LessThan56.IN11
in_GrayScale[5] => LessThan57.IN11
in_GrayScale[5] => LessThan58.IN11
in_GrayScale[5] => LessThan59.IN11
in_GrayScale[5] => LessThan60.IN11
in_GrayScale[5] => LessThan61.IN11
in_GrayScale[5] => LessThan62.IN11
in_GrayScale[5] => LessThan63.IN11
in_GrayScale[5] => LessThan64.IN11
in_GrayScale[5] => LessThan65.IN11
in_GrayScale[5] => LessThan66.IN11
in_GrayScale[5] => LessThan67.IN11
in_GrayScale[5] => LessThan68.IN11
in_GrayScale[5] => LessThan69.IN11
in_GrayScale[5] => LessThan70.IN11
in_GrayScale[5] => LessThan71.IN11
in_GrayScale[5] => LessThan72.IN11
in_GrayScale[5] => LessThan73.IN11
in_GrayScale[5] => LessThan74.IN11
in_GrayScale[5] => LessThan75.IN11
in_GrayScale[5] => LessThan76.IN11
in_GrayScale[5] => LessThan77.IN11
in_GrayScale[5] => LessThan78.IN11
in_GrayScale[5] => LessThan79.IN11
in_GrayScale[6] => LessThan48.IN10
in_GrayScale[6] => LessThan49.IN10
in_GrayScale[6] => LessThan50.IN10
in_GrayScale[6] => LessThan51.IN10
in_GrayScale[6] => LessThan52.IN10
in_GrayScale[6] => LessThan53.IN10
in_GrayScale[6] => LessThan54.IN10
in_GrayScale[6] => LessThan55.IN10
in_GrayScale[6] => LessThan56.IN10
in_GrayScale[6] => LessThan57.IN10
in_GrayScale[6] => LessThan58.IN10
in_GrayScale[6] => LessThan59.IN10
in_GrayScale[6] => LessThan60.IN10
in_GrayScale[6] => LessThan61.IN10
in_GrayScale[6] => LessThan62.IN10
in_GrayScale[6] => LessThan63.IN10
in_GrayScale[6] => LessThan64.IN10
in_GrayScale[6] => LessThan65.IN10
in_GrayScale[6] => LessThan66.IN10
in_GrayScale[6] => LessThan67.IN10
in_GrayScale[6] => LessThan68.IN10
in_GrayScale[6] => LessThan69.IN10
in_GrayScale[6] => LessThan70.IN10
in_GrayScale[6] => LessThan71.IN10
in_GrayScale[6] => LessThan72.IN10
in_GrayScale[6] => LessThan73.IN10
in_GrayScale[6] => LessThan74.IN10
in_GrayScale[6] => LessThan75.IN10
in_GrayScale[6] => LessThan76.IN10
in_GrayScale[6] => LessThan77.IN10
in_GrayScale[6] => LessThan78.IN10
in_GrayScale[6] => LessThan79.IN10
in_GrayScale[7] => LessThan48.IN9
in_GrayScale[7] => LessThan49.IN9
in_GrayScale[7] => LessThan50.IN9
in_GrayScale[7] => LessThan51.IN9
in_GrayScale[7] => LessThan52.IN9
in_GrayScale[7] => LessThan53.IN9
in_GrayScale[7] => LessThan54.IN9
in_GrayScale[7] => LessThan55.IN9
in_GrayScale[7] => LessThan56.IN9
in_GrayScale[7] => LessThan57.IN9
in_GrayScale[7] => LessThan58.IN9
in_GrayScale[7] => LessThan59.IN9
in_GrayScale[7] => LessThan60.IN9
in_GrayScale[7] => LessThan61.IN9
in_GrayScale[7] => LessThan62.IN9
in_GrayScale[7] => LessThan63.IN9
in_GrayScale[7] => LessThan64.IN9
in_GrayScale[7] => LessThan65.IN9
in_GrayScale[7] => LessThan66.IN9
in_GrayScale[7] => LessThan67.IN9
in_GrayScale[7] => LessThan68.IN9
in_GrayScale[7] => LessThan69.IN9
in_GrayScale[7] => LessThan70.IN9
in_GrayScale[7] => LessThan71.IN9
in_GrayScale[7] => LessThan72.IN9
in_GrayScale[7] => LessThan73.IN9
in_GrayScale[7] => LessThan74.IN9
in_GrayScale[7] => LessThan75.IN9
in_GrayScale[7] => LessThan76.IN9
in_GrayScale[7] => LessThan77.IN9
in_GrayScale[7] => LessThan78.IN9
in_GrayScale[7] => LessThan79.IN9
in_GrayScale[8] => ~NO_FANOUT~
in_GrayScale[9] => ~NO_FANOUT~
in_GrayScale[10] => ~NO_FANOUT~
in_GrayScale[11] => ~NO_FANOUT~
R_out[0] <= R_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[6] <= R_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[7] <= R_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[8] <= R_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_out[9] <= R_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[6] <= G_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[7] <= G_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[8] <= G_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_out[9] <= G_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[6] <= B_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[7] <= B_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[8] <= B_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[9] <= B_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|top_mux:u9|entropy_filter:u2
DVAL => line_buffer_wizard:u1.clken
DVAL => line_buffer_wizard:u2.clken
DVAL => line_buffer_wizard:u3.clken
DVAL => line_buffer_wizard:u4.clken
DVAL => line_buffer_wizard:u5.clken
DVAL => window_buffer:u6.clken
DVAL => window_buffer:u7.clken
DVAL => window_buffer:u8.clken
DVAL => window_buffer:u9.clken
DVAL => window_buffer:u10.clken
DVAL => SigfilterValues[15][29].ENA
DVAL => SigfilterValues[15][28].ENA
DVAL => SigfilterValues[15][27].ENA
DVAL => SigfilterValues[15][26].ENA
DVAL => SigfilterValues[15][25].ENA
DVAL => SigfilterValues[15][24].ENA
DVAL => SigfilterValues[15][23].ENA
DVAL => SigfilterValues[15][22].ENA
DVAL => SigfilterValues[15][21].ENA
DVAL => SigfilterValues[15][20].ENA
DVAL => SigfilterValues[15][19].ENA
DVAL => SigfilterValues[15][18].ENA
DVAL => SigfilterValues[15][17].ENA
DVAL => SigfilterValues[15][16].ENA
DVAL => SigfilterValues[15][15].ENA
DVAL => SigfilterValues[15][14].ENA
DVAL => SigfilterValues[15][13].ENA
DVAL => SigfilterValues[15][12].ENA
DVAL => SigfilterValues[15][11].ENA
DVAL => SigfilterValues[15][10].ENA
DVAL => SigfilterValues[15][9].ENA
DVAL => SigfilterValues[15][8].ENA
DVAL => SigfilterValues[15][7].ENA
DVAL => SigfilterValues[15][6].ENA
DVAL => SigfilterValues[15][5].ENA
DVAL => SigfilterValues[15][4].ENA
DVAL => SigfilterValues[15][3].ENA
DVAL => SigfilterValues[15][2].ENA
DVAL => SigfilterValues[15][1].ENA
DVAL => SigfilterValues[15][0].ENA
DVAL => SigfilterValues[15][30].ENA
DVAL => SigfilterValues[15][31].ENA
DVAL => SigfilterValues[14][0].ENA
DVAL => SigfilterValues[14][1].ENA
DVAL => SigfilterValues[14][2].ENA
DVAL => SigfilterValues[14][3].ENA
DVAL => SigfilterValues[14][4].ENA
DVAL => SigfilterValues[14][5].ENA
DVAL => SigfilterValues[14][6].ENA
DVAL => SigfilterValues[14][7].ENA
DVAL => SigfilterValues[14][8].ENA
DVAL => SigfilterValues[14][9].ENA
DVAL => SigfilterValues[14][10].ENA
DVAL => SigfilterValues[14][11].ENA
DVAL => SigfilterValues[14][12].ENA
DVAL => SigfilterValues[14][13].ENA
DVAL => SigfilterValues[14][14].ENA
DVAL => SigfilterValues[14][15].ENA
DVAL => SigfilterValues[14][16].ENA
DVAL => SigfilterValues[14][17].ENA
DVAL => SigfilterValues[14][18].ENA
DVAL => SigfilterValues[14][19].ENA
DVAL => SigfilterValues[14][20].ENA
DVAL => SigfilterValues[14][21].ENA
DVAL => SigfilterValues[14][22].ENA
DVAL => SigfilterValues[14][23].ENA
DVAL => SigfilterValues[14][24].ENA
DVAL => SigfilterValues[14][25].ENA
DVAL => SigfilterValues[14][26].ENA
DVAL => SigfilterValues[14][27].ENA
DVAL => SigfilterValues[14][28].ENA
DVAL => SigfilterValues[14][29].ENA
DVAL => SigfilterValues[14][30].ENA
DVAL => SigfilterValues[14][31].ENA
DVAL => SigfilterValues[13][0].ENA
DVAL => SigfilterValues[13][1].ENA
DVAL => SigfilterValues[13][2].ENA
DVAL => SigfilterValues[13][3].ENA
DVAL => SigfilterValues[13][4].ENA
DVAL => SigfilterValues[13][5].ENA
DVAL => SigfilterValues[13][6].ENA
DVAL => SigfilterValues[13][7].ENA
DVAL => SigfilterValues[13][8].ENA
DVAL => SigfilterValues[13][9].ENA
DVAL => SigfilterValues[13][10].ENA
DVAL => SigfilterValues[13][11].ENA
DVAL => SigfilterValues[13][12].ENA
DVAL => SigfilterValues[13][13].ENA
DVAL => SigfilterValues[13][14].ENA
DVAL => SigfilterValues[13][15].ENA
DVAL => SigfilterValues[13][16].ENA
DVAL => SigfilterValues[13][17].ENA
DVAL => SigfilterValues[13][18].ENA
DVAL => SigfilterValues[13][19].ENA
DVAL => SigfilterValues[13][20].ENA
DVAL => SigfilterValues[13][21].ENA
DVAL => SigfilterValues[13][22].ENA
DVAL => SigfilterValues[13][23].ENA
DVAL => SigfilterValues[13][24].ENA
DVAL => SigfilterValues[13][25].ENA
DVAL => SigfilterValues[13][26].ENA
DVAL => SigfilterValues[13][27].ENA
DVAL => SigfilterValues[13][28].ENA
DVAL => SigfilterValues[13][29].ENA
DVAL => SigfilterValues[13][30].ENA
DVAL => SigfilterValues[13][31].ENA
DVAL => SigfilterValues[12][0].ENA
DVAL => SigfilterValues[12][1].ENA
DVAL => SigfilterValues[12][2].ENA
DVAL => SigfilterValues[12][3].ENA
DVAL => SigfilterValues[12][4].ENA
DVAL => SigfilterValues[12][5].ENA
DVAL => SigfilterValues[12][6].ENA
DVAL => SigfilterValues[12][7].ENA
DVAL => SigfilterValues[12][8].ENA
DVAL => SigfilterValues[12][9].ENA
DVAL => SigfilterValues[12][10].ENA
DVAL => SigfilterValues[12][11].ENA
DVAL => SigfilterValues[12][12].ENA
DVAL => SigfilterValues[12][13].ENA
DVAL => SigfilterValues[12][14].ENA
DVAL => SigfilterValues[12][15].ENA
DVAL => SigfilterValues[12][16].ENA
DVAL => SigfilterValues[12][17].ENA
DVAL => SigfilterValues[12][18].ENA
DVAL => SigfilterValues[12][19].ENA
DVAL => SigfilterValues[12][20].ENA
DVAL => SigfilterValues[12][21].ENA
DVAL => SigfilterValues[12][22].ENA
DVAL => SigfilterValues[12][23].ENA
DVAL => SigfilterValues[12][24].ENA
DVAL => SigfilterValues[12][25].ENA
DVAL => SigfilterValues[12][26].ENA
DVAL => SigfilterValues[12][27].ENA
DVAL => SigfilterValues[12][28].ENA
DVAL => SigfilterValues[12][29].ENA
DVAL => SigfilterValues[12][30].ENA
DVAL => SigfilterValues[12][31].ENA
DVAL => SigfilterValues[11][0].ENA
DVAL => SigfilterValues[11][1].ENA
DVAL => SigfilterValues[11][2].ENA
DVAL => SigfilterValues[11][3].ENA
DVAL => SigfilterValues[11][4].ENA
DVAL => SigfilterValues[11][5].ENA
DVAL => SigfilterValues[11][6].ENA
DVAL => SigfilterValues[11][7].ENA
DVAL => SigfilterValues[11][8].ENA
DVAL => SigfilterValues[11][9].ENA
DVAL => SigfilterValues[11][10].ENA
DVAL => SigfilterValues[11][11].ENA
DVAL => SigfilterValues[11][12].ENA
DVAL => SigfilterValues[11][13].ENA
DVAL => SigfilterValues[11][14].ENA
DVAL => SigfilterValues[11][15].ENA
DVAL => SigfilterValues[11][16].ENA
DVAL => SigfilterValues[11][17].ENA
DVAL => SigfilterValues[11][18].ENA
DVAL => SigfilterValues[11][19].ENA
DVAL => SigfilterValues[11][20].ENA
DVAL => SigfilterValues[11][21].ENA
DVAL => SigfilterValues[11][22].ENA
DVAL => SigfilterValues[11][23].ENA
DVAL => SigfilterValues[11][24].ENA
DVAL => SigfilterValues[11][25].ENA
DVAL => SigfilterValues[11][26].ENA
DVAL => SigfilterValues[11][27].ENA
DVAL => SigfilterValues[11][28].ENA
DVAL => SigfilterValues[11][29].ENA
DVAL => SigfilterValues[11][30].ENA
DVAL => SigfilterValues[11][31].ENA
DVAL => SigfilterValues[10][0].ENA
DVAL => SigfilterValues[10][1].ENA
DVAL => SigfilterValues[10][2].ENA
DVAL => SigfilterValues[10][3].ENA
DVAL => SigfilterValues[10][4].ENA
DVAL => SigfilterValues[10][5].ENA
DVAL => SigfilterValues[10][6].ENA
DVAL => SigfilterValues[10][7].ENA
DVAL => SigfilterValues[10][8].ENA
DVAL => SigfilterValues[10][9].ENA
DVAL => SigfilterValues[10][10].ENA
DVAL => SigfilterValues[10][11].ENA
DVAL => SigfilterValues[10][12].ENA
DVAL => SigfilterValues[10][13].ENA
DVAL => SigfilterValues[10][14].ENA
DVAL => SigfilterValues[10][15].ENA
DVAL => SigfilterValues[10][16].ENA
DVAL => SigfilterValues[10][17].ENA
DVAL => SigfilterValues[10][18].ENA
DVAL => SigfilterValues[10][19].ENA
DVAL => SigfilterValues[10][20].ENA
DVAL => SigfilterValues[10][21].ENA
DVAL => SigfilterValues[10][22].ENA
DVAL => SigfilterValues[10][23].ENA
DVAL => SigfilterValues[10][24].ENA
DVAL => SigfilterValues[10][25].ENA
DVAL => SigfilterValues[10][26].ENA
DVAL => SigfilterValues[10][27].ENA
DVAL => SigfilterValues[10][28].ENA
DVAL => SigfilterValues[10][29].ENA
DVAL => SigfilterValues[10][30].ENA
DVAL => SigfilterValues[10][31].ENA
DVAL => SigfilterValues[9][0].ENA
DVAL => SigfilterValues[9][1].ENA
DVAL => SigfilterValues[9][2].ENA
DVAL => SigfilterValues[9][3].ENA
DVAL => SigfilterValues[9][4].ENA
DVAL => SigfilterValues[9][5].ENA
DVAL => SigfilterValues[9][6].ENA
DVAL => SigfilterValues[9][7].ENA
DVAL => SigfilterValues[9][8].ENA
DVAL => SigfilterValues[9][9].ENA
DVAL => SigfilterValues[9][10].ENA
DVAL => SigfilterValues[9][11].ENA
DVAL => SigfilterValues[9][12].ENA
DVAL => SigfilterValues[9][13].ENA
DVAL => SigfilterValues[9][14].ENA
DVAL => SigfilterValues[9][15].ENA
DVAL => SigfilterValues[9][16].ENA
DVAL => SigfilterValues[9][17].ENA
DVAL => SigfilterValues[9][18].ENA
DVAL => SigfilterValues[9][19].ENA
DVAL => SigfilterValues[9][20].ENA
DVAL => SigfilterValues[9][21].ENA
DVAL => SigfilterValues[9][22].ENA
DVAL => SigfilterValues[9][23].ENA
DVAL => SigfilterValues[9][24].ENA
DVAL => SigfilterValues[9][25].ENA
DVAL => SigfilterValues[9][26].ENA
DVAL => SigfilterValues[9][27].ENA
DVAL => SigfilterValues[9][28].ENA
DVAL => SigfilterValues[9][29].ENA
DVAL => SigfilterValues[9][30].ENA
DVAL => SigfilterValues[9][31].ENA
DVAL => SigfilterValues[8][0].ENA
DVAL => SigfilterValues[8][1].ENA
DVAL => SigfilterValues[8][2].ENA
DVAL => SigfilterValues[8][3].ENA
DVAL => SigfilterValues[8][4].ENA
DVAL => SigfilterValues[8][5].ENA
DVAL => SigfilterValues[8][6].ENA
DVAL => SigfilterValues[8][7].ENA
DVAL => SigfilterValues[8][8].ENA
DVAL => SigfilterValues[8][9].ENA
DVAL => SigfilterValues[8][10].ENA
DVAL => SigfilterValues[8][11].ENA
DVAL => SigfilterValues[8][12].ENA
DVAL => SigfilterValues[8][13].ENA
DVAL => SigfilterValues[8][14].ENA
DVAL => SigfilterValues[8][15].ENA
DVAL => SigfilterValues[8][16].ENA
DVAL => SigfilterValues[8][17].ENA
DVAL => SigfilterValues[8][18].ENA
DVAL => SigfilterValues[8][19].ENA
DVAL => SigfilterValues[8][20].ENA
DVAL => SigfilterValues[8][21].ENA
DVAL => SigfilterValues[8][22].ENA
DVAL => SigfilterValues[8][23].ENA
DVAL => SigfilterValues[8][24].ENA
DVAL => SigfilterValues[8][25].ENA
DVAL => SigfilterValues[8][26].ENA
DVAL => SigfilterValues[8][27].ENA
DVAL => SigfilterValues[8][28].ENA
DVAL => SigfilterValues[8][29].ENA
DVAL => SigfilterValues[8][30].ENA
DVAL => SigfilterValues[8][31].ENA
DVAL => SigfilterValues[7][0].ENA
DVAL => SigfilterValues[7][1].ENA
DVAL => SigfilterValues[7][2].ENA
DVAL => SigfilterValues[7][3].ENA
DVAL => SigfilterValues[7][4].ENA
DVAL => SigfilterValues[7][5].ENA
DVAL => SigfilterValues[7][6].ENA
DVAL => SigfilterValues[7][7].ENA
DVAL => SigfilterValues[7][8].ENA
DVAL => SigfilterValues[7][9].ENA
DVAL => SigfilterValues[7][10].ENA
DVAL => SigfilterValues[7][11].ENA
DVAL => SigfilterValues[7][12].ENA
DVAL => SigfilterValues[7][13].ENA
DVAL => SigfilterValues[7][14].ENA
DVAL => SigfilterValues[7][15].ENA
DVAL => SigfilterValues[7][16].ENA
DVAL => SigfilterValues[7][17].ENA
DVAL => SigfilterValues[7][18].ENA
DVAL => SigfilterValues[7][19].ENA
DVAL => SigfilterValues[7][20].ENA
DVAL => SigfilterValues[7][21].ENA
DVAL => SigfilterValues[7][22].ENA
DVAL => SigfilterValues[7][23].ENA
DVAL => SigfilterValues[7][24].ENA
DVAL => SigfilterValues[7][25].ENA
DVAL => SigfilterValues[7][26].ENA
DVAL => SigfilterValues[7][27].ENA
DVAL => SigfilterValues[7][28].ENA
DVAL => SigfilterValues[7][29].ENA
DVAL => SigfilterValues[7][30].ENA
DVAL => SigfilterValues[7][31].ENA
DVAL => SigfilterValues[6][0].ENA
DVAL => SigfilterValues[6][1].ENA
DVAL => SigfilterValues[6][2].ENA
DVAL => SigfilterValues[6][3].ENA
DVAL => SigfilterValues[6][4].ENA
DVAL => SigfilterValues[6][5].ENA
DVAL => SigfilterValues[6][6].ENA
DVAL => SigfilterValues[6][7].ENA
DVAL => SigfilterValues[6][8].ENA
DVAL => SigfilterValues[6][9].ENA
DVAL => SigfilterValues[6][10].ENA
DVAL => SigfilterValues[6][11].ENA
DVAL => SigfilterValues[6][12].ENA
DVAL => SigfilterValues[6][13].ENA
DVAL => SigfilterValues[6][14].ENA
DVAL => SigfilterValues[6][15].ENA
DVAL => SigfilterValues[6][16].ENA
DVAL => SigfilterValues[6][17].ENA
DVAL => SigfilterValues[6][18].ENA
DVAL => SigfilterValues[6][19].ENA
DVAL => SigfilterValues[6][20].ENA
DVAL => SigfilterValues[6][21].ENA
DVAL => SigfilterValues[6][22].ENA
DVAL => SigfilterValues[6][23].ENA
DVAL => SigfilterValues[6][24].ENA
DVAL => SigfilterValues[6][25].ENA
DVAL => SigfilterValues[6][26].ENA
DVAL => SigfilterValues[6][27].ENA
DVAL => SigfilterValues[6][28].ENA
DVAL => SigfilterValues[6][29].ENA
DVAL => SigfilterValues[6][30].ENA
DVAL => SigfilterValues[6][31].ENA
DVAL => SigfilterValues[5][0].ENA
DVAL => SigfilterValues[5][1].ENA
DVAL => SigfilterValues[5][2].ENA
DVAL => SigfilterValues[5][3].ENA
DVAL => SigfilterValues[5][4].ENA
DVAL => SigfilterValues[5][5].ENA
DVAL => SigfilterValues[5][6].ENA
DVAL => SigfilterValues[5][7].ENA
DVAL => SigfilterValues[5][8].ENA
DVAL => SigfilterValues[5][9].ENA
DVAL => SigfilterValues[5][10].ENA
DVAL => SigfilterValues[5][11].ENA
DVAL => SigfilterValues[5][12].ENA
DVAL => SigfilterValues[5][13].ENA
DVAL => SigfilterValues[5][14].ENA
DVAL => SigfilterValues[5][15].ENA
DVAL => SigfilterValues[5][16].ENA
DVAL => SigfilterValues[5][17].ENA
DVAL => SigfilterValues[5][18].ENA
DVAL => SigfilterValues[5][19].ENA
DVAL => SigfilterValues[5][20].ENA
DVAL => SigfilterValues[5][21].ENA
DVAL => SigfilterValues[5][22].ENA
DVAL => SigfilterValues[5][23].ENA
DVAL => SigfilterValues[5][24].ENA
DVAL => SigfilterValues[5][25].ENA
DVAL => SigfilterValues[5][26].ENA
DVAL => SigfilterValues[5][27].ENA
DVAL => SigfilterValues[5][28].ENA
DVAL => SigfilterValues[5][29].ENA
DVAL => SigfilterValues[5][30].ENA
DVAL => SigfilterValues[5][31].ENA
DVAL => SigfilterValues[4][0].ENA
DVAL => SigfilterValues[4][1].ENA
DVAL => SigfilterValues[4][2].ENA
DVAL => SigfilterValues[4][3].ENA
DVAL => SigfilterValues[4][4].ENA
DVAL => SigfilterValues[4][5].ENA
DVAL => SigfilterValues[4][6].ENA
DVAL => SigfilterValues[4][7].ENA
DVAL => SigfilterValues[4][8].ENA
DVAL => SigfilterValues[4][9].ENA
DVAL => SigfilterValues[4][10].ENA
DVAL => SigfilterValues[4][11].ENA
DVAL => SigfilterValues[4][12].ENA
DVAL => SigfilterValues[4][13].ENA
DVAL => SigfilterValues[4][14].ENA
DVAL => SigfilterValues[4][15].ENA
DVAL => SigfilterValues[4][16].ENA
DVAL => SigfilterValues[4][17].ENA
DVAL => SigfilterValues[4][18].ENA
DVAL => SigfilterValues[4][19].ENA
DVAL => SigfilterValues[4][20].ENA
DVAL => SigfilterValues[4][21].ENA
DVAL => SigfilterValues[4][22].ENA
DVAL => SigfilterValues[4][23].ENA
DVAL => SigfilterValues[4][24].ENA
DVAL => SigfilterValues[4][25].ENA
DVAL => SigfilterValues[4][26].ENA
DVAL => SigfilterValues[4][27].ENA
DVAL => SigfilterValues[4][28].ENA
DVAL => SigfilterValues[4][29].ENA
DVAL => SigfilterValues[4][30].ENA
DVAL => SigfilterValues[4][31].ENA
DVAL => SigfilterValues[3][0].ENA
DVAL => SigfilterValues[3][1].ENA
DVAL => SigfilterValues[3][2].ENA
DVAL => SigfilterValues[3][3].ENA
DVAL => SigfilterValues[3][4].ENA
DVAL => SigfilterValues[3][5].ENA
DVAL => SigfilterValues[3][6].ENA
DVAL => SigfilterValues[3][7].ENA
DVAL => SigfilterValues[3][8].ENA
DVAL => SigfilterValues[3][9].ENA
DVAL => SigfilterValues[3][10].ENA
DVAL => SigfilterValues[3][11].ENA
DVAL => SigfilterValues[3][12].ENA
DVAL => SigfilterValues[3][13].ENA
DVAL => SigfilterValues[3][14].ENA
DVAL => SigfilterValues[3][15].ENA
DVAL => SigfilterValues[3][16].ENA
DVAL => SigfilterValues[3][17].ENA
DVAL => SigfilterValues[3][18].ENA
DVAL => SigfilterValues[3][19].ENA
DVAL => SigfilterValues[3][20].ENA
DVAL => SigfilterValues[3][21].ENA
DVAL => SigfilterValues[3][22].ENA
DVAL => SigfilterValues[3][23].ENA
DVAL => SigfilterValues[3][24].ENA
DVAL => SigfilterValues[3][25].ENA
DVAL => SigfilterValues[3][26].ENA
DVAL => SigfilterValues[3][27].ENA
DVAL => SigfilterValues[3][28].ENA
DVAL => SigfilterValues[3][29].ENA
DVAL => SigfilterValues[3][30].ENA
DVAL => SigfilterValues[3][31].ENA
DVAL => SigfilterValues[2][0].ENA
DVAL => SigfilterValues[2][1].ENA
DVAL => SigfilterValues[2][2].ENA
DVAL => SigfilterValues[2][3].ENA
DVAL => SigfilterValues[2][4].ENA
DVAL => SigfilterValues[2][5].ENA
DVAL => SigfilterValues[2][6].ENA
DVAL => SigfilterValues[2][7].ENA
DVAL => SigfilterValues[2][8].ENA
DVAL => SigfilterValues[2][9].ENA
DVAL => SigfilterValues[2][10].ENA
DVAL => SigfilterValues[2][11].ENA
DVAL => SigfilterValues[2][12].ENA
DVAL => SigfilterValues[2][13].ENA
DVAL => SigfilterValues[2][14].ENA
DVAL => SigfilterValues[2][15].ENA
DVAL => SigfilterValues[2][16].ENA
DVAL => SigfilterValues[2][17].ENA
DVAL => SigfilterValues[2][18].ENA
DVAL => SigfilterValues[2][19].ENA
DVAL => SigfilterValues[2][20].ENA
DVAL => SigfilterValues[2][21].ENA
DVAL => SigfilterValues[2][22].ENA
DVAL => SigfilterValues[2][23].ENA
DVAL => SigfilterValues[2][24].ENA
DVAL => SigfilterValues[2][25].ENA
DVAL => SigfilterValues[2][26].ENA
DVAL => SigfilterValues[2][27].ENA
DVAL => SigfilterValues[2][28].ENA
DVAL => SigfilterValues[2][29].ENA
DVAL => SigfilterValues[2][30].ENA
DVAL => SigfilterValues[2][31].ENA
DVAL => SigfilterValues[1][0].ENA
DVAL => SigfilterValues[1][1].ENA
DVAL => SigfilterValues[1][2].ENA
DVAL => SigfilterValues[1][3].ENA
DVAL => SigfilterValues[1][4].ENA
DVAL => SigfilterValues[1][5].ENA
DVAL => SigfilterValues[1][6].ENA
DVAL => SigfilterValues[1][7].ENA
DVAL => SigfilterValues[1][8].ENA
DVAL => SigfilterValues[1][9].ENA
DVAL => SigfilterValues[1][10].ENA
DVAL => SigfilterValues[1][11].ENA
DVAL => SigfilterValues[1][12].ENA
DVAL => SigfilterValues[1][13].ENA
DVAL => SigfilterValues[1][14].ENA
DVAL => SigfilterValues[1][15].ENA
DVAL => SigfilterValues[1][16].ENA
DVAL => SigfilterValues[1][17].ENA
DVAL => SigfilterValues[1][18].ENA
DVAL => SigfilterValues[1][19].ENA
DVAL => SigfilterValues[1][20].ENA
DVAL => SigfilterValues[1][21].ENA
DVAL => SigfilterValues[1][22].ENA
DVAL => SigfilterValues[1][23].ENA
DVAL => SigfilterValues[1][24].ENA
DVAL => SigfilterValues[1][25].ENA
DVAL => SigfilterValues[1][26].ENA
DVAL => SigfilterValues[1][27].ENA
DVAL => SigfilterValues[1][28].ENA
DVAL => SigfilterValues[1][29].ENA
DVAL => SigfilterValues[1][30].ENA
DVAL => SigfilterValues[1][31].ENA
DVAL => SigfilterValues[0][0].ENA
DVAL => SigfilterValues[0][1].ENA
DVAL => SigfilterValues[0][2].ENA
DVAL => SigfilterValues[0][3].ENA
DVAL => SigfilterValues[0][4].ENA
DVAL => SigfilterValues[0][5].ENA
DVAL => SigfilterValues[0][6].ENA
DVAL => SigfilterValues[0][7].ENA
DVAL => SigfilterValues[0][8].ENA
DVAL => SigfilterValues[0][9].ENA
DVAL => SigfilterValues[0][10].ENA
DVAL => SigfilterValues[0][11].ENA
DVAL => SigfilterValues[0][12].ENA
DVAL => SigfilterValues[0][13].ENA
DVAL => SigfilterValues[0][14].ENA
DVAL => SigfilterValues[0][15].ENA
DVAL => SigfilterValues[0][16].ENA
DVAL => SigfilterValues[0][17].ENA
DVAL => SigfilterValues[0][18].ENA
DVAL => SigfilterValues[0][19].ENA
DVAL => SigfilterValues[0][20].ENA
DVAL => SigfilterValues[0][21].ENA
DVAL => SigfilterValues[0][22].ENA
DVAL => SigfilterValues[0][23].ENA
DVAL => SigfilterValues[0][24].ENA
DVAL => SigfilterValues[0][25].ENA
DVAL => SigfilterValues[0][26].ENA
DVAL => SigfilterValues[0][27].ENA
DVAL => SigfilterValues[0][28].ENA
DVAL => SigfilterValues[0][29].ENA
DVAL => SigfilterValues[0][30].ENA
DVAL => SigfilterValues[0][31].ENA
DVAL => oFilter[0]~reg0.ENA
DVAL => oFilter[1]~reg0.ENA
DVAL => oFilter[2]~reg0.ENA
DVAL => oFilter[3]~reg0.ENA
DVAL => oFilter[4]~reg0.ENA
DVAL => oFilter[5]~reg0.ENA
DVAL => oFilter[6]~reg0.ENA
DVAL => oFilter[7]~reg0.ENA
DVAL => oFilter[8]~reg0.ENA
DVAL => oFilter[9]~reg0.ENA
Rclk => ~NO_FANOUT~
Wclk => line_buffer_wizard:u1.clock
Wclk => SigfilterValues[15][0].CLK
Wclk => SigfilterValues[15][1].CLK
Wclk => SigfilterValues[15][2].CLK
Wclk => SigfilterValues[15][3].CLK
Wclk => SigfilterValues[15][4].CLK
Wclk => SigfilterValues[15][5].CLK
Wclk => SigfilterValues[15][6].CLK
Wclk => SigfilterValues[15][7].CLK
Wclk => SigfilterValues[15][8].CLK
Wclk => SigfilterValues[15][9].CLK
Wclk => SigfilterValues[15][10].CLK
Wclk => SigfilterValues[15][11].CLK
Wclk => SigfilterValues[15][12].CLK
Wclk => SigfilterValues[15][13].CLK
Wclk => SigfilterValues[15][14].CLK
Wclk => SigfilterValues[15][15].CLK
Wclk => SigfilterValues[15][16].CLK
Wclk => SigfilterValues[15][17].CLK
Wclk => SigfilterValues[15][18].CLK
Wclk => SigfilterValues[15][19].CLK
Wclk => SigfilterValues[15][20].CLK
Wclk => SigfilterValues[15][21].CLK
Wclk => SigfilterValues[15][22].CLK
Wclk => SigfilterValues[15][23].CLK
Wclk => SigfilterValues[15][24].CLK
Wclk => SigfilterValues[15][25].CLK
Wclk => SigfilterValues[15][26].CLK
Wclk => SigfilterValues[15][27].CLK
Wclk => SigfilterValues[15][28].CLK
Wclk => SigfilterValues[15][29].CLK
Wclk => SigfilterValues[15][30].CLK
Wclk => SigfilterValues[15][31].CLK
Wclk => SigfilterValues[14][0].CLK
Wclk => SigfilterValues[14][1].CLK
Wclk => SigfilterValues[14][2].CLK
Wclk => SigfilterValues[14][3].CLK
Wclk => SigfilterValues[14][4].CLK
Wclk => SigfilterValues[14][5].CLK
Wclk => SigfilterValues[14][6].CLK
Wclk => SigfilterValues[14][7].CLK
Wclk => SigfilterValues[14][8].CLK
Wclk => SigfilterValues[14][9].CLK
Wclk => SigfilterValues[14][10].CLK
Wclk => SigfilterValues[14][11].CLK
Wclk => SigfilterValues[14][12].CLK
Wclk => SigfilterValues[14][13].CLK
Wclk => SigfilterValues[14][14].CLK
Wclk => SigfilterValues[14][15].CLK
Wclk => SigfilterValues[14][16].CLK
Wclk => SigfilterValues[14][17].CLK
Wclk => SigfilterValues[14][18].CLK
Wclk => SigfilterValues[14][19].CLK
Wclk => SigfilterValues[14][20].CLK
Wclk => SigfilterValues[14][21].CLK
Wclk => SigfilterValues[14][22].CLK
Wclk => SigfilterValues[14][23].CLK
Wclk => SigfilterValues[14][24].CLK
Wclk => SigfilterValues[14][25].CLK
Wclk => SigfilterValues[14][26].CLK
Wclk => SigfilterValues[14][27].CLK
Wclk => SigfilterValues[14][28].CLK
Wclk => SigfilterValues[14][29].CLK
Wclk => SigfilterValues[14][30].CLK
Wclk => SigfilterValues[14][31].CLK
Wclk => SigfilterValues[13][0].CLK
Wclk => SigfilterValues[13][1].CLK
Wclk => SigfilterValues[13][2].CLK
Wclk => SigfilterValues[13][3].CLK
Wclk => SigfilterValues[13][4].CLK
Wclk => SigfilterValues[13][5].CLK
Wclk => SigfilterValues[13][6].CLK
Wclk => SigfilterValues[13][7].CLK
Wclk => SigfilterValues[13][8].CLK
Wclk => SigfilterValues[13][9].CLK
Wclk => SigfilterValues[13][10].CLK
Wclk => SigfilterValues[13][11].CLK
Wclk => SigfilterValues[13][12].CLK
Wclk => SigfilterValues[13][13].CLK
Wclk => SigfilterValues[13][14].CLK
Wclk => SigfilterValues[13][15].CLK
Wclk => SigfilterValues[13][16].CLK
Wclk => SigfilterValues[13][17].CLK
Wclk => SigfilterValues[13][18].CLK
Wclk => SigfilterValues[13][19].CLK
Wclk => SigfilterValues[13][20].CLK
Wclk => SigfilterValues[13][21].CLK
Wclk => SigfilterValues[13][22].CLK
Wclk => SigfilterValues[13][23].CLK
Wclk => SigfilterValues[13][24].CLK
Wclk => SigfilterValues[13][25].CLK
Wclk => SigfilterValues[13][26].CLK
Wclk => SigfilterValues[13][27].CLK
Wclk => SigfilterValues[13][28].CLK
Wclk => SigfilterValues[13][29].CLK
Wclk => SigfilterValues[13][30].CLK
Wclk => SigfilterValues[13][31].CLK
Wclk => SigfilterValues[12][0].CLK
Wclk => SigfilterValues[12][1].CLK
Wclk => SigfilterValues[12][2].CLK
Wclk => SigfilterValues[12][3].CLK
Wclk => SigfilterValues[12][4].CLK
Wclk => SigfilterValues[12][5].CLK
Wclk => SigfilterValues[12][6].CLK
Wclk => SigfilterValues[12][7].CLK
Wclk => SigfilterValues[12][8].CLK
Wclk => SigfilterValues[12][9].CLK
Wclk => SigfilterValues[12][10].CLK
Wclk => SigfilterValues[12][11].CLK
Wclk => SigfilterValues[12][12].CLK
Wclk => SigfilterValues[12][13].CLK
Wclk => SigfilterValues[12][14].CLK
Wclk => SigfilterValues[12][15].CLK
Wclk => SigfilterValues[12][16].CLK
Wclk => SigfilterValues[12][17].CLK
Wclk => SigfilterValues[12][18].CLK
Wclk => SigfilterValues[12][19].CLK
Wclk => SigfilterValues[12][20].CLK
Wclk => SigfilterValues[12][21].CLK
Wclk => SigfilterValues[12][22].CLK
Wclk => SigfilterValues[12][23].CLK
Wclk => SigfilterValues[12][24].CLK
Wclk => SigfilterValues[12][25].CLK
Wclk => SigfilterValues[12][26].CLK
Wclk => SigfilterValues[12][27].CLK
Wclk => SigfilterValues[12][28].CLK
Wclk => SigfilterValues[12][29].CLK
Wclk => SigfilterValues[12][30].CLK
Wclk => SigfilterValues[12][31].CLK
Wclk => SigfilterValues[11][0].CLK
Wclk => SigfilterValues[11][1].CLK
Wclk => SigfilterValues[11][2].CLK
Wclk => SigfilterValues[11][3].CLK
Wclk => SigfilterValues[11][4].CLK
Wclk => SigfilterValues[11][5].CLK
Wclk => SigfilterValues[11][6].CLK
Wclk => SigfilterValues[11][7].CLK
Wclk => SigfilterValues[11][8].CLK
Wclk => SigfilterValues[11][9].CLK
Wclk => SigfilterValues[11][10].CLK
Wclk => SigfilterValues[11][11].CLK
Wclk => SigfilterValues[11][12].CLK
Wclk => SigfilterValues[11][13].CLK
Wclk => SigfilterValues[11][14].CLK
Wclk => SigfilterValues[11][15].CLK
Wclk => SigfilterValues[11][16].CLK
Wclk => SigfilterValues[11][17].CLK
Wclk => SigfilterValues[11][18].CLK
Wclk => SigfilterValues[11][19].CLK
Wclk => SigfilterValues[11][20].CLK
Wclk => SigfilterValues[11][21].CLK
Wclk => SigfilterValues[11][22].CLK
Wclk => SigfilterValues[11][23].CLK
Wclk => SigfilterValues[11][24].CLK
Wclk => SigfilterValues[11][25].CLK
Wclk => SigfilterValues[11][26].CLK
Wclk => SigfilterValues[11][27].CLK
Wclk => SigfilterValues[11][28].CLK
Wclk => SigfilterValues[11][29].CLK
Wclk => SigfilterValues[11][30].CLK
Wclk => SigfilterValues[11][31].CLK
Wclk => SigfilterValues[10][0].CLK
Wclk => SigfilterValues[10][1].CLK
Wclk => SigfilterValues[10][2].CLK
Wclk => SigfilterValues[10][3].CLK
Wclk => SigfilterValues[10][4].CLK
Wclk => SigfilterValues[10][5].CLK
Wclk => SigfilterValues[10][6].CLK
Wclk => SigfilterValues[10][7].CLK
Wclk => SigfilterValues[10][8].CLK
Wclk => SigfilterValues[10][9].CLK
Wclk => SigfilterValues[10][10].CLK
Wclk => SigfilterValues[10][11].CLK
Wclk => SigfilterValues[10][12].CLK
Wclk => SigfilterValues[10][13].CLK
Wclk => SigfilterValues[10][14].CLK
Wclk => SigfilterValues[10][15].CLK
Wclk => SigfilterValues[10][16].CLK
Wclk => SigfilterValues[10][17].CLK
Wclk => SigfilterValues[10][18].CLK
Wclk => SigfilterValues[10][19].CLK
Wclk => SigfilterValues[10][20].CLK
Wclk => SigfilterValues[10][21].CLK
Wclk => SigfilterValues[10][22].CLK
Wclk => SigfilterValues[10][23].CLK
Wclk => SigfilterValues[10][24].CLK
Wclk => SigfilterValues[10][25].CLK
Wclk => SigfilterValues[10][26].CLK
Wclk => SigfilterValues[10][27].CLK
Wclk => SigfilterValues[10][28].CLK
Wclk => SigfilterValues[10][29].CLK
Wclk => SigfilterValues[10][30].CLK
Wclk => SigfilterValues[10][31].CLK
Wclk => SigfilterValues[9][0].CLK
Wclk => SigfilterValues[9][1].CLK
Wclk => SigfilterValues[9][2].CLK
Wclk => SigfilterValues[9][3].CLK
Wclk => SigfilterValues[9][4].CLK
Wclk => SigfilterValues[9][5].CLK
Wclk => SigfilterValues[9][6].CLK
Wclk => SigfilterValues[9][7].CLK
Wclk => SigfilterValues[9][8].CLK
Wclk => SigfilterValues[9][9].CLK
Wclk => SigfilterValues[9][10].CLK
Wclk => SigfilterValues[9][11].CLK
Wclk => SigfilterValues[9][12].CLK
Wclk => SigfilterValues[9][13].CLK
Wclk => SigfilterValues[9][14].CLK
Wclk => SigfilterValues[9][15].CLK
Wclk => SigfilterValues[9][16].CLK
Wclk => SigfilterValues[9][17].CLK
Wclk => SigfilterValues[9][18].CLK
Wclk => SigfilterValues[9][19].CLK
Wclk => SigfilterValues[9][20].CLK
Wclk => SigfilterValues[9][21].CLK
Wclk => SigfilterValues[9][22].CLK
Wclk => SigfilterValues[9][23].CLK
Wclk => SigfilterValues[9][24].CLK
Wclk => SigfilterValues[9][25].CLK
Wclk => SigfilterValues[9][26].CLK
Wclk => SigfilterValues[9][27].CLK
Wclk => SigfilterValues[9][28].CLK
Wclk => SigfilterValues[9][29].CLK
Wclk => SigfilterValues[9][30].CLK
Wclk => SigfilterValues[9][31].CLK
Wclk => SigfilterValues[8][0].CLK
Wclk => SigfilterValues[8][1].CLK
Wclk => SigfilterValues[8][2].CLK
Wclk => SigfilterValues[8][3].CLK
Wclk => SigfilterValues[8][4].CLK
Wclk => SigfilterValues[8][5].CLK
Wclk => SigfilterValues[8][6].CLK
Wclk => SigfilterValues[8][7].CLK
Wclk => SigfilterValues[8][8].CLK
Wclk => SigfilterValues[8][9].CLK
Wclk => SigfilterValues[8][10].CLK
Wclk => SigfilterValues[8][11].CLK
Wclk => SigfilterValues[8][12].CLK
Wclk => SigfilterValues[8][13].CLK
Wclk => SigfilterValues[8][14].CLK
Wclk => SigfilterValues[8][15].CLK
Wclk => SigfilterValues[8][16].CLK
Wclk => SigfilterValues[8][17].CLK
Wclk => SigfilterValues[8][18].CLK
Wclk => SigfilterValues[8][19].CLK
Wclk => SigfilterValues[8][20].CLK
Wclk => SigfilterValues[8][21].CLK
Wclk => SigfilterValues[8][22].CLK
Wclk => SigfilterValues[8][23].CLK
Wclk => SigfilterValues[8][24].CLK
Wclk => SigfilterValues[8][25].CLK
Wclk => SigfilterValues[8][26].CLK
Wclk => SigfilterValues[8][27].CLK
Wclk => SigfilterValues[8][28].CLK
Wclk => SigfilterValues[8][29].CLK
Wclk => SigfilterValues[8][30].CLK
Wclk => SigfilterValues[8][31].CLK
Wclk => SigfilterValues[7][0].CLK
Wclk => SigfilterValues[7][1].CLK
Wclk => SigfilterValues[7][2].CLK
Wclk => SigfilterValues[7][3].CLK
Wclk => SigfilterValues[7][4].CLK
Wclk => SigfilterValues[7][5].CLK
Wclk => SigfilterValues[7][6].CLK
Wclk => SigfilterValues[7][7].CLK
Wclk => SigfilterValues[7][8].CLK
Wclk => SigfilterValues[7][9].CLK
Wclk => SigfilterValues[7][10].CLK
Wclk => SigfilterValues[7][11].CLK
Wclk => SigfilterValues[7][12].CLK
Wclk => SigfilterValues[7][13].CLK
Wclk => SigfilterValues[7][14].CLK
Wclk => SigfilterValues[7][15].CLK
Wclk => SigfilterValues[7][16].CLK
Wclk => SigfilterValues[7][17].CLK
Wclk => SigfilterValues[7][18].CLK
Wclk => SigfilterValues[7][19].CLK
Wclk => SigfilterValues[7][20].CLK
Wclk => SigfilterValues[7][21].CLK
Wclk => SigfilterValues[7][22].CLK
Wclk => SigfilterValues[7][23].CLK
Wclk => SigfilterValues[7][24].CLK
Wclk => SigfilterValues[7][25].CLK
Wclk => SigfilterValues[7][26].CLK
Wclk => SigfilterValues[7][27].CLK
Wclk => SigfilterValues[7][28].CLK
Wclk => SigfilterValues[7][29].CLK
Wclk => SigfilterValues[7][30].CLK
Wclk => SigfilterValues[7][31].CLK
Wclk => SigfilterValues[6][0].CLK
Wclk => SigfilterValues[6][1].CLK
Wclk => SigfilterValues[6][2].CLK
Wclk => SigfilterValues[6][3].CLK
Wclk => SigfilterValues[6][4].CLK
Wclk => SigfilterValues[6][5].CLK
Wclk => SigfilterValues[6][6].CLK
Wclk => SigfilterValues[6][7].CLK
Wclk => SigfilterValues[6][8].CLK
Wclk => SigfilterValues[6][9].CLK
Wclk => SigfilterValues[6][10].CLK
Wclk => SigfilterValues[6][11].CLK
Wclk => SigfilterValues[6][12].CLK
Wclk => SigfilterValues[6][13].CLK
Wclk => SigfilterValues[6][14].CLK
Wclk => SigfilterValues[6][15].CLK
Wclk => SigfilterValues[6][16].CLK
Wclk => SigfilterValues[6][17].CLK
Wclk => SigfilterValues[6][18].CLK
Wclk => SigfilterValues[6][19].CLK
Wclk => SigfilterValues[6][20].CLK
Wclk => SigfilterValues[6][21].CLK
Wclk => SigfilterValues[6][22].CLK
Wclk => SigfilterValues[6][23].CLK
Wclk => SigfilterValues[6][24].CLK
Wclk => SigfilterValues[6][25].CLK
Wclk => SigfilterValues[6][26].CLK
Wclk => SigfilterValues[6][27].CLK
Wclk => SigfilterValues[6][28].CLK
Wclk => SigfilterValues[6][29].CLK
Wclk => SigfilterValues[6][30].CLK
Wclk => SigfilterValues[6][31].CLK
Wclk => SigfilterValues[5][0].CLK
Wclk => SigfilterValues[5][1].CLK
Wclk => SigfilterValues[5][2].CLK
Wclk => SigfilterValues[5][3].CLK
Wclk => SigfilterValues[5][4].CLK
Wclk => SigfilterValues[5][5].CLK
Wclk => SigfilterValues[5][6].CLK
Wclk => SigfilterValues[5][7].CLK
Wclk => SigfilterValues[5][8].CLK
Wclk => SigfilterValues[5][9].CLK
Wclk => SigfilterValues[5][10].CLK
Wclk => SigfilterValues[5][11].CLK
Wclk => SigfilterValues[5][12].CLK
Wclk => SigfilterValues[5][13].CLK
Wclk => SigfilterValues[5][14].CLK
Wclk => SigfilterValues[5][15].CLK
Wclk => SigfilterValues[5][16].CLK
Wclk => SigfilterValues[5][17].CLK
Wclk => SigfilterValues[5][18].CLK
Wclk => SigfilterValues[5][19].CLK
Wclk => SigfilterValues[5][20].CLK
Wclk => SigfilterValues[5][21].CLK
Wclk => SigfilterValues[5][22].CLK
Wclk => SigfilterValues[5][23].CLK
Wclk => SigfilterValues[5][24].CLK
Wclk => SigfilterValues[5][25].CLK
Wclk => SigfilterValues[5][26].CLK
Wclk => SigfilterValues[5][27].CLK
Wclk => SigfilterValues[5][28].CLK
Wclk => SigfilterValues[5][29].CLK
Wclk => SigfilterValues[5][30].CLK
Wclk => SigfilterValues[5][31].CLK
Wclk => SigfilterValues[4][0].CLK
Wclk => SigfilterValues[4][1].CLK
Wclk => SigfilterValues[4][2].CLK
Wclk => SigfilterValues[4][3].CLK
Wclk => SigfilterValues[4][4].CLK
Wclk => SigfilterValues[4][5].CLK
Wclk => SigfilterValues[4][6].CLK
Wclk => SigfilterValues[4][7].CLK
Wclk => SigfilterValues[4][8].CLK
Wclk => SigfilterValues[4][9].CLK
Wclk => SigfilterValues[4][10].CLK
Wclk => SigfilterValues[4][11].CLK
Wclk => SigfilterValues[4][12].CLK
Wclk => SigfilterValues[4][13].CLK
Wclk => SigfilterValues[4][14].CLK
Wclk => SigfilterValues[4][15].CLK
Wclk => SigfilterValues[4][16].CLK
Wclk => SigfilterValues[4][17].CLK
Wclk => SigfilterValues[4][18].CLK
Wclk => SigfilterValues[4][19].CLK
Wclk => SigfilterValues[4][20].CLK
Wclk => SigfilterValues[4][21].CLK
Wclk => SigfilterValues[4][22].CLK
Wclk => SigfilterValues[4][23].CLK
Wclk => SigfilterValues[4][24].CLK
Wclk => SigfilterValues[4][25].CLK
Wclk => SigfilterValues[4][26].CLK
Wclk => SigfilterValues[4][27].CLK
Wclk => SigfilterValues[4][28].CLK
Wclk => SigfilterValues[4][29].CLK
Wclk => SigfilterValues[4][30].CLK
Wclk => SigfilterValues[4][31].CLK
Wclk => SigfilterValues[3][0].CLK
Wclk => SigfilterValues[3][1].CLK
Wclk => SigfilterValues[3][2].CLK
Wclk => SigfilterValues[3][3].CLK
Wclk => SigfilterValues[3][4].CLK
Wclk => SigfilterValues[3][5].CLK
Wclk => SigfilterValues[3][6].CLK
Wclk => SigfilterValues[3][7].CLK
Wclk => SigfilterValues[3][8].CLK
Wclk => SigfilterValues[3][9].CLK
Wclk => SigfilterValues[3][10].CLK
Wclk => SigfilterValues[3][11].CLK
Wclk => SigfilterValues[3][12].CLK
Wclk => SigfilterValues[3][13].CLK
Wclk => SigfilterValues[3][14].CLK
Wclk => SigfilterValues[3][15].CLK
Wclk => SigfilterValues[3][16].CLK
Wclk => SigfilterValues[3][17].CLK
Wclk => SigfilterValues[3][18].CLK
Wclk => SigfilterValues[3][19].CLK
Wclk => SigfilterValues[3][20].CLK
Wclk => SigfilterValues[3][21].CLK
Wclk => SigfilterValues[3][22].CLK
Wclk => SigfilterValues[3][23].CLK
Wclk => SigfilterValues[3][24].CLK
Wclk => SigfilterValues[3][25].CLK
Wclk => SigfilterValues[3][26].CLK
Wclk => SigfilterValues[3][27].CLK
Wclk => SigfilterValues[3][28].CLK
Wclk => SigfilterValues[3][29].CLK
Wclk => SigfilterValues[3][30].CLK
Wclk => SigfilterValues[3][31].CLK
Wclk => SigfilterValues[2][0].CLK
Wclk => SigfilterValues[2][1].CLK
Wclk => SigfilterValues[2][2].CLK
Wclk => SigfilterValues[2][3].CLK
Wclk => SigfilterValues[2][4].CLK
Wclk => SigfilterValues[2][5].CLK
Wclk => SigfilterValues[2][6].CLK
Wclk => SigfilterValues[2][7].CLK
Wclk => SigfilterValues[2][8].CLK
Wclk => SigfilterValues[2][9].CLK
Wclk => SigfilterValues[2][10].CLK
Wclk => SigfilterValues[2][11].CLK
Wclk => SigfilterValues[2][12].CLK
Wclk => SigfilterValues[2][13].CLK
Wclk => SigfilterValues[2][14].CLK
Wclk => SigfilterValues[2][15].CLK
Wclk => SigfilterValues[2][16].CLK
Wclk => SigfilterValues[2][17].CLK
Wclk => SigfilterValues[2][18].CLK
Wclk => SigfilterValues[2][19].CLK
Wclk => SigfilterValues[2][20].CLK
Wclk => SigfilterValues[2][21].CLK
Wclk => SigfilterValues[2][22].CLK
Wclk => SigfilterValues[2][23].CLK
Wclk => SigfilterValues[2][24].CLK
Wclk => SigfilterValues[2][25].CLK
Wclk => SigfilterValues[2][26].CLK
Wclk => SigfilterValues[2][27].CLK
Wclk => SigfilterValues[2][28].CLK
Wclk => SigfilterValues[2][29].CLK
Wclk => SigfilterValues[2][30].CLK
Wclk => SigfilterValues[2][31].CLK
Wclk => SigfilterValues[1][0].CLK
Wclk => SigfilterValues[1][1].CLK
Wclk => SigfilterValues[1][2].CLK
Wclk => SigfilterValues[1][3].CLK
Wclk => SigfilterValues[1][4].CLK
Wclk => SigfilterValues[1][5].CLK
Wclk => SigfilterValues[1][6].CLK
Wclk => SigfilterValues[1][7].CLK
Wclk => SigfilterValues[1][8].CLK
Wclk => SigfilterValues[1][9].CLK
Wclk => SigfilterValues[1][10].CLK
Wclk => SigfilterValues[1][11].CLK
Wclk => SigfilterValues[1][12].CLK
Wclk => SigfilterValues[1][13].CLK
Wclk => SigfilterValues[1][14].CLK
Wclk => SigfilterValues[1][15].CLK
Wclk => SigfilterValues[1][16].CLK
Wclk => SigfilterValues[1][17].CLK
Wclk => SigfilterValues[1][18].CLK
Wclk => SigfilterValues[1][19].CLK
Wclk => SigfilterValues[1][20].CLK
Wclk => SigfilterValues[1][21].CLK
Wclk => SigfilterValues[1][22].CLK
Wclk => SigfilterValues[1][23].CLK
Wclk => SigfilterValues[1][24].CLK
Wclk => SigfilterValues[1][25].CLK
Wclk => SigfilterValues[1][26].CLK
Wclk => SigfilterValues[1][27].CLK
Wclk => SigfilterValues[1][28].CLK
Wclk => SigfilterValues[1][29].CLK
Wclk => SigfilterValues[1][30].CLK
Wclk => SigfilterValues[1][31].CLK
Wclk => SigfilterValues[0][0].CLK
Wclk => SigfilterValues[0][1].CLK
Wclk => SigfilterValues[0][2].CLK
Wclk => SigfilterValues[0][3].CLK
Wclk => SigfilterValues[0][4].CLK
Wclk => SigfilterValues[0][5].CLK
Wclk => SigfilterValues[0][6].CLK
Wclk => SigfilterValues[0][7].CLK
Wclk => SigfilterValues[0][8].CLK
Wclk => SigfilterValues[0][9].CLK
Wclk => SigfilterValues[0][10].CLK
Wclk => SigfilterValues[0][11].CLK
Wclk => SigfilterValues[0][12].CLK
Wclk => SigfilterValues[0][13].CLK
Wclk => SigfilterValues[0][14].CLK
Wclk => SigfilterValues[0][15].CLK
Wclk => SigfilterValues[0][16].CLK
Wclk => SigfilterValues[0][17].CLK
Wclk => SigfilterValues[0][18].CLK
Wclk => SigfilterValues[0][19].CLK
Wclk => SigfilterValues[0][20].CLK
Wclk => SigfilterValues[0][21].CLK
Wclk => SigfilterValues[0][22].CLK
Wclk => SigfilterValues[0][23].CLK
Wclk => SigfilterValues[0][24].CLK
Wclk => SigfilterValues[0][25].CLK
Wclk => SigfilterValues[0][26].CLK
Wclk => SigfilterValues[0][27].CLK
Wclk => SigfilterValues[0][28].CLK
Wclk => SigfilterValues[0][29].CLK
Wclk => SigfilterValues[0][30].CLK
Wclk => SigfilterValues[0][31].CLK
Wclk => oFilter[0]~reg0.CLK
Wclk => oFilter[1]~reg0.CLK
Wclk => oFilter[2]~reg0.CLK
Wclk => oFilter[3]~reg0.CLK
Wclk => oFilter[4]~reg0.CLK
Wclk => oFilter[5]~reg0.CLK
Wclk => oFilter[6]~reg0.CLK
Wclk => oFilter[7]~reg0.CLK
Wclk => oFilter[8]~reg0.CLK
Wclk => oFilter[9]~reg0.CLK
Wclk => line_buffer_wizard:u2.clock
Wclk => line_buffer_wizard:u3.clock
Wclk => line_buffer_wizard:u4.clock
Wclk => line_buffer_wizard:u5.clock
Wclk => window_buffer:u6.clock
Wclk => window_buffer:u7.clock
Wclk => window_buffer:u8.clock
Wclk => window_buffer:u9.clock
Wclk => window_buffer:u10.clock
X_Cont[0] => ~NO_FANOUT~
X_Cont[1] => Equal1.IN31
X_Cont[2] => Equal1.IN30
X_Cont[3] => Equal1.IN29
X_Cont[4] => Equal1.IN28
X_Cont[5] => Equal1.IN27
X_Cont[6] => Equal1.IN26
X_Cont[7] => Equal1.IN25
X_Cont[8] => Equal1.IN24
X_Cont[9] => Equal1.IN23
X_Cont[10] => Equal1.IN22
X_Cont[11] => Equal1.IN21
X_Cont[12] => Equal1.IN20
X_Cont[13] => Equal1.IN19
X_Cont[14] => Equal1.IN18
X_Cont[15] => Equal1.IN17
Y_Cont[0] => ~NO_FANOUT~
Y_Cont[1] => Equal0.IN31
Y_Cont[2] => Equal0.IN30
Y_Cont[3] => Equal0.IN29
Y_Cont[4] => Equal0.IN28
Y_Cont[5] => Equal0.IN27
Y_Cont[6] => Equal0.IN26
Y_Cont[7] => Equal0.IN25
Y_Cont[8] => Equal0.IN24
Y_Cont[9] => Equal0.IN23
Y_Cont[10] => Equal0.IN22
Y_Cont[11] => Equal0.IN21
Y_Cont[12] => Equal0.IN20
Y_Cont[13] => Equal0.IN19
Y_Cont[14] => Equal0.IN18
Y_Cont[15] => Equal0.IN17
in_GrayScale[0] => line_buffer_wizard:u1.shiftin[0]
in_GrayScale[1] => line_buffer_wizard:u1.shiftin[1]
in_GrayScale[2] => line_buffer_wizard:u1.shiftin[2]
in_GrayScale[3] => line_buffer_wizard:u1.shiftin[3]
in_GrayScale[4] => line_buffer_wizard:u1.shiftin[4]
in_GrayScale[5] => line_buffer_wizard:u1.shiftin[5]
in_GrayScale[6] => line_buffer_wizard:u1.shiftin[6]
in_GrayScale[7] => line_buffer_wizard:u1.shiftin[7]
in_GrayScale[8] => line_buffer_wizard:u1.shiftin[8]
in_GrayScale[9] => line_buffer_wizard:u1.shiftin[9]
in_GrayScale[10] => line_buffer_wizard:u1.shiftin[10]
in_GrayScale[11] => line_buffer_wizard:u1.shiftin[11]
oFilter[0] <= oFilter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[1] <= oFilter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[2] <= oFilter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[3] <= oFilter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[4] <= oFilter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[5] <= oFilter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[6] <= oFilter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[7] <= oFilter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[8] <= oFilter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFilter[9] <= oFilter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_3jv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_3jv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_3jv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_3jv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_3jv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_3jv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_3jv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_3jv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_3jv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_3jv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_3jv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_3jv:auto_generated.shiftin[11]
clock => shift_taps_3jv:auto_generated.clock
clken => shift_taps_3jv:auto_generated.clken
shiftout[0] <= shift_taps_3jv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_3jv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_3jv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_3jv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_3jv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_3jv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_3jv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_3jv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_3jv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_3jv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_3jv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_3jv:auto_generated.shiftout[11]
taps[0] <= shift_taps_3jv:auto_generated.taps[0]
taps[1] <= shift_taps_3jv:auto_generated.taps[1]
taps[2] <= shift_taps_3jv:auto_generated.taps[2]
taps[3] <= shift_taps_3jv:auto_generated.taps[3]
taps[4] <= shift_taps_3jv:auto_generated.taps[4]
taps[5] <= shift_taps_3jv:auto_generated.taps[5]
taps[6] <= shift_taps_3jv:auto_generated.taps[6]
taps[7] <= shift_taps_3jv:auto_generated.taps[7]
taps[8] <= shift_taps_3jv:auto_generated.taps[8]
taps[9] <= shift_taps_3jv:auto_generated.taps[9]
taps[10] <= shift_taps_3jv:auto_generated.taps[10]
taps[11] <= shift_taps_3jv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated
clken => altsyncram_qea1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_qea1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_qea1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_qea1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_qea1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_qea1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_qea1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_qea1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_qea1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_qea1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_qea1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_qea1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_qea1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_qea1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_qea1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_qea1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_qea1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_qea1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_qea1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_qea1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_qea1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_qea1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_qea1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_qea1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_qea1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_qea1:altsyncram2.q_b[11]
taps[0] <= altsyncram_qea1:altsyncram2.q_b[0]
taps[1] <= altsyncram_qea1:altsyncram2.q_b[1]
taps[2] <= altsyncram_qea1:altsyncram2.q_b[2]
taps[3] <= altsyncram_qea1:altsyncram2.q_b[3]
taps[4] <= altsyncram_qea1:altsyncram2.q_b[4]
taps[5] <= altsyncram_qea1:altsyncram2.q_b[5]
taps[6] <= altsyncram_qea1:altsyncram2.q_b[6]
taps[7] <= altsyncram_qea1:altsyncram2.q_b[7]
taps[8] <= altsyncram_qea1:altsyncram2.q_b[8]
taps[9] <= altsyncram_qea1:altsyncram2.q_b[9]
taps[10] <= altsyncram_qea1:altsyncram2.q_b[10]
taps[11] <= altsyncram_qea1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_3jv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_3jv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_3jv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_3jv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_3jv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_3jv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_3jv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_3jv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_3jv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_3jv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_3jv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_3jv:auto_generated.shiftin[11]
clock => shift_taps_3jv:auto_generated.clock
clken => shift_taps_3jv:auto_generated.clken
shiftout[0] <= shift_taps_3jv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_3jv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_3jv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_3jv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_3jv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_3jv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_3jv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_3jv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_3jv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_3jv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_3jv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_3jv:auto_generated.shiftout[11]
taps[0] <= shift_taps_3jv:auto_generated.taps[0]
taps[1] <= shift_taps_3jv:auto_generated.taps[1]
taps[2] <= shift_taps_3jv:auto_generated.taps[2]
taps[3] <= shift_taps_3jv:auto_generated.taps[3]
taps[4] <= shift_taps_3jv:auto_generated.taps[4]
taps[5] <= shift_taps_3jv:auto_generated.taps[5]
taps[6] <= shift_taps_3jv:auto_generated.taps[6]
taps[7] <= shift_taps_3jv:auto_generated.taps[7]
taps[8] <= shift_taps_3jv:auto_generated.taps[8]
taps[9] <= shift_taps_3jv:auto_generated.taps[9]
taps[10] <= shift_taps_3jv:auto_generated.taps[10]
taps[11] <= shift_taps_3jv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated
clken => altsyncram_qea1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_qea1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_qea1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_qea1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_qea1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_qea1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_qea1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_qea1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_qea1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_qea1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_qea1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_qea1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_qea1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_qea1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_qea1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_qea1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_qea1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_qea1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_qea1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_qea1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_qea1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_qea1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_qea1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_qea1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_qea1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_qea1:altsyncram2.q_b[11]
taps[0] <= altsyncram_qea1:altsyncram2.q_b[0]
taps[1] <= altsyncram_qea1:altsyncram2.q_b[1]
taps[2] <= altsyncram_qea1:altsyncram2.q_b[2]
taps[3] <= altsyncram_qea1:altsyncram2.q_b[3]
taps[4] <= altsyncram_qea1:altsyncram2.q_b[4]
taps[5] <= altsyncram_qea1:altsyncram2.q_b[5]
taps[6] <= altsyncram_qea1:altsyncram2.q_b[6]
taps[7] <= altsyncram_qea1:altsyncram2.q_b[7]
taps[8] <= altsyncram_qea1:altsyncram2.q_b[8]
taps[9] <= altsyncram_qea1:altsyncram2.q_b[9]
taps[10] <= altsyncram_qea1:altsyncram2.q_b[10]
taps[11] <= altsyncram_qea1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_3jv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_3jv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_3jv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_3jv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_3jv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_3jv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_3jv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_3jv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_3jv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_3jv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_3jv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_3jv:auto_generated.shiftin[11]
clock => shift_taps_3jv:auto_generated.clock
clken => shift_taps_3jv:auto_generated.clken
shiftout[0] <= shift_taps_3jv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_3jv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_3jv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_3jv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_3jv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_3jv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_3jv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_3jv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_3jv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_3jv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_3jv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_3jv:auto_generated.shiftout[11]
taps[0] <= shift_taps_3jv:auto_generated.taps[0]
taps[1] <= shift_taps_3jv:auto_generated.taps[1]
taps[2] <= shift_taps_3jv:auto_generated.taps[2]
taps[3] <= shift_taps_3jv:auto_generated.taps[3]
taps[4] <= shift_taps_3jv:auto_generated.taps[4]
taps[5] <= shift_taps_3jv:auto_generated.taps[5]
taps[6] <= shift_taps_3jv:auto_generated.taps[6]
taps[7] <= shift_taps_3jv:auto_generated.taps[7]
taps[8] <= shift_taps_3jv:auto_generated.taps[8]
taps[9] <= shift_taps_3jv:auto_generated.taps[9]
taps[10] <= shift_taps_3jv:auto_generated.taps[10]
taps[11] <= shift_taps_3jv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated
clken => altsyncram_qea1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_qea1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_qea1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_qea1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_qea1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_qea1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_qea1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_qea1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_qea1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_qea1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_qea1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_qea1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_qea1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_qea1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_qea1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_qea1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_qea1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_qea1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_qea1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_qea1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_qea1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_qea1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_qea1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_qea1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_qea1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_qea1:altsyncram2.q_b[11]
taps[0] <= altsyncram_qea1:altsyncram2.q_b[0]
taps[1] <= altsyncram_qea1:altsyncram2.q_b[1]
taps[2] <= altsyncram_qea1:altsyncram2.q_b[2]
taps[3] <= altsyncram_qea1:altsyncram2.q_b[3]
taps[4] <= altsyncram_qea1:altsyncram2.q_b[4]
taps[5] <= altsyncram_qea1:altsyncram2.q_b[5]
taps[6] <= altsyncram_qea1:altsyncram2.q_b[6]
taps[7] <= altsyncram_qea1:altsyncram2.q_b[7]
taps[8] <= altsyncram_qea1:altsyncram2.q_b[8]
taps[9] <= altsyncram_qea1:altsyncram2.q_b[9]
taps[10] <= altsyncram_qea1:altsyncram2.q_b[10]
taps[11] <= altsyncram_qea1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u4
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u4|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_3jv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_3jv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_3jv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_3jv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_3jv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_3jv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_3jv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_3jv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_3jv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_3jv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_3jv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_3jv:auto_generated.shiftin[11]
clock => shift_taps_3jv:auto_generated.clock
clken => shift_taps_3jv:auto_generated.clken
shiftout[0] <= shift_taps_3jv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_3jv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_3jv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_3jv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_3jv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_3jv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_3jv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_3jv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_3jv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_3jv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_3jv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_3jv:auto_generated.shiftout[11]
taps[0] <= shift_taps_3jv:auto_generated.taps[0]
taps[1] <= shift_taps_3jv:auto_generated.taps[1]
taps[2] <= shift_taps_3jv:auto_generated.taps[2]
taps[3] <= shift_taps_3jv:auto_generated.taps[3]
taps[4] <= shift_taps_3jv:auto_generated.taps[4]
taps[5] <= shift_taps_3jv:auto_generated.taps[5]
taps[6] <= shift_taps_3jv:auto_generated.taps[6]
taps[7] <= shift_taps_3jv:auto_generated.taps[7]
taps[8] <= shift_taps_3jv:auto_generated.taps[8]
taps[9] <= shift_taps_3jv:auto_generated.taps[9]
taps[10] <= shift_taps_3jv:auto_generated.taps[10]
taps[11] <= shift_taps_3jv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u4|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated
clken => altsyncram_qea1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_qea1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_qea1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_qea1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_qea1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_qea1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_qea1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_qea1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_qea1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_qea1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_qea1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_qea1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_qea1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_qea1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_qea1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_qea1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_qea1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_qea1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_qea1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_qea1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_qea1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_qea1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_qea1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_qea1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_qea1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_qea1:altsyncram2.q_b[11]
taps[0] <= altsyncram_qea1:altsyncram2.q_b[0]
taps[1] <= altsyncram_qea1:altsyncram2.q_b[1]
taps[2] <= altsyncram_qea1:altsyncram2.q_b[2]
taps[3] <= altsyncram_qea1:altsyncram2.q_b[3]
taps[4] <= altsyncram_qea1:altsyncram2.q_b[4]
taps[5] <= altsyncram_qea1:altsyncram2.q_b[5]
taps[6] <= altsyncram_qea1:altsyncram2.q_b[6]
taps[7] <= altsyncram_qea1:altsyncram2.q_b[7]
taps[8] <= altsyncram_qea1:altsyncram2.q_b[8]
taps[9] <= altsyncram_qea1:altsyncram2.q_b[9]
taps[10] <= altsyncram_qea1:altsyncram2.q_b[10]
taps[11] <= altsyncram_qea1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u4|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u4|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u4|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u5
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u5|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_3jv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_3jv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_3jv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_3jv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_3jv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_3jv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_3jv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_3jv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_3jv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_3jv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_3jv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_3jv:auto_generated.shiftin[11]
clock => shift_taps_3jv:auto_generated.clock
clken => shift_taps_3jv:auto_generated.clken
shiftout[0] <= shift_taps_3jv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_3jv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_3jv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_3jv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_3jv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_3jv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_3jv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_3jv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_3jv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_3jv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_3jv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_3jv:auto_generated.shiftout[11]
taps[0] <= shift_taps_3jv:auto_generated.taps[0]
taps[1] <= shift_taps_3jv:auto_generated.taps[1]
taps[2] <= shift_taps_3jv:auto_generated.taps[2]
taps[3] <= shift_taps_3jv:auto_generated.taps[3]
taps[4] <= shift_taps_3jv:auto_generated.taps[4]
taps[5] <= shift_taps_3jv:auto_generated.taps[5]
taps[6] <= shift_taps_3jv:auto_generated.taps[6]
taps[7] <= shift_taps_3jv:auto_generated.taps[7]
taps[8] <= shift_taps_3jv:auto_generated.taps[8]
taps[9] <= shift_taps_3jv:auto_generated.taps[9]
taps[10] <= shift_taps_3jv:auto_generated.taps[10]
taps[11] <= shift_taps_3jv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u5|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated
clken => altsyncram_qea1:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_qea1:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_qea1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_qea1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_qea1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_qea1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_qea1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_qea1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_qea1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_qea1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_qea1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_qea1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_qea1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_qea1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_qea1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_qea1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_qea1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_qea1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_qea1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_qea1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_qea1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_qea1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_qea1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_qea1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_qea1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_qea1:altsyncram2.q_b[11]
taps[0] <= altsyncram_qea1:altsyncram2.q_b[0]
taps[1] <= altsyncram_qea1:altsyncram2.q_b[1]
taps[2] <= altsyncram_qea1:altsyncram2.q_b[2]
taps[3] <= altsyncram_qea1:altsyncram2.q_b[3]
taps[4] <= altsyncram_qea1:altsyncram2.q_b[4]
taps[5] <= altsyncram_qea1:altsyncram2.q_b[5]
taps[6] <= altsyncram_qea1:altsyncram2.q_b[6]
taps[7] <= altsyncram_qea1:altsyncram2.q_b[7]
taps[8] <= altsyncram_qea1:altsyncram2.q_b[8]
taps[9] <= altsyncram_qea1:altsyncram2.q_b[9]
taps[10] <= altsyncram_qea1:altsyncram2.q_b[10]
taps[11] <= altsyncram_qea1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u5|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|altsyncram_qea1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u5|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1
clk_en => counter_reg_bit4a[9].IN0
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|line_buffer_wizard:u5|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3jv:auto_generated|cntr_hpf:cntr1|cmpr_ldc:cmpr5
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u6
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ufv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ufv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ufv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ufv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ufv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ufv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ufv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ufv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ufv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ufv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ufv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ufv:auto_generated.shiftin[11]
clock => shift_taps_ufv:auto_generated.clock
clken => shift_taps_ufv:auto_generated.clken
shiftout[0] <= shift_taps_ufv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ufv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ufv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ufv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ufv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ufv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ufv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ufv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ufv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ufv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ufv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ufv:auto_generated.shiftout[11]
taps[0] <= shift_taps_ufv:auto_generated.taps[0]
taps[1] <= shift_taps_ufv:auto_generated.taps[1]
taps[2] <= shift_taps_ufv:auto_generated.taps[2]
taps[3] <= shift_taps_ufv:auto_generated.taps[3]
taps[4] <= shift_taps_ufv:auto_generated.taps[4]
taps[5] <= shift_taps_ufv:auto_generated.taps[5]
taps[6] <= shift_taps_ufv:auto_generated.taps[6]
taps[7] <= shift_taps_ufv:auto_generated.taps[7]
taps[8] <= shift_taps_ufv:auto_generated.taps[8]
taps[9] <= shift_taps_ufv:auto_generated.taps[9]
taps[10] <= shift_taps_ufv:auto_generated.taps[10]
taps[11] <= shift_taps_ufv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated
clken => altsyncram_05a1:altsyncram2.clocken0
clken => cntr_kkf:cntr1.clk_en
clock => altsyncram_05a1:altsyncram2.clock0
clock => cntr_kkf:cntr1.clock
shiftin[0] => altsyncram_05a1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_05a1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_05a1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_05a1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_05a1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_05a1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_05a1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_05a1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_05a1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_05a1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_05a1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_05a1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_05a1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_05a1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_05a1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_05a1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_05a1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_05a1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_05a1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_05a1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_05a1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_05a1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_05a1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_05a1:altsyncram2.q_b[11]
taps[0] <= altsyncram_05a1:altsyncram2.q_b[0]
taps[1] <= altsyncram_05a1:altsyncram2.q_b[1]
taps[2] <= altsyncram_05a1:altsyncram2.q_b[2]
taps[3] <= altsyncram_05a1:altsyncram2.q_b[3]
taps[4] <= altsyncram_05a1:altsyncram2.q_b[4]
taps[5] <= altsyncram_05a1:altsyncram2.q_b[5]
taps[6] <= altsyncram_05a1:altsyncram2.q_b[6]
taps[7] <= altsyncram_05a1:altsyncram2.q_b[7]
taps[8] <= altsyncram_05a1:altsyncram2.q_b[8]
taps[9] <= altsyncram_05a1:altsyncram2.q_b[9]
taps[10] <= altsyncram_05a1:altsyncram2.q_b[10]
taps[11] <= altsyncram_05a1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1
clk_en => counter_reg_bit4a[1].IN0
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u6|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|cmpr_6cc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u7
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ufv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ufv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ufv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ufv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ufv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ufv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ufv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ufv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ufv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ufv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ufv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ufv:auto_generated.shiftin[11]
clock => shift_taps_ufv:auto_generated.clock
clken => shift_taps_ufv:auto_generated.clken
shiftout[0] <= shift_taps_ufv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ufv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ufv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ufv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ufv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ufv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ufv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ufv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ufv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ufv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ufv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ufv:auto_generated.shiftout[11]
taps[0] <= shift_taps_ufv:auto_generated.taps[0]
taps[1] <= shift_taps_ufv:auto_generated.taps[1]
taps[2] <= shift_taps_ufv:auto_generated.taps[2]
taps[3] <= shift_taps_ufv:auto_generated.taps[3]
taps[4] <= shift_taps_ufv:auto_generated.taps[4]
taps[5] <= shift_taps_ufv:auto_generated.taps[5]
taps[6] <= shift_taps_ufv:auto_generated.taps[6]
taps[7] <= shift_taps_ufv:auto_generated.taps[7]
taps[8] <= shift_taps_ufv:auto_generated.taps[8]
taps[9] <= shift_taps_ufv:auto_generated.taps[9]
taps[10] <= shift_taps_ufv:auto_generated.taps[10]
taps[11] <= shift_taps_ufv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated
clken => altsyncram_05a1:altsyncram2.clocken0
clken => cntr_kkf:cntr1.clk_en
clock => altsyncram_05a1:altsyncram2.clock0
clock => cntr_kkf:cntr1.clock
shiftin[0] => altsyncram_05a1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_05a1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_05a1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_05a1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_05a1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_05a1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_05a1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_05a1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_05a1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_05a1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_05a1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_05a1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_05a1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_05a1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_05a1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_05a1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_05a1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_05a1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_05a1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_05a1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_05a1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_05a1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_05a1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_05a1:altsyncram2.q_b[11]
taps[0] <= altsyncram_05a1:altsyncram2.q_b[0]
taps[1] <= altsyncram_05a1:altsyncram2.q_b[1]
taps[2] <= altsyncram_05a1:altsyncram2.q_b[2]
taps[3] <= altsyncram_05a1:altsyncram2.q_b[3]
taps[4] <= altsyncram_05a1:altsyncram2.q_b[4]
taps[5] <= altsyncram_05a1:altsyncram2.q_b[5]
taps[6] <= altsyncram_05a1:altsyncram2.q_b[6]
taps[7] <= altsyncram_05a1:altsyncram2.q_b[7]
taps[8] <= altsyncram_05a1:altsyncram2.q_b[8]
taps[9] <= altsyncram_05a1:altsyncram2.q_b[9]
taps[10] <= altsyncram_05a1:altsyncram2.q_b[10]
taps[11] <= altsyncram_05a1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1
clk_en => counter_reg_bit4a[1].IN0
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u7|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|cmpr_6cc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u8
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ufv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ufv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ufv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ufv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ufv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ufv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ufv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ufv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ufv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ufv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ufv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ufv:auto_generated.shiftin[11]
clock => shift_taps_ufv:auto_generated.clock
clken => shift_taps_ufv:auto_generated.clken
shiftout[0] <= shift_taps_ufv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ufv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ufv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ufv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ufv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ufv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ufv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ufv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ufv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ufv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ufv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ufv:auto_generated.shiftout[11]
taps[0] <= shift_taps_ufv:auto_generated.taps[0]
taps[1] <= shift_taps_ufv:auto_generated.taps[1]
taps[2] <= shift_taps_ufv:auto_generated.taps[2]
taps[3] <= shift_taps_ufv:auto_generated.taps[3]
taps[4] <= shift_taps_ufv:auto_generated.taps[4]
taps[5] <= shift_taps_ufv:auto_generated.taps[5]
taps[6] <= shift_taps_ufv:auto_generated.taps[6]
taps[7] <= shift_taps_ufv:auto_generated.taps[7]
taps[8] <= shift_taps_ufv:auto_generated.taps[8]
taps[9] <= shift_taps_ufv:auto_generated.taps[9]
taps[10] <= shift_taps_ufv:auto_generated.taps[10]
taps[11] <= shift_taps_ufv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated
clken => altsyncram_05a1:altsyncram2.clocken0
clken => cntr_kkf:cntr1.clk_en
clock => altsyncram_05a1:altsyncram2.clock0
clock => cntr_kkf:cntr1.clock
shiftin[0] => altsyncram_05a1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_05a1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_05a1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_05a1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_05a1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_05a1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_05a1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_05a1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_05a1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_05a1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_05a1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_05a1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_05a1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_05a1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_05a1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_05a1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_05a1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_05a1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_05a1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_05a1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_05a1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_05a1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_05a1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_05a1:altsyncram2.q_b[11]
taps[0] <= altsyncram_05a1:altsyncram2.q_b[0]
taps[1] <= altsyncram_05a1:altsyncram2.q_b[1]
taps[2] <= altsyncram_05a1:altsyncram2.q_b[2]
taps[3] <= altsyncram_05a1:altsyncram2.q_b[3]
taps[4] <= altsyncram_05a1:altsyncram2.q_b[4]
taps[5] <= altsyncram_05a1:altsyncram2.q_b[5]
taps[6] <= altsyncram_05a1:altsyncram2.q_b[6]
taps[7] <= altsyncram_05a1:altsyncram2.q_b[7]
taps[8] <= altsyncram_05a1:altsyncram2.q_b[8]
taps[9] <= altsyncram_05a1:altsyncram2.q_b[9]
taps[10] <= altsyncram_05a1:altsyncram2.q_b[10]
taps[11] <= altsyncram_05a1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1
clk_en => counter_reg_bit4a[1].IN0
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u8|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|cmpr_6cc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u9
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ufv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ufv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ufv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ufv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ufv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ufv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ufv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ufv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ufv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ufv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ufv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ufv:auto_generated.shiftin[11]
clock => shift_taps_ufv:auto_generated.clock
clken => shift_taps_ufv:auto_generated.clken
shiftout[0] <= shift_taps_ufv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ufv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ufv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ufv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ufv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ufv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ufv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ufv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ufv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ufv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ufv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ufv:auto_generated.shiftout[11]
taps[0] <= shift_taps_ufv:auto_generated.taps[0]
taps[1] <= shift_taps_ufv:auto_generated.taps[1]
taps[2] <= shift_taps_ufv:auto_generated.taps[2]
taps[3] <= shift_taps_ufv:auto_generated.taps[3]
taps[4] <= shift_taps_ufv:auto_generated.taps[4]
taps[5] <= shift_taps_ufv:auto_generated.taps[5]
taps[6] <= shift_taps_ufv:auto_generated.taps[6]
taps[7] <= shift_taps_ufv:auto_generated.taps[7]
taps[8] <= shift_taps_ufv:auto_generated.taps[8]
taps[9] <= shift_taps_ufv:auto_generated.taps[9]
taps[10] <= shift_taps_ufv:auto_generated.taps[10]
taps[11] <= shift_taps_ufv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated
clken => altsyncram_05a1:altsyncram2.clocken0
clken => cntr_kkf:cntr1.clk_en
clock => altsyncram_05a1:altsyncram2.clock0
clock => cntr_kkf:cntr1.clock
shiftin[0] => altsyncram_05a1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_05a1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_05a1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_05a1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_05a1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_05a1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_05a1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_05a1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_05a1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_05a1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_05a1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_05a1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_05a1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_05a1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_05a1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_05a1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_05a1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_05a1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_05a1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_05a1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_05a1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_05a1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_05a1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_05a1:altsyncram2.q_b[11]
taps[0] <= altsyncram_05a1:altsyncram2.q_b[0]
taps[1] <= altsyncram_05a1:altsyncram2.q_b[1]
taps[2] <= altsyncram_05a1:altsyncram2.q_b[2]
taps[3] <= altsyncram_05a1:altsyncram2.q_b[3]
taps[4] <= altsyncram_05a1:altsyncram2.q_b[4]
taps[5] <= altsyncram_05a1:altsyncram2.q_b[5]
taps[6] <= altsyncram_05a1:altsyncram2.q_b[6]
taps[7] <= altsyncram_05a1:altsyncram2.q_b[7]
taps[8] <= altsyncram_05a1:altsyncram2.q_b[8]
taps[9] <= altsyncram_05a1:altsyncram2.q_b[9]
taps[10] <= altsyncram_05a1:altsyncram2.q_b[10]
taps[11] <= altsyncram_05a1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1
clk_en => counter_reg_bit4a[1].IN0
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u9|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|cmpr_6cc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u10
clken => altshift_taps:ALTSHIFT_TAPS_component.clken
clock => altshift_taps:ALTSHIFT_TAPS_component.clock
shiftin[0] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[0]
shiftin[1] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[1]
shiftin[2] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[2]
shiftin[3] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[3]
shiftin[4] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[4]
shiftin[5] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[5]
shiftin[6] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[6]
shiftin[7] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[7]
shiftin[8] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[8]
shiftin[9] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[9]
shiftin[10] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[10]
shiftin[11] => altshift_taps:ALTSHIFT_TAPS_component.shiftin[11]
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[0]
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[1]
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[2]
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[3]
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[4]
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[5]
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[6]
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[7]
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[8]
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[9]
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[10]
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout[11]
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps[0]
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps[1]
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps[2]
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps[3]
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps[4]
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps[5]
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps[6]
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps[7]
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps[8]
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps[9]
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps[10]
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ufv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ufv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ufv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ufv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ufv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ufv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ufv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ufv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ufv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ufv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ufv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ufv:auto_generated.shiftin[11]
clock => shift_taps_ufv:auto_generated.clock
clken => shift_taps_ufv:auto_generated.clken
shiftout[0] <= shift_taps_ufv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ufv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ufv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ufv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ufv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ufv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ufv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ufv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ufv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ufv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ufv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ufv:auto_generated.shiftout[11]
taps[0] <= shift_taps_ufv:auto_generated.taps[0]
taps[1] <= shift_taps_ufv:auto_generated.taps[1]
taps[2] <= shift_taps_ufv:auto_generated.taps[2]
taps[3] <= shift_taps_ufv:auto_generated.taps[3]
taps[4] <= shift_taps_ufv:auto_generated.taps[4]
taps[5] <= shift_taps_ufv:auto_generated.taps[5]
taps[6] <= shift_taps_ufv:auto_generated.taps[6]
taps[7] <= shift_taps_ufv:auto_generated.taps[7]
taps[8] <= shift_taps_ufv:auto_generated.taps[8]
taps[9] <= shift_taps_ufv:auto_generated.taps[9]
taps[10] <= shift_taps_ufv:auto_generated.taps[10]
taps[11] <= shift_taps_ufv:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated
clken => altsyncram_05a1:altsyncram2.clocken0
clken => cntr_kkf:cntr1.clk_en
clock => altsyncram_05a1:altsyncram2.clock0
clock => cntr_kkf:cntr1.clock
shiftin[0] => altsyncram_05a1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_05a1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_05a1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_05a1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_05a1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_05a1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_05a1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_05a1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_05a1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_05a1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_05a1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_05a1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_05a1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_05a1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_05a1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_05a1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_05a1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_05a1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_05a1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_05a1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_05a1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_05a1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_05a1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_05a1:altsyncram2.q_b[11]
taps[0] <= altsyncram_05a1:altsyncram2.q_b[0]
taps[1] <= altsyncram_05a1:altsyncram2.q_b[1]
taps[2] <= altsyncram_05a1:altsyncram2.q_b[2]
taps[3] <= altsyncram_05a1:altsyncram2.q_b[3]
taps[4] <= altsyncram_05a1:altsyncram2.q_b[4]
taps[5] <= altsyncram_05a1:altsyncram2.q_b[5]
taps[6] <= altsyncram_05a1:altsyncram2.q_b[6]
taps[7] <= altsyncram_05a1:altsyncram2.q_b[7]
taps[8] <= altsyncram_05a1:altsyncram2.q_b[8]
taps[9] <= altsyncram_05a1:altsyncram2.q_b[9]
taps[10] <= altsyncram_05a1:altsyncram2.q_b[10]
taps[11] <= altsyncram_05a1:altsyncram2.q_b[11]


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|altsyncram_05a1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1
clk_en => counter_reg_bit4a[1].IN0
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT


|DE1_D5M|top_mux:u9|entropy_filter:u2|window_buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ufv:auto_generated|cntr_kkf:cntr1|cmpr_6cc:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


