<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_3_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_blk_mem_gen_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_3_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_blk_mem_gen_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_2_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_axi_bram_ctrl_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_zero_pad_8_to_32_0_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_zero_pad_8_to_32_0_1_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_zero_pad_8_to_32_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_3_1_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_axi_bram_ctrl_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_rst_ps8_0_96M_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_rst_ps8_0_96M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_3_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_axi_bram_ctrl_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_new_7_0_1_synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/design_1_new_7_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/my pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_3_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_zero_pad_8_to_32_0_0_synth_1"/>
		<Parent Id="design_1_zero_pad_8_to_32_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_3_1_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_96M_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_new_7_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

