<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/impl/gwsynthesis/moving_block.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/muddassir/Gowin/IDE/bin/FPGA_Projects/moving_block/src/moving_block.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 24 12:16:03 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>426</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>210</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT</td>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>104.436(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>30.311</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_1_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.532</td>
</tr>
<tr>
<td>2</td>
<td>30.311</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_2_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.532</td>
</tr>
<tr>
<td>3</td>
<td>30.311</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_3_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.532</td>
</tr>
<tr>
<td>4</td>
<td>30.311</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_4_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.532</td>
</tr>
<tr>
<td>5</td>
<td>30.311</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_5_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.532</td>
</tr>
<tr>
<td>6</td>
<td>30.318</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_6_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.525</td>
</tr>
<tr>
<td>7</td>
<td>30.318</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_7_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.525</td>
</tr>
<tr>
<td>8</td>
<td>30.318</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_8_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.525</td>
</tr>
<tr>
<td>9</td>
<td>30.318</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_9_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>9.525</td>
</tr>
<tr>
<td>10</td>
<td>31.110</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_0_s1/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.733</td>
</tr>
<tr>
<td>11</td>
<td>31.227</td>
<td>counter_y_8_s0/Q</td>
<td>r_red_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.259</td>
</tr>
<tr>
<td>12</td>
<td>31.344</td>
<td>counter_y_7_s0/Q</td>
<td>r_blue_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.499</td>
</tr>
<tr>
<td>13</td>
<td>31.700</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_1_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.143</td>
</tr>
<tr>
<td>14</td>
<td>31.700</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_2_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.143</td>
</tr>
<tr>
<td>15</td>
<td>31.700</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_3_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.143</td>
</tr>
<tr>
<td>16</td>
<td>31.700</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_4_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.143</td>
</tr>
<tr>
<td>17</td>
<td>31.700</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_5_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.143</td>
</tr>
<tr>
<td>18</td>
<td>31.744</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_12_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>19</td>
<td>31.744</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_13_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>20</td>
<td>31.744</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_14_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>21</td>
<td>31.744</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_15_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>22</td>
<td>31.744</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_16_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>23</td>
<td>31.744</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_17_s0/RESET</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>8.099</td>
</tr>
<tr>
<td>24</td>
<td>31.985</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_1_s0/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>7.858</td>
</tr>
<tr>
<td>25</td>
<td>31.985</td>
<td>counter_y_7_s0/Q</td>
<td>counter_y_dim_2_s0/CE</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.886</td>
<td>0.000</td>
<td>7.858</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>u_block/block_speed_counter_0_s0/Q</td>
<td>u_block/block_speed_counter_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>counter_y_dim_0_s1/Q</td>
<td>counter_y_dim_0_s1/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>counter_x_0_s0/Q</td>
<td>counter_x_0_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.729</td>
<td>counter_y_dim_2_s0/Q</td>
<td>counter_y_dim_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>5</td>
<td>0.729</td>
<td>counter_x_dim_2_s0/Q</td>
<td>counter_x_dim_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>u_block/block_speed_counter_2_s0/Q</td>
<td>u_block/block_speed_counter_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>u_block/block_speed_counter_6_s0/Q</td>
<td>u_block/block_speed_counter_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>u_block/block_speed_counter_8_s0/Q</td>
<td>u_block/block_speed_counter_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>u_block/block_speed_counter_12_s0/Q</td>
<td>u_block/block_speed_counter_12_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>u_block/block_speed_counter_14_s0/Q</td>
<td>u_block/block_speed_counter_14_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>u_block/block_speed_counter_18_s0/Q</td>
<td>u_block/block_speed_counter_18_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>u_block/block_speed_counter_20_s0/Q</td>
<td>u_block/block_speed_counter_20_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>u_block/block_speed_counter_24_s0/Q</td>
<td>u_block/block_speed_counter_24_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>u_block/block_speed_counter_26_s0/Q</td>
<td>u_block/block_speed_counter_26_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>u_block/block_speed_counter_30_s0/Q</td>
<td>u_block/block_speed_counter_30_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>counter_y_dim_6_s0/Q</td>
<td>counter_y_dim_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>counter_y_dim_8_s0/Q</td>
<td>counter_y_dim_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>counter_y_2_s0/Q</td>
<td>counter_y_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>counter_y_6_s0/Q</td>
<td>counter_y_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>counter_y_8_s0/Q</td>
<td>counter_y_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>counter_x_2_s0/Q</td>
<td>counter_x_2_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.731</td>
<td>counter_x_dim_6_s0/Q</td>
<td>counter_x_dim_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>23</td>
<td>0.731</td>
<td>counter_x_dim_8_s0/Q</td>
<td>counter_x_dim_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>24</td>
<td>0.731</td>
<td>counter_x_6_s0/Q</td>
<td>counter_x_6_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>25</td>
<td>0.731</td>
<td>counter_x_8_s0/Q</td>
<td>counter_x_8_s0/D</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_x_dim_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_y_dim_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_block/block_speed_counter_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_block/block_speed_counter_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_y_dim_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.619</td>
<td>19.869</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_block/block_speed_counter_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.104</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">counter_y_dim_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>counter_y_dim_1_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>counter_y_dim_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.587%; route: 4.824, 50.605%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.104</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.587%; route: 4.824, 50.605%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.104</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">counter_y_dim_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>counter_y_dim_3_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>counter_y_dim_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.587%; route: 4.824, 50.605%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.104</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">counter_y_dim_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>counter_y_dim_4_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>counter_y_dim_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.587%; route: 4.824, 50.605%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.104</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">counter_y_dim_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>counter_y_dim_5_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>counter_y_dim_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.587%; route: 4.824, 50.605%; tC2Q: 0.458, 4.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.097</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">counter_y_dim_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>counter_y_dim_6_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>counter_y_dim_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.621%; route: 4.816, 50.567%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.097</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">counter_y_dim_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>counter_y_dim_7_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>counter_y_dim_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.621%; route: 4.816, 50.567%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.097</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>counter_y_dim_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.621%; route: 4.816, 50.567%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>10.097</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">counter_y_dim_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>counter_y_dim_9_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>counter_y_dim_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 44.621%; route: 4.816, 50.567%; tC2Q: 0.458, 4.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n131_s2/I0</td>
</tr>
<tr>
<td>8.965</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>9.305</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">counter_y_dim_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>counter_y_dim_0_s1/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>counter_y_dim_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.250, 48.668%; route: 4.024, 46.084%; tC2Q: 0.458, 5.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_red_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">counter_y_8_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>n210_s5/I2</td>
</tr>
<tr>
<td>2.440</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">n210_s5/F</td>
</tr>
<tr>
<td>2.859</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[3][A]</td>
<td>n210_s1/I2</td>
</tr>
<tr>
<td>3.681</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C31[3][A]</td>
<td style=" background: #97FFFF;">n210_s1/F</td>
</tr>
<tr>
<td>4.980</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>n210_s0/I0</td>
</tr>
<tr>
<td>6.079</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">n210_s0/F</td>
</tr>
<tr>
<td>8.831</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[A]</td>
<td style=" font-weight:bold;">r_red_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[A]</td>
<td>r_red_s0/CLK</td>
</tr>
<tr>
<td>40.058</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[A]</td>
<td>r_red_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.982, 36.107%; route: 4.818, 58.343%; tC2Q: 0.458, 5.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_blue_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>r_red_s4/I0</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">r_red_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>r_red_s2/I2</td>
</tr>
<tr>
<td>6.469</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">r_red_s2/F</td>
</tr>
<tr>
<td>7.933</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>n216_s5/I0</td>
</tr>
<tr>
<td>8.735</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">n216_s5/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">r_blue_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>r_blue_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>r_blue_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 47.370%; route: 4.015, 47.238%; tC2Q: 0.458, 5.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_block/block_speed_counter_1_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>u_block/block_speed_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.370%; route: 4.804, 59.001%; tC2Q: 0.458, 5.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_block/block_speed_counter_2_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_block/block_speed_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.370%; route: 4.804, 59.001%; tC2Q: 0.458, 5.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_block/block_speed_counter_3_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>u_block/block_speed_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.370%; route: 4.804, 59.001%; tC2Q: 0.458, 5.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>u_block/block_speed_counter_4_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>u_block/block_speed_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.370%; route: 4.804, 59.001%; tC2Q: 0.458, 5.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.715</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>u_block/block_speed_counter_5_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>u_block/block_speed_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.370%; route: 4.804, 59.001%; tC2Q: 0.458, 5.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.671</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_block/block_speed_counter_12_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.561%; route: 4.760, 58.779%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.671</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>u_block/block_speed_counter_13_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>u_block/block_speed_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.561%; route: 4.760, 58.779%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.671</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_block/block_speed_counter_14_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_block/block_speed_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.561%; route: 4.760, 58.779%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.671</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_block/block_speed_counter_15_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_block/block_speed_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.561%; route: 4.760, 58.779%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.671</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_block/block_speed_counter_16_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>u_block/block_speed_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.561%; route: 4.760, 58.779%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>u_block/n19_s8/I0</td>
</tr>
<tr>
<td>3.313</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s8/F</td>
</tr>
<tr>
<td>4.134</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_block/n19_s2/I1</td>
</tr>
<tr>
<td>5.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_block/n19_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>u_block/n19_s0/I1</td>
</tr>
<tr>
<td>7.490</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">u_block/n19_s0/F</td>
</tr>
<tr>
<td>8.671</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>u_block/block_speed_counter_17_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>u_block/block_speed_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 35.561%; route: 4.760, 58.779%; tC2Q: 0.458, 5.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>n280_s1/I2</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">n280_s1/F</td>
</tr>
<tr>
<td>6.832</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n280_s4/I0</td>
</tr>
<tr>
<td>7.634</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n280_s4/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">counter_y_dim_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>counter_y_dim_1_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>counter_y_dim_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 37.249%; route: 4.473, 56.918%; tC2Q: 0.458, 5.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>counter_y_7_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">counter_y_7_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>n280_s3/I2</td>
</tr>
<tr>
<td>3.837</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">n280_s3/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>n280_s1/I2</td>
</tr>
<tr>
<td>5.359</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">n280_s1/F</td>
</tr>
<tr>
<td>6.832</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n280_s4/I0</td>
</tr>
<tr>
<td>7.634</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n280_s4/F</td>
</tr>
<tr>
<td>8.430</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.458</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0/CLK</td>
</tr>
<tr>
<td>40.415</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.886</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 37.249%; route: 4.473, 56.918%; tC2Q: 0.458, 5.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/n52_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">u_block/n52_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>u_block/block_speed_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_dim_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>counter_y_dim_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">counter_y_dim_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n130_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">counter_y_dim_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>counter_y_dim_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>counter_y_dim_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">counter_x_0_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>n31_s2/I0</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">n31_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">counter_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>counter_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>counter_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_dim_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_2_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>n128_s/I1</td>
</tr>
<tr>
<td>1.242</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">n128_s/SUM</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>counter_y_dim_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_dim_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_dim_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counter_x_dim_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counter_x_dim_2_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td>n43_s/I1</td>
</tr>
<tr>
<td>1.242</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n43_s/SUM</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counter_x_dim_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counter_x_dim_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counter_x_dim_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_block/block_speed_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td>u_block/n50_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">u_block/n50_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_block/block_speed_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>u_block/block_speed_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_block/block_speed_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td>u_block/n46_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">u_block/n46_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_block/block_speed_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_block/block_speed_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_block/block_speed_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C15[1][A]</td>
<td>u_block/n44_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">u_block/n44_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_block/block_speed_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_block/block_speed_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_block/block_speed_counter_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td>u_block/n40_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">u_block/n40_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_block/block_speed_counter_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_block/block_speed_counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_14_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C16[1][A]</td>
<td>u_block/n38_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">u_block/n38_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_block/block_speed_counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_block/block_speed_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>u_block/block_speed_counter_18_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_18_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td>u_block/n34_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">u_block/n34_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>u_block/block_speed_counter_18_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>u_block/block_speed_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_block/block_speed_counter_20_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_20_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td>u_block/n32_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">u_block/n32_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_block/block_speed_counter_20_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>u_block/block_speed_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_block/block_speed_counter_24_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_24_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td>u_block/n28_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">u_block/n28_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_block/block_speed_counter_24_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_block/block_speed_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_block/block_speed_counter_26_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_26_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td>u_block/n26_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">u_block/n26_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_block/block_speed_counter_26_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>u_block/block_speed_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_block/block_speed_counter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block/block_speed_counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_block/block_speed_counter_30_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_30_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C19[0][A]</td>
<td>u_block/n22_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">u_block/n22_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">u_block/block_speed_counter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_block/block_speed_counter_30_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>u_block/block_speed_counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_dim_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>counter_y_dim_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">counter_y_dim_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>n124_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n124_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">counter_y_dim_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>counter_y_dim_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>counter_y_dim_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_dim_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_dim_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>n122_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">n122_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">counter_y_dim_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>counter_y_dim_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">counter_y_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>n114_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">n114_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">counter_y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>counter_y_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>counter_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">counter_y_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>n110_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">n110_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">counter_y_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>counter_y_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>counter_y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_y_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">counter_y_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>n108_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">n108_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">counter_y_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>counter_y_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>counter_y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>counter_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">counter_x_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">counter_x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>counter_x_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>counter_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_dim_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_dim_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counter_x_dim_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">counter_x_dim_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td>n39_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n39_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">counter_x_dim_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counter_x_dim_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counter_x_dim_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_dim_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_dim_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>counter_x_dim_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">counter_x_dim_8_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td>n37_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n37_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">counter_x_dim_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>counter_x_dim_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>counter_x_dim_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">counter_x_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">counter_x_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>counter_x_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>counter_x_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">counter_x_8_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">counter_x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>82</td>
<td>TOPSIDE[0]</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>counter_x_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>counter_x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_x_dim_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_x_dim_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_x_dim_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_y_dim_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_y_dim_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_block/block_speed_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_block/block_speed_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_block/block_speed_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_block/block_speed_counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_block/block_speed_counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_block/block_speed_counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_y_dim_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>counter_y_dim_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>counter_y_dim_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_block/block_speed_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_block/block_speed_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_block/block_speed_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_block/block_speed_counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.530</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_block/block_speed_counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_CLKDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.399</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_block/block_speed_counter_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>82</td>
<td>clk25MHz</td>
<td>30.311</td>
<td>0.257</td>
</tr>
<tr>
<td>38</td>
<td>n19_3</td>
<td>31.700</td>
<td>1.501</td>
</tr>
<tr>
<td>14</td>
<td>n104_11</td>
<td>31.681</td>
<td>1.956</td>
</tr>
<tr>
<td>11</td>
<td>n57_4</td>
<td>33.104</td>
<td>0.824</td>
</tr>
<tr>
<td>10</td>
<td>n20_56</td>
<td>34.583</td>
<td>0.824</td>
</tr>
<tr>
<td>10</td>
<td>n46_4</td>
<td>33.104</td>
<td>0.842</td>
</tr>
<tr>
<td>10</td>
<td>n141_4</td>
<td>32.018</td>
<td>0.819</td>
</tr>
<tr>
<td>10</td>
<td>n131_6</td>
<td>30.311</td>
<td>1.166</td>
</tr>
<tr>
<td>9</td>
<td>n280_8</td>
<td>31.985</td>
<td>0.813</td>
</tr>
<tr>
<td>7</td>
<td>dir_x</td>
<td>34.542</td>
<td>0.830</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C15</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C16</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C18</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C32</td>
<td>70.83%</td>
</tr>
<tr>
<td>R15C27</td>
<td>63.89%</td>
</tr>
<tr>
<td>R15C26</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C22</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C14</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C31</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
