DSCH Ver 3.0
VERSION 10/29/2023 11:53:08 AM
BB(-54,-45,144,65)
SYM  #pmos
BB(-35,-35,-15,-15)
TITLE -20 -30  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                              
REC(-34,-30,19,15,r)
VIS 2
PIN(-15,-35,0.000,0.000)s
PIN(-35,-25,0.000,0.000)g
PIN(-15,-15,0.030,0.280)d
LIG(-35,-25,-29,-25)
LIG(-27,-25,-27,-25)
LIG(-25,-19,-25,-31)
LIG(-23,-19,-23,-31)
LIG(-15,-31,-23,-31)
LIG(-15,-35,-15,-31)
LIG(-15,-19,-23,-19)
LIG(-15,-15,-15,-19)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(10,-35,30,-15)
TITLE 25 -30  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                              
REC(11,-30,19,15,r)
VIS 2
PIN(30,-35,0.000,0.000)s
PIN(10,-25,0.000,0.000)g
PIN(30,-15,0.030,0.280)d
LIG(10,-25,16,-25)
LIG(18,-25,18,-25)
LIG(20,-19,20,-31)
LIG(22,-19,22,-31)
LIG(30,-31,22,-31)
LIG(30,-35,30,-31)
LIG(30,-19,22,-19)
LIG(30,-15,30,-19)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-20,5,0,25)
TITLE -5 10  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(-19,10,19,15,r)
VIS 2
PIN(0,25,0.000,0.000)s
PIN(-20,15,0.000,0.000)g
PIN(0,5,0.030,0.280)d
LIG(-10,15,-20,15)
LIG(-10,21,-10,9)
LIG(-8,21,-8,9)
LIG(0,9,-8,9)
LIG(0,5,0,9)
LIG(0,21,-8,21)
LIG(0,25,0,21)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-20,35,0,55)
TITLE -5 40  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(-19,40,19,15,r)
VIS 2
PIN(0,55,0.000,0.000)s
PIN(-20,45,0.000,0.000)g
PIN(0,35,0.030,0.070)d
LIG(-10,45,-20,45)
LIG(-10,51,-10,39)
LIG(-8,51,-8,39)
LIG(0,39,-8,39)
LIG(0,35,0,39)
LIG(0,51,-8,51)
LIG(0,55,0,51)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(90,-30,110,-10)
TITLE 105 -25  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                              
REC(91,-25,19,15,r)
VIS 2
PIN(110,-30,0.000,0.000)s
PIN(90,-20,0.000,0.000)g
PIN(110,-10,0.030,0.140)d
LIG(90,-20,96,-20)
LIG(98,-20,98,-20)
LIG(100,-14,100,-26)
LIG(102,-14,102,-26)
LIG(110,-26,102,-26)
LIG(110,-30,110,-26)
LIG(110,-14,102,-14)
LIG(110,-10,110,-14)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(90,-10,110,10)
TITLE 105 -5  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(91,-5,19,15,r)
VIS 2
PIN(110,10,0.000,0.000)s
PIN(90,0,0.000,0.000)g
PIN(110,-10,0.030,0.140)d
LIG(100,0,90,0)
LIG(100,6,100,-6)
LIG(102,6,102,-6)
LIG(110,-6,102,-6)
LIG(110,-10,110,-6)
LIG(110,6,102,6)
LIG(110,10,110,6)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(35,-45,45,-35)
TITLE 38 -39  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(40,-35,0.000,0.000)vdd
LIG(40,-35,40,-40)
LIG(40,-40,35,-40)
LIG(35,-40,40,-45)
LIG(40,-45,45,-40)
LIG(45,-40,40,-40)
FSYM
SYM  #button
BB(-54,-29,-45,-21)
TITLE -50 -25  #button1
MODEL 59
PROP                                                                                                                                   
REC(-53,-28,6,6,r)
VIS 1
PIN(-45,-25,0.000,0.000)in1
LIG(-46,-25,-45,-25)
LIG(-54,-21,-54,-29)
LIG(-46,-21,-54,-21)
LIG(-46,-29,-46,-21)
LIG(-54,-29,-46,-29)
LIG(-53,-22,-53,-28)
LIG(-47,-22,-53,-22)
LIG(-47,-28,-47,-22)
LIG(-53,-28,-47,-28)
FSYM
SYM  #button
BB(-9,-29,0,-21)
TITLE -5 -25  #button2
MODEL 59
PROP                                                                                                                                   
REC(-8,-28,6,6,r)
VIS 1
PIN(0,-25,0.000,0.000)in2
LIG(-1,-25,0,-25)
LIG(-9,-21,-9,-29)
LIG(-1,-21,-9,-21)
LIG(-1,-29,-1,-21)
LIG(-9,-29,-1,-29)
LIG(-8,-22,-8,-28)
LIG(-2,-22,-8,-22)
LIG(-2,-28,-2,-22)
LIG(-8,-28,-2,-28)
FSYM
SYM  #vss
BB(45,57,55,65)
TITLE 49 62  #vss
MODEL 0
PROP                                                                                                                                    
REC(45,55,0,0,b)
VIS 0
PIN(50,55,0.000,0.000)vss
LIG(50,55,50,60)
LIG(45,60,55,60)
LIG(45,63,47,60)
LIG(47,63,49,60)
LIG(49,63,51,60)
LIG(51,63,53,60)
FSYM
SYM  #light
BB(138,-25,144,-11)
TITLE 140 -11  #light1
MODEL 49
PROP                                                                                                                                   
REC(139,-24,4,4,r)
VIS 1
PIN(140,-10,0.000,0.000)out1
LIG(143,-19,143,-24)
LIG(143,-24,142,-25)
LIG(139,-24,139,-19)
LIG(142,-14,142,-17)
LIG(141,-14,144,-14)
LIG(141,-12,143,-14)
LIG(142,-12,144,-14)
LIG(138,-17,144,-17)
LIG(140,-17,140,-10)
LIG(138,-19,138,-17)
LIG(144,-19,138,-19)
LIG(144,-17,144,-19)
LIG(140,-25,139,-24)
LIG(142,-25,140,-25)
FSYM
CNC(0 -15)
CNC(0 -5)
CNC(90 -5)
LIG(-15,-15,0,-15)
LIG(0,25,0,35)
LIG(10,-25,10,-10)
LIG(10,-10,-40,-10)
LIG(-40,-10,-40,45)
LIG(-40,45,-20,45)
LIG(-35,-25,-35,15)
LIG(-35,15,-20,15)
LIG(-35,-25,-45,-25)
LIG(10,-25,0,-25)
LIG(0,-15,0,-5)
LIG(0,-15,30,-15)
LIG(0,-5,90,-5)
LIG(0,-5,0,5)
LIG(90,-20,90,-5)
LIG(-15,-35,110,-35)
LIG(90,-5,90,0)
LIG(110,-10,140,-10)
LIG(110,-35,110,-30)
LIG(110,10,110,55)
LIG(0,55,110,55)
FFIG H:\8th semester\VLSI\Lab Practice\Diagram\AND.sch
