From 67bfdaeb838464314e5751257573014571c01e9b Mon Sep 17 00:00:00 2001
From: Michel Thebeau <michel.thebeau@windriver.com>
Date: Wed, 6 Feb 2013 11:01:39 -0500
Subject: [PATCH] r1801e/stm-spear: drop this unused machine

The upstream ltsi commit "ARM: Update mach-types" drops r1801e machine
type.  While we prefer not to do that, we also are not using
MACH_R1801E.  Rather than deviate from the upstream, we'll drop r1801e
from the stm-spear patch series.

The following compile error occurred when ltsi removed r1801e:
arch/arm/plat-spear13xx/include/plat/hardware.h:29:2: error: implicit declaration of function 'machine_is_r1801e'

Signed-off-by: Michel Thebeau <michel.thebeau@windriver.com>
---
 arch/arm/mach-spear13xx/Kconfig                 |   14 -
 arch/arm/mach-spear13xx/Makefile                |    1 -
 arch/arm/mach-spear13xx/r1801e.c                |  314 -----------------------
 arch/arm/plat-spear13xx/include/plat/hardware.h |    2 +-
 4 files changed, 1 insertion(+), 330 deletions(-)
 delete mode 100644 arch/arm/mach-spear13xx/r1801e.c

diff --git a/arch/arm/mach-spear13xx/Kconfig b/arch/arm/mach-spear13xx/Kconfig
index 5b1ea25..039fe91 100644
--- a/arch/arm/mach-spear13xx/Kconfig
+++ b/arch/arm/mach-spear13xx/Kconfig
@@ -11,13 +11,6 @@ config MACH_SPEAR1310_REVA_EVB
 	help
 	  Supports ST SPEAr1310 RevA Evaluation Board
 
-config MACH_R1801E
-	bool "ZT R1801E SOM board, based upon SPEAr1310 RevA Device"
-	select CPU_SPEAR1310_REVA
-	help
-	  Supports ZT's R1801E SOM board based upon ST SPEAr1310 RevA
-	  device
-
 config MACH_SPEAR1310_EVB
 	bool "SPEAr1310 Evaluation Board"
 	select CPU_SPEAR1310
@@ -77,11 +70,4 @@ config SPEAR_PCIE_REV370
 	help
 	  Supports ST SPEAr PCIe Rev 3.70
 
-config USE_PLGPIO
-	bool "Use PLGPIOs for power control on ZT R1801E SOM board"
-	depends on MACH_R1801E
-	help
-	  Enable this to use pl-gpios on ZT's R1801E SOM board for
-	  power control device
-
 endif #ARCH_SPEAR13XX
diff --git a/arch/arm/mach-spear13xx/Makefile b/arch/arm/mach-spear13xx/Makefile
index e507a39..fbe2545 100644
--- a/arch/arm/mach-spear13xx/Makefile
+++ b/arch/arm/mach-spear13xx/Makefile
@@ -23,7 +23,6 @@ obj-$(CONFIG_CPU_SPEAR1310)		+= spear1310_clock.o spear1310.o
 
 # spear1310 boards files
 obj-$(CONFIG_MACH_SPEAR1310_EVB)	+= spear1310_evb.o
-obj-$(CONFIG_MACH_R1801E)		+= r1801e.o
 
 # spear1340 specific files
 obj-$(CONFIG_CPU_SPEAR1340)		+= spear1340_clock.o spear1340.o
diff --git a/arch/arm/mach-spear13xx/r1801e.c b/arch/arm/mach-spear13xx/r1801e.c
deleted file mode 100644
index c97ee89..0000000
--- a/arch/arm/mach-spear13xx/r1801e.c
+++ /dev/null
@@ -1,314 +0,0 @@
-/*
- * arch/arm/mach-spear13xx/r1801e.c
- *
- * ZT SOM board source file
- *
- * Copyright (C) 2010 ST Microelectronics
- * Shiraz Hashim <shiraz.hashim@st.com>
- *
- * This file is licensed under the terms of the GNU General Public
- * License version 2. This program is licensed "as is" without any
- * warranty of any kind, whether express or implied.
- */
-
-#include <linux/clk.h>
-#include <linux/types.h>
-#include <linux/gpio.h>
-#include <linux/irq.h>
-#include <linux/mtd/fsmc.h>
-#include <linux/mtd/nand.h>
-#include <linux/phy.h>
-#include <linux/stmmac.h>
-#include <asm/hardware/gic.h>
-#include <asm/mach-types.h>
-#include <mach/generic.h>
-#include <mach/hardware.h>
-#include <mach/misc_regs.h>
-#include <mach/spear_pcie.h>
-
-#define PARTITION(n, off, sz)	{.name = n, .offset = off, .size = sz}
-
-#ifdef CONFIG_USE_PLGPIO
-/* Pad muxing for PLGPIO_11 "System Alive" LED indicator */
-static struct pmx_mux_reg pmx_plgpio_10_11_mux[] = {
-	{
-		.address = PAD_FUNCTION_EN_2,
-		.mask = SPEAR13XX_PMX_GPT0_TMR1_MASK,
-		.value = 0,
-	},
-};
-
-static struct pmx_dev_mode pmx_plgpio_10_11_modes[] = {
-	{
-		.mux_regs = pmx_plgpio_10_11_mux,
-		.mux_reg_cnt = ARRAY_SIZE(pmx_plgpio_10_11_mux),
-	},
-};
-
-struct pmx_dev pmx_plgpio_10_11 = {
-	.name = "plgpio_10_11",
-	.modes = pmx_plgpio_10_11_modes,
-	.mode_count = ARRAY_SIZE(pmx_plgpio_10_11_modes),
-};
-
-/* Pad muxing for PLGPIO_9 "PWR_OFF" output */
-static struct pmx_mux_reg pmx_plgpio_8_9_mux[] = {
-	{
-		.address = PAD_FUNCTION_EN_2,
-		.mask = SPEAR13XX_PMX_GPT0_TMR2_MASK,
-		.value = 0,
-	},
-};
-
-static struct pmx_dev_mode pmx_plgpio_8_9_modes[] = {
-	{
-		.mux_regs = pmx_plgpio_8_9_mux,
-		.mux_reg_cnt = ARRAY_SIZE(pmx_plgpio_8_9_mux),
-	},
-};
-
-static struct pmx_dev pmx_plgpio_8_9 = {
-	.name = "plgpio_8_9",
-	.modes = pmx_plgpio_8_9_modes,
-	.mode_count = ARRAY_SIZE(pmx_plgpio_8_9_modes),
-};
-
-/* Pad muxing for PLGPIO_7 "SHTDWN_RQST" input */
-static struct pmx_mux_reg pmx_plgpio_6_7_mux[] = {
-	{
-		.address = PAD_FUNCTION_EN_2,
-		.mask = SPEAR13XX_PMX_GPT1_TMR1_MASK,
-		.value = 0,
-	},
-};
-
-static struct pmx_dev_mode pmx_plgpio_6_7_modes[] = {
-	{
-		.mux_regs = pmx_plgpio_6_7_mux,
-		.mux_reg_cnt = ARRAY_SIZE(pmx_plgpio_6_7_mux),
-	},
-};
-
-static struct pmx_dev pmx_plgpio_6_7 = {
-	.name = "plgpio_6_7",
-	.modes = pmx_plgpio_6_7_modes,
-	.mode_count = ARRAY_SIZE(pmx_plgpio_6_7_modes),
-};
-#endif /* CONFIG_USE_PLGPIO */
-
-/* NAND partition table */
-static struct mtd_partition nand_partition_info[] __initdata = {
-	{
-		.name = "X-loader",
-		.offset = 0,
-		.size = 4 * 0x20000,
-	}, {
-		.name = "U-Boot",
-		.offset = 4 * 0x20000,
-		.size = 12 * 0x20000,
-	}, {
-		.name = "Kernel",
-		.offset = (4 + 12) * 0x20000,
-		.size = 48 * 0x20000,
-	}, {
-		.name = "Root File System",
-		.offset = (4 + 12 + 48) * 0x20000,
-		.size = MTDPART_SIZ_FULL,
-	}
-};
-
-/* padmux devices to enable */
-static struct pmx_dev *pmx_devs[] = {
-	/* spear13xx specific devices */
-	&spear13xx_pmx_i2c,
-	&spear13xx_pmx_egpio_grp,
-	&spear13xx_pmx_gmii,
-	&spear13xx_pmx_mcif,
-	&spear13xx_pmx_uart0,
-	&spear13xx_pmx_nand_16bit,
-
-	/* spear1310 reva specific devices */
-	&spear1310_reva_pmx_i2c1,
-	&spear1310_reva_pmx_uart_1,
-	&spear1310_reva_pmx_uart_2,
-	&spear1310_reva_pmx_uart_3_4_5,
-#ifdef CONFIG_USE_PLGPIO
-	&pmx_plgpio_10_11,
-	&pmx_plgpio_8_9,
-	&pmx_plgpio_6_7,
-#endif
-};
-
-static struct amba_device *amba_devs[] __initdata = {
-	/* spear13xx specific devices */
-	&spear13xx_gpio_device[0],
-	&spear13xx_gpio_device[1],
-	&spear13xx_ssp_device,
-	&spear13xx_uart_device,
-
-	/* spear1310 reva specific devices */
-	&spear1310_reva_uart1_device,
-	&spear1310_reva_uart2_device,
-	&spear1310_reva_uart3_device,
-	&spear1310_reva_uart4_device,
-	&spear1310_reva_uart5_device,
-};
-
-static struct platform_device *plat_devs[] __initdata = {
-	/* spear13xx specific devices */
-	&spear13xx_adc_device,
-	&spear13xx_cpufreq_device,
-	&spear13xx_dmac_device[0],
-	&spear13xx_dmac_device[1],
-	&spear13xx_ehci0_device,
-	&spear13xx_ehci1_device,
-	&spear13xx_eth_device,
-	&spear13xx_i2c_device,
-	&spear13xx_jpeg_device,
-	&spear13xx_ohci0_device,
-	&spear13xx_ohci1_device,
-	&spear13xx_pcie_host0_device,
-	&spear13xx_pcie_host1_device,
-	&spear13xx_pcie_host2_device,
-	&spear13xx_rtc_device,
-	&spear13xx_sdhci_device,
-	&spear13xx_wdt_device,
-	&spear13xx_nand_device,
-
-	/* spear1310 reva specific devices */
-	&spear1310_reva_i2c1_device,
-	&spear1310_reva_plgpio_device,
-};
-
-/* Ethernet pLatform data */
-
-/* MDIO Bus Data */
-static struct stmmac_mdio_bus_data mdio0_private_data = {
-	.bus_id = 0,
-	.phy_mask = 0,
-};
-
-static struct stmmac_dma_cfg dma0_private_data = {
-	.pbl = 8,
-	.fixed_burst = 1,
-	.burst_len = DMA_AXI_BLEN_ALL,
-};
-
-static struct plat_stmmacenet_data eth_data = {
-	.bus_id = 0,
-	.phy_addr = 0,
-	.interface = PHY_INTERFACE_MODE_GMII,
-	.has_gmac = 1,
-	.enh_desc = 1,
-	.tx_coe = 1,
-	.dma_cfg = &dma0_private_data,
-	.rx_coe = STMMAC_RX_COE_TYPE2,
-	.bugged_jumbo = 1,
-	.pmt = 1,
-	.mdio_bus_data = &mdio0_private_data,
-	.init = spear13xx_eth_phy_clk_cfg,
-	.clk_csr = STMMAC_CSR_150_250M,
-	.bsp_priv = &eth_data,
-};
-
-/* fsmc platform data */
-static const struct fsmc_nand_platform_data nand_plat_data __initconst = {
-	.select_bank = nand_select_bank,
-	.options = NAND_SKIP_BBTSCAN,
-	.width = FSMC_NAND_BW16,
-	.ale_off = PLAT_NAND_ALE,
-	.cle_off = PLAT_NAND_CLE,
-	.partitions = nand_partition_info,
-	.nr_partitions = ARRAY_SIZE(nand_partition_info),
-	.mode = USE_DMA_ACCESS,
-	.read_dma_priv = &nand_read_dma_priv,
-	.write_dma_priv = &nand_write_dma_priv,
-	.max_banks = 1,
-};
-
-#ifdef CONFIG_SPEAR_PCIE_REV341
-/* This function is needed for board specific PCIe initilization */
-static void __init r1801e_pcie_board_init(void)
-{
-	void *plat_data;
-
-	plat_data = dev_get_platdata(&spear13xx_pcie_host0_device.dev);
-	PCIE_PORT_INIT((struct pcie_port_info *)plat_data, SPEAR_PCIE_REV_3_41);
-	((struct pcie_port_info *)plat_data)->is_gen1 = PCIE_IS_GEN1;
-
-	plat_data = dev_get_platdata(&spear13xx_pcie_host1_device.dev);
-	PCIE_PORT_INIT((struct pcie_port_info *)plat_data, SPEAR_PCIE_REV_3_41);
-	((struct pcie_port_info *)plat_data)->is_gen1 = PCIE_IS_GEN1;
-
-	plat_data = dev_get_platdata(&spear13xx_pcie_host2_device.dev);
-	PCIE_PORT_INIT((struct pcie_port_info *)plat_data, SPEAR_PCIE_REV_3_41);
-	((struct pcie_port_info *)plat_data)->is_gen1 = PCIE_IS_GEN1;
-}
-#endif
-
-static void __init ras_fsmc_config(u32 mode, u32 width)
-{
-	u32 val, *address;
-
-	address = ioremap(SPEAR1310_REVA_RAS_CTRL_REG0, SZ_16);
-
-	val = readl(address);
-	val &= ~(RAS_FSMC_MODE_MASK | RAS_FSMC_WIDTH_MASK);
-	val |= mode;
-	val |= width;
-	val |= RAS_FSMC_CS_SPLIT;
-
-	writel(val, address);
-
-	iounmap(address);
-}
-
-static void __init r1801e_init(void)
-{
-	int i;
-
-	/*
-	 * SPEAr1310 reva FSMC cannot used as NOR and NAND at the same time
-	 * For the moment, disable NOR and use NAND only
-	 */
-	/* set nand device's plat data */
-	nand_mach_init(FSMC_NAND_BW16);
-	if (platform_device_add_data(&spear13xx_nand_device, &nand_plat_data,
-				sizeof(nand_plat_data)))
-		printk(KERN_WARNING "%s: couldn't add plat_data",
-				spear13xx_nand_device.name);
-
-	/* Set stmmac plat data */
-	if (platform_device_add_data(&spear13xx_eth_device, &eth_data,
-			sizeof(eth_data)))
-		printk(KERN_WARNING "%s: couldn't add plat_data",
-				spear13xx_eth_device.name);
-
-	/* call spear1310 reva machine init function */
-	spear1310_reva_init(NULL, pmx_devs, ARRAY_SIZE(pmx_devs));
-
-#ifdef CONFIG_SPEAR_PCIE_REV341
-	r1801e_pcie_board_init();
-#endif
-
-	/* Add Platform Devices */
-	platform_add_devices(plat_devs, ARRAY_SIZE(plat_devs));
-
-	/* Add Amba Devices */
-	for (i = 0; i < ARRAY_SIZE(amba_devs); i++)
-		amba_device_register(amba_devs[i], &iomem_resource);
-
-	/* Initialize fsmc regiters */
-	ras_fsmc_config(RAS_FSMC_MODE_NAND, RAS_FSMC_WIDTH_16);
-
-}
-
-MACHINE_START(R1801E, "ST-SPEAR1310-REVA-R1801e")
-	.atag_offset	=	0x100,
-	.map_io		=	spear1310_reva_map_io,
-	.init_irq	=	spear13xx_init_irq,
-	.handle_irq	=	gic_handle_irq,
-	.timer		=	&spear13xx_timer,
-	.init_machine	=	r1801e_init,
-	.restart	=	spear_restart,
-MACHINE_END
diff --git a/arch/arm/plat-spear13xx/include/plat/hardware.h b/arch/arm/plat-spear13xx/include/plat/hardware.h
index 7e7c4c7..e7cb2d7 100644
--- a/arch/arm/plat-spear13xx/include/plat/hardware.h
+++ b/arch/arm/plat-spear13xx/include/plat/hardware.h
@@ -26,7 +26,7 @@ static inline bool cpu_is_spear1310(void)
 
 static inline bool cpu_is_spear1310_reva(void)
 {
-	return machine_is_spear1310_reva_evb() || machine_is_r1801e();
+	return machine_is_spear1310_reva_evb();
 }
 
 static inline bool cpu_is_spear1340(void)
-- 
1.7.9.7

