project:
  title:        "Weighted Majority Voter / Trend Detector"
  author:       "Aditya Varma, Nischay B S, Santhosh V, Syed Abdur Rahman, Meghana P Manru, Shylashree N, RV College of Engineering, Bengaluru"
  discord:      ""
  description:  "Detects input trend using a weighted voting algorithm with hysteresis."
  language:     "Verilog"
  clock_hz:     50000000
  tiles:        "1x1"
  top_module:   "tt_um_weighted_majority"
  source_files:
    - "tt_um_weighted_majority.v"

pinout:
  ui[0]: "bit stream input"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  uo[0]: "trend output"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
