

================================================================
== Vitis HLS Report for 'expandKey_Pipeline_VITIS_LOOP_227_1'
================================================================
* Date:           Wed Apr 17 16:01:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       34|  0.180 us|  0.340 us|   18|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_227_1  |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %key"   --->   Operation 6 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size"   --->   Operation 7 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%icmp_ln227 = icmp_eq  i6 %i_1, i6 %size_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 12 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%add_ln227 = add i6 %i_1, i6 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 14 'add' 'add_ln227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.inc.split, void %expandKeyLoop.loopexit.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 15 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 16 'zext' 'i_cast' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln228 = add i11 %i_cast, i11 %key_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 17 'add' 'add_ln228' <Predicate = (!icmp_ln227)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i11 %add_ln228" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 18 'zext' 'zext_ln228' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_array128_addr = getelementptr i8 %key_array128, i64 0, i64 %zext_ln228" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 19 'getelementptr' 'key_array128_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%key_array128_load = load i11 %key_array128_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 20 'load' 'key_array128_load' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1056> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln227 = store i6 %add_ln227, i6 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 21 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast2 = zext i6 %i_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 22 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:223]   --->   Operation 23 'specloopname' 'specloopname_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%key_array128_load = load i11 %key_array128_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 24 'load' 'key_array128_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1056> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %i_cast2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 25 'getelementptr' 'expandedKey_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln228 = store i8 %key_array128_load, i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:228]   --->   Operation 26 'store' 'store_ln228' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:227]   --->   Operation 27 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_array128]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
key_read           (read             ) [ 000]
size_read          (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_1                (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln227         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln227          (add              ) [ 000]
br_ln227           (br               ) [ 000]
i_cast             (zext             ) [ 000]
add_ln228          (add              ) [ 000]
zext_ln228         (zext             ) [ 000]
key_array128_addr  (getelementptr    ) [ 011]
store_ln227        (store            ) [ 000]
i_cast2            (zext             ) [ 000]
specloopname_ln223 (specloopname     ) [ 000]
key_array128_load  (load             ) [ 000]
expandedKey_addr   (getelementptr    ) [ 000]
store_ln228        (store            ) [ 000]
br_ln227           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_array128">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_array128"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="expandedKey">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="key_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="size_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="key_array128_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="11" slack="0"/>
<pin id="58" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_array128_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="11" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_array128_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="expandedKey_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln228_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="6" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln227_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="6" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln227_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln228_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln228_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln227_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_cast2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="1"/>
<pin id="134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="key_array128_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="1"/>
<pin id="142" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="key_array128_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="48" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="86" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="42" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="120"><net_src comp="95" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="128"><net_src comp="38" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="135"><net_src comp="86" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="143"><net_src comp="54" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expandedKey | {2 }
 - Input state : 
	Port: expandKey_Pipeline_VITIS_LOOP_227_1 : size | {1 }
	Port: expandKey_Pipeline_VITIS_LOOP_227_1 : key | {1 }
	Port: expandKey_Pipeline_VITIS_LOOP_227_1 : key_array128 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln227 : 2
		add_ln227 : 2
		br_ln227 : 3
		i_cast : 2
		add_ln228 : 3
		zext_ln228 : 4
		key_array128_addr : 5
		key_array128_load : 6
		store_ln227 : 3
	State 2
		expandedKey_addr : 1
		store_ln228 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |    add_ln227_fu_95   |    0    |    14   |
|          |   add_ln228_fu_105   |    0    |    12   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln227_fu_89   |    0    |    10   |
|----------|----------------------|---------|---------|
|   read   |  key_read_read_fu_42 |    0    |    0    |
|          | size_read_read_fu_48 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     i_cast_fu_101    |    0    |    0    |
|   zext   |   zext_ln228_fu_111  |    0    |    0    |
|          |    i_cast2_fu_121    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    36   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_1_reg_132       |    6   |
|        i_reg_125        |    6   |
|key_array128_addr_reg_140|   11   |
+-------------------------+--------+
|          Total          |   23   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   23   |   45   |
+-----------+--------+--------+--------+
