module WordDetect(clk,rst,data,out,state);

input clk,rst,data;
output reg out;
output reg [3:0]state;
parameter [3:0]s0=4'b0000,s1=4'b0001,s2=4'b0010,s3=4'b0011,s4=4'b0100,
					s5=4'b0101,s6=4'b0110,s7=4'b0111,s8=4'b1000,s9=4'b1001;

always@(posedge clk)
	begin
		if(rst==1)
			begin
				state=s0;
				out=0;
			end
		else
			begin
				case(state)
					s0:
						begin
							if(data==0)
								state=s0;
							else
								state=s1;
						end
					s1:
						begin
							if(data==0)
								state=s2;
							else
								state=s1;
						end
					s2:
						begin
							if(data==0)
								state=s0;
							else
								state=s3;
						end
					s3:
						begin
							out=0;
							if(data==0)
								state=s4;
							else
								state=s1;
						end
					s4:
						begin
							if(data==0)
								state=s5;
							else
								state=s1;
						end
					s5:
						begin
							if(data==0)
								state=s6;
							else
								state=s3;
						end
					s6:
						begin
							if(data==0)
								state=s0;
							else
								state=s7;
						end
					s7:
						begin
							if(data==0)
								state=s2;
							else
								state=s8;
						end
					s8:
						begin
							if(data==0)
								begin 
									out=1;
									state=s9;
								end
							else
								state=s1;
						end
					s9:
						begin
							out=0;
							if(data==0)
								state=s0;
							else
								state=s3;
						end
				endcase
			end
	end

endmodule
