{
  "module_name": "nuvoton,ma35d1-clk.h",
  "hash_id": "1d537f164365698b02d9abd1dae82dd7e9d6e44c1c70e34978ce0015dded1be5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/nuvoton,ma35d1-clk.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_NUVOTON_MA35D1_CLK_H\n#define __DT_BINDINGS_CLOCK_NUVOTON_MA35D1_CLK_H\n\n \n#define HXT\t\t0\n#define HXT_GATE\t1\n#define LXT\t\t2\n#define LXT_GATE\t3\n#define HIRC\t\t4\n#define HIRC_GATE\t5\n#define LIRC\t\t6\n#define LIRC_GATE\t7\n \n#define CAPLL\t\t8\n#define SYSPLL\t\t9\n#define DDRPLL\t\t10\n#define APLL\t\t11\n#define EPLL\t\t12\n#define VPLL\t\t13\n \n#define EPLL_DIV2\t14\n#define EPLL_DIV4\t15\n#define EPLL_DIV8\t16\n \n#define CA35CLK_MUX\t17\n#define AXICLK_DIV2\t18\n#define AXICLK_DIV4\t19\n#define AXICLK_MUX\t20\n#define SYSCLK0_MUX\t21\n#define SYSCLK1_MUX\t22\n#define SYSCLK1_DIV2\t23\n#define HCLK0\t\t24\n#define HCLK1\t\t25\n#define HCLK2\t\t26\n#define PCLK0\t\t27\n#define PCLK1\t\t28\n#define PCLK2\t\t29\n#define HCLK3\t\t30\n#define PCLK3\t\t31\n#define PCLK4\t\t32\n \n#define USBPHY0\t\t33\n#define USBPHY1\t\t34\n#define DDR0_GATE\t35\n#define DDR6_GATE\t36\n#define CAN0_MUX\t37\n#define CAN0_DIV\t38\n#define CAN0_GATE\t39\n#define CAN1_MUX\t40\n#define CAN1_DIV\t41\n#define CAN1_GATE\t42\n#define CAN2_MUX\t43\n#define CAN2_DIV\t44\n#define CAN2_GATE\t45\n#define CAN3_MUX\t46\n#define CAN3_DIV\t47\n#define CAN3_GATE\t48\n#define SDH0_MUX\t49\n#define SDH0_GATE\t50\n#define SDH1_MUX\t51\n#define SDH1_GATE\t52\n#define NAND_GATE\t53\n#define USBD_GATE\t54\n#define USBH_GATE\t55\n#define HUSBH0_GATE\t56\n#define HUSBH1_GATE\t57\n#define GFX_MUX\t\t58\n#define GFX_GATE\t59\n#define VC8K_GATE\t60\n#define DCU_MUX\t\t61\n#define DCU_GATE\t62\n#define DCUP_DIV\t63\n#define EMAC0_GATE\t64\n#define EMAC1_GATE\t65\n#define CCAP0_MUX\t66\n#define CCAP0_DIV\t67\n#define CCAP0_GATE\t68\n#define CCAP1_MUX\t69\n#define CCAP1_DIV\t70\n#define CCAP1_GATE\t71\n#define PDMA0_GATE\t72\n#define PDMA1_GATE\t73\n#define PDMA2_GATE\t74\n#define PDMA3_GATE\t75\n#define WH0_GATE\t76\n#define WH1_GATE\t77\n#define HWS_GATE\t78\n#define EBI_GATE\t79\n#define SRAM0_GATE\t80\n#define SRAM1_GATE\t81\n#define ROM_GATE\t82\n#define TRA_GATE\t83\n#define DBG_MUX\t\t84\n#define DBG_GATE\t85\n#define CKO_MUX\t\t86\n#define CKO_DIV\t\t87\n#define CKO_GATE\t88\n#define GTMR_GATE\t89\n#define GPA_GATE\t90\n#define GPB_GATE\t91\n#define GPC_GATE\t92\n#define GPD_GATE\t93\n#define GPE_GATE\t94\n#define GPF_GATE\t95\n#define GPG_GATE\t96\n#define GPH_GATE\t97\n#define GPI_GATE\t98\n#define GPJ_GATE\t99\n#define GPK_GATE\t100\n#define GPL_GATE\t101\n#define GPM_GATE\t102\n#define GPN_GATE\t103\n \n#define TMR0_MUX\t104\n#define TMR0_GATE\t105\n#define TMR1_MUX\t106\n#define TMR1_GATE\t107\n#define TMR2_MUX\t108\n#define TMR2_GATE\t109\n#define TMR3_MUX\t110\n#define TMR3_GATE\t111\n#define TMR4_MUX\t112\n#define TMR4_GATE\t113\n#define TMR5_MUX\t114\n#define TMR5_GATE\t115\n#define TMR6_MUX\t116\n#define TMR6_GATE\t117\n#define TMR7_MUX\t118\n#define TMR7_GATE\t119\n#define TMR8_MUX\t120\n#define TMR8_GATE\t121\n#define TMR9_MUX\t122\n#define TMR9_GATE\t123\n#define TMR10_MUX\t124\n#define TMR10_GATE\t125\n#define TMR11_MUX\t126\n#define TMR11_GATE\t127\n#define UART0_MUX\t128\n#define UART0_DIV\t129\n#define UART0_GATE\t130\n#define UART1_MUX\t131\n#define UART1_DIV\t132\n#define UART1_GATE\t133\n#define UART2_MUX\t134\n#define UART2_DIV\t135\n#define UART2_GATE\t136\n#define UART3_MUX\t137\n#define UART3_DIV\t138\n#define UART3_GATE\t139\n#define UART4_MUX\t140\n#define UART4_DIV\t141\n#define UART4_GATE\t142\n#define UART5_MUX\t143\n#define UART5_DIV\t144\n#define UART5_GATE\t145\n#define UART6_MUX\t146\n#define UART6_DIV\t147\n#define UART6_GATE\t148\n#define UART7_MUX\t149\n#define UART7_DIV\t150\n#define UART7_GATE\t151\n#define UART8_MUX\t152\n#define UART8_DIV\t153\n#define UART8_GATE\t154\n#define UART9_MUX\t155\n#define UART9_DIV\t156\n#define UART9_GATE\t157\n#define UART10_MUX\t158\n#define UART10_DIV\t159\n#define UART10_GATE\t160\n#define UART11_MUX\t161\n#define UART11_DIV\t162\n#define UART11_GATE\t163\n#define UART12_MUX\t164\n#define UART12_DIV\t165\n#define UART12_GATE\t166\n#define UART13_MUX\t167\n#define UART13_DIV\t168\n#define UART13_GATE\t169\n#define UART14_MUX\t170\n#define UART14_DIV\t171\n#define UART14_GATE\t172\n#define UART15_MUX\t173\n#define UART15_DIV\t174\n#define UART15_GATE\t175\n#define UART16_MUX\t176\n#define UART16_DIV\t177\n#define UART16_GATE\t178\n#define RTC_GATE\t179\n#define DDR_GATE\t180\n#define KPI_MUX\t\t181\n#define KPI_DIV\t\t182\n#define KPI_GATE\t183\n#define I2C0_GATE\t184\n#define I2C1_GATE\t185\n#define I2C2_GATE\t186\n#define I2C3_GATE\t187\n#define I2C4_GATE\t188\n#define I2C5_GATE\t189\n#define QSPI0_MUX\t190\n#define QSPI0_GATE\t191\n#define QSPI1_MUX\t192\n#define QSPI1_GATE\t193\n#define SMC0_MUX\t194\n#define SMC0_DIV\t195\n#define SMC0_GATE\t196\n#define SMC1_MUX\t197\n#define SMC1_DIV\t198\n#define SMC1_GATE\t199\n#define WDT0_MUX\t200\n#define WDT0_GATE\t201\n#define WDT1_MUX\t202\n#define WDT1_GATE\t203\n#define WDT2_MUX\t204\n#define WDT2_GATE\t205\n#define WWDT0_MUX\t206\n#define WWDT1_MUX\t207\n#define WWDT2_MUX\t208\n#define EPWM0_GATE\t209\n#define EPWM1_GATE\t210\n#define EPWM2_GATE\t211\n#define I2S0_MUX\t212\n#define I2S0_GATE\t213\n#define I2S1_MUX\t214\n#define I2S1_GATE\t215\n#define SSMCC_GATE\t216\n#define SSPCC_GATE\t217\n#define SPI0_MUX\t218\n#define SPI0_GATE\t219\n#define SPI1_MUX\t220\n#define SPI1_GATE\t221\n#define SPI2_MUX\t222\n#define SPI2_GATE\t223\n#define SPI3_MUX\t224\n#define SPI3_GATE\t225\n#define ECAP0_GATE\t226\n#define ECAP1_GATE\t227\n#define ECAP2_GATE\t228\n#define QEI0_GATE\t229\n#define QEI1_GATE\t230\n#define QEI2_GATE\t231\n#define ADC_DIV\t\t232\n#define ADC_GATE\t233\n#define EADC_DIV\t234\n#define EADC_GATE\t235\n#define\tCLK_MAX_IDX\t236\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}