module mux2to1(a,b,sel,out);

	 input a,b,sel;
	 output out;
  	 wire not_sel;
    wire temp1,temp2;
    wire Data_out_temp;

    not n1(not_sel,sel);  
    and and_1(temp1,a,not_sel);
    and and_2(temp2,b,sel);
    or or_1(out,temp1,temp2);
	
endmodule

module mux4to1(a,sel,out);
	input [3:0] a;
	input [1:0] sel;
	output out;

	wire mux1,mux2;

	mux2to1 m1 (a[3],a[2],sel[0],mux1);
	mux2to1 m2 (a[1],a[4],sel[0],mux2);
	mux2to1 m3 (mux1,mux2,sel[1],out);
endmodule

module mux8to1(a,sel,out);
	input [7:0] a;
	input [2:0] sel;
	output out;

	wire mux1,mux2;

	mux4to1 m1 (a[7:4],sel[1:0],mux1);
	mux4to1 m2 (a[3:0],sel[1:0],mux2);
	mux2to1 m3 (mux1,mux2,sel[2],out);
endmodule