/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [37:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [17:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_6z);
  assign celloutsig_1_12z = !(celloutsig_1_5z ? celloutsig_1_9z : celloutsig_1_9z);
  assign celloutsig_1_14z = !(celloutsig_1_8z ? celloutsig_1_1z : celloutsig_1_5z);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_4z[8]);
  assign celloutsig_0_6z = !(celloutsig_0_4z[4] ? in_data[92] : celloutsig_0_0z);
  assign celloutsig_0_16z = !(celloutsig_0_14z[1] ? celloutsig_0_2z : celloutsig_0_12z);
  assign celloutsig_1_18z = ~(celloutsig_1_6z | celloutsig_1_12z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z[7] | celloutsig_1_15z[15]);
  assign celloutsig_0_24z = ~(celloutsig_0_10z | celloutsig_0_6z);
  assign celloutsig_1_0z = ~(in_data[157] | in_data[106]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_10z = ~celloutsig_1_3z;
  assign celloutsig_0_10z = ~celloutsig_0_1z;
  assign celloutsig_0_2z = ~in_data[17];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 38'h0000000000;
    else _00_ <= { in_data[58:40], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_14z } / { 1'h1, celloutsig_1_11z[13:0], celloutsig_1_1z, celloutsig_1_10z, in_data[96] };
  assign celloutsig_1_3z = { in_data[191:174], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } && { in_data[177:159], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_2z & ~(celloutsig_1_1z);
  assign celloutsig_0_12z = celloutsig_0_1z & ~(celloutsig_0_9z[7]);
  assign celloutsig_1_1z = in_data[131] & ~(celloutsig_1_0z);
  assign celloutsig_0_14z = _00_[12:10] % { 1'h1, celloutsig_0_9z[10], celloutsig_0_10z };
  assign celloutsig_0_9z = - { in_data[56:41], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[32] & in_data[87];
  assign celloutsig_0_1z = in_data[2] & in_data[6];
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[166:160] };
  assign celloutsig_1_4z = | in_data[131:124];
  assign celloutsig_1_6z = ^ { in_data[108:97], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[147:134], celloutsig_1_0z } - in_data[145:131];
  assign celloutsig_0_4z = in_data[10:0] - { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[34], out_data[32] } = { celloutsig_0_16z, celloutsig_0_5z } | { celloutsig_0_5z, celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_24z };
endmodule
