$date
  Mon Aug 11 15:58:14 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_adder4 $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 4 # sum[3:0] $end
$var reg 1 $ carry $end
$scope module uut $end
$var reg 4 % a[3:0] $end
$var reg 4 & b[3:0] $end
$var reg 4 ' sum[3:0] $end
$var reg 1 ( carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0011 !
b0101 "
b1000 #
0$
b0011 %
b0101 &
b1000 '
0(
#1000000
b1111 !
b0001 "
b0000 #
b1111 %
b0001 &
b0000 '
#2000000
