# -------------------------------------------------------------------------- #
#
# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
# Date created = 14:05:30  December 04, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:05:30  DECEMBER 04, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name BDF_FILE test.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AA25 -to A
set_location_assignment PIN_AA26 -to B
set_location_assignment PIN_Y25 -to C
set_location_assignment PIN_W26 -to D
set_location_assignment PIN_Y26 -to E
set_location_assignment PIN_W27 -to F
set_location_assignment PIN_W28 -to G
set_location_assignment PIN_M24 -to A2
set_location_assignment PIN_Y22 -to B3
set_location_assignment PIN_W21 -to C4
set_location_assignment PIN_W22 -to D5
set_location_assignment PIN_W25 -to E6
set_location_assignment PIN_U23 -to F7
set_location_assignment PIN_U24 -to G8
set_location_assignment PIN_G18 -to A9
set_location_assignment PIN_F22 -to B10
set_location_assignment PIN_E17 -to C11
set_location_assignment PIN_L26 -to D12
set_location_assignment PIN_L25 -to E13
set_location_assignment PIN_J22 -to F14
set_location_assignment PIN_H22 -to G15
set_location_assignment PIN_AC24 -to x0
set_location_assignment PIN_AB24 -to x1
set_location_assignment PIN_AB23 -to x2
set_location_assignment PIN_AA24 -to x3
set_location_assignment PIN_AA23 -to x4
set_location_assignment PIN_AA22 -to x5
set_location_assignment PIN_Y24 -to x6
set_location_assignment PIN_Y23 -to x7
set_location_assignment PIN_AD26 -to x8
set_location_assignment PIN_AB26 -to x9
set_location_assignment PIN_AC25 -to x10
set_location_assignment PIN_AB25 -to x11
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top