// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mandel_calc,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a35tcpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.868250,HLS_SYN_LAT=519,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=90,HLS_SYN_FF=5474,HLS_SYN_LUT=9896}" *)

module mandel_calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        re_V,
        im_V,
        count_out_V,
        count_out_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 63'd1;
parameter    ap_ST_fsm_state2 = 63'd2;
parameter    ap_ST_fsm_state3 = 63'd4;
parameter    ap_ST_fsm_state4 = 63'd8;
parameter    ap_ST_fsm_state5 = 63'd16;
parameter    ap_ST_fsm_state6 = 63'd32;
parameter    ap_ST_fsm_state7 = 63'd64;
parameter    ap_ST_fsm_state8 = 63'd128;
parameter    ap_ST_fsm_state9 = 63'd256;
parameter    ap_ST_fsm_state10 = 63'd512;
parameter    ap_ST_fsm_state11 = 63'd1024;
parameter    ap_ST_fsm_state12 = 63'd2048;
parameter    ap_ST_fsm_state13 = 63'd4096;
parameter    ap_ST_fsm_state14 = 63'd8192;
parameter    ap_ST_fsm_state15 = 63'd16384;
parameter    ap_ST_fsm_state16 = 63'd32768;
parameter    ap_ST_fsm_state17 = 63'd65536;
parameter    ap_ST_fsm_state18 = 63'd131072;
parameter    ap_ST_fsm_state19 = 63'd262144;
parameter    ap_ST_fsm_state20 = 63'd524288;
parameter    ap_ST_fsm_state21 = 63'd1048576;
parameter    ap_ST_fsm_state22 = 63'd2097152;
parameter    ap_ST_fsm_state23 = 63'd4194304;
parameter    ap_ST_fsm_state24 = 63'd8388608;
parameter    ap_ST_fsm_state25 = 63'd16777216;
parameter    ap_ST_fsm_state26 = 63'd33554432;
parameter    ap_ST_fsm_state27 = 63'd67108864;
parameter    ap_ST_fsm_state28 = 63'd134217728;
parameter    ap_ST_fsm_state29 = 63'd268435456;
parameter    ap_ST_fsm_state30 = 63'd536870912;
parameter    ap_ST_fsm_state31 = 63'd1073741824;
parameter    ap_ST_fsm_state32 = 63'd2147483648;
parameter    ap_ST_fsm_state33 = 63'd4294967296;
parameter    ap_ST_fsm_state34 = 63'd8589934592;
parameter    ap_ST_fsm_state35 = 63'd17179869184;
parameter    ap_ST_fsm_state36 = 63'd34359738368;
parameter    ap_ST_fsm_state37 = 63'd68719476736;
parameter    ap_ST_fsm_state38 = 63'd137438953472;
parameter    ap_ST_fsm_state39 = 63'd274877906944;
parameter    ap_ST_fsm_state40 = 63'd549755813888;
parameter    ap_ST_fsm_state41 = 63'd1099511627776;
parameter    ap_ST_fsm_state42 = 63'd2199023255552;
parameter    ap_ST_fsm_state43 = 63'd4398046511104;
parameter    ap_ST_fsm_state44 = 63'd8796093022208;
parameter    ap_ST_fsm_state45 = 63'd17592186044416;
parameter    ap_ST_fsm_state46 = 63'd35184372088832;
parameter    ap_ST_fsm_state47 = 63'd70368744177664;
parameter    ap_ST_fsm_state48 = 63'd140737488355328;
parameter    ap_ST_fsm_state49 = 63'd281474976710656;
parameter    ap_ST_fsm_state50 = 63'd562949953421312;
parameter    ap_ST_fsm_state51 = 63'd1125899906842624;
parameter    ap_ST_fsm_state52 = 63'd2251799813685248;
parameter    ap_ST_fsm_state53 = 63'd4503599627370496;
parameter    ap_ST_fsm_state54 = 63'd9007199254740992;
parameter    ap_ST_fsm_state55 = 63'd18014398509481984;
parameter    ap_ST_fsm_state56 = 63'd36028797018963968;
parameter    ap_ST_fsm_state57 = 63'd72057594037927936;
parameter    ap_ST_fsm_state58 = 63'd144115188075855872;
parameter    ap_ST_fsm_state59 = 63'd288230376151711744;
parameter    ap_ST_fsm_state60 = 63'd576460752303423488;
parameter    ap_ST_fsm_state61 = 63'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 63'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 63'd4611686018427387904;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] re_V;
input  [17:0] im_V;
output  [7:0] count_out_V;
output   count_out_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg count_out_V_ap_vld;

(* fsm_encoding = "none" *) reg   [62:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [31:0] z0_re_V_cast_fu_258_p1;
reg  signed [31:0] z0_re_V_cast_reg_5821;
wire  signed [31:0] z0_im_V_cast_fu_270_p1;
wire  signed [38:0] tmp_3_cast_cast_fu_282_p1;
reg  signed [38:0] tmp_3_cast_cast_reg_5861;
reg   [31:0] p_Val2_4_reg_5898;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond_fu_286_p2;
reg   [0:0] tmp_reg_5903;
reg   [31:0] p_Val2_8_reg_5908;
reg   [0:0] tmp_9_reg_5913;
wire  signed [35:0] r_V_1_fu_5147_p2;
reg  signed [35:0] r_V_1_reg_5918;
reg   [0:0] tmp_11_reg_5923;
wire   [0:0] val_assign_fu_389_p2;
reg   [0:0] val_assign_reg_5928;
wire    ap_CS_fsm_state3;
wire   [31:0] p_Val2_6_fu_424_p2;
reg   [31:0] p_Val2_6_reg_5933;
wire   [31:0] p_Val2_11_fu_436_p2;
reg   [31:0] p_Val2_11_reg_5938;
wire   [7:0] tmp_6_fu_444_p2;
reg   [7:0] tmp_6_reg_5943;
wire    ap_CS_fsm_state4;
reg   [31:0] p_Val2_4_1_reg_5952;
wire   [0:0] exitcond_1_fu_456_p2;
reg   [0:0] tmp_12_reg_5957;
reg   [31:0] p_Val2_8_1_reg_5962;
reg   [0:0] tmp_13_reg_5967;
wire  signed [35:0] r_V_1_1_fu_5170_p2;
reg  signed [35:0] r_V_1_1_reg_5972;
reg   [0:0] tmp_14_reg_5977;
wire   [0:0] val_assign_1_fu_557_p2;
reg   [0:0] val_assign_1_reg_5982;
wire    ap_CS_fsm_state5;
wire   [31:0] p_Val2_14_1_fu_592_p2;
reg   [31:0] p_Val2_14_1_reg_5987;
wire   [31:0] p_Val2_17_1_fu_604_p2;
reg   [31:0] p_Val2_17_1_reg_5992;
wire   [7:0] tmp_20_1_fu_612_p2;
reg   [7:0] tmp_20_1_reg_5997;
wire    ap_CS_fsm_state6;
reg   [31:0] p_Val2_4_2_reg_6006;
wire   [0:0] exitcond_2_fu_617_p2;
reg   [0:0] tmp_15_reg_6011;
reg   [31:0] p_Val2_8_2_reg_6016;
reg   [0:0] tmp_16_reg_6021;
wire  signed [35:0] r_V_1_2_fu_5193_p2;
reg  signed [35:0] r_V_1_2_reg_6026;
reg   [0:0] tmp_17_reg_6031;
wire   [0:0] val_assign_2_fu_718_p2;
reg   [0:0] val_assign_2_reg_6036;
wire    ap_CS_fsm_state7;
wire   [31:0] p_Val2_14_2_fu_753_p2;
reg   [31:0] p_Val2_14_2_reg_6041;
wire   [31:0] p_Val2_17_2_fu_765_p2;
reg   [31:0] p_Val2_17_2_reg_6046;
wire   [7:0] tmp_20_2_fu_773_p2;
reg   [7:0] tmp_20_2_reg_6051;
wire    ap_CS_fsm_state8;
reg   [31:0] p_Val2_4_3_reg_6060;
wire   [0:0] exitcond_3_fu_778_p2;
reg   [0:0] tmp_18_reg_6065;
reg   [31:0] p_Val2_8_3_reg_6070;
reg   [0:0] tmp_19_reg_6075;
wire  signed [35:0] r_V_1_3_fu_5216_p2;
reg  signed [35:0] r_V_1_3_reg_6080;
reg   [0:0] tmp_20_reg_6085;
wire   [0:0] val_assign_3_fu_879_p2;
reg   [0:0] val_assign_3_reg_6090;
wire    ap_CS_fsm_state9;
wire   [31:0] p_Val2_14_3_fu_914_p2;
reg   [31:0] p_Val2_14_3_reg_6095;
wire   [31:0] p_Val2_17_3_fu_926_p2;
reg   [31:0] p_Val2_17_3_reg_6100;
wire   [7:0] tmp_20_3_fu_934_p2;
reg   [7:0] tmp_20_3_reg_6105;
wire    ap_CS_fsm_state10;
reg   [31:0] p_Val2_4_4_reg_6114;
wire   [0:0] exitcond_4_fu_939_p2;
reg   [0:0] tmp_21_reg_6119;
reg   [31:0] p_Val2_8_4_reg_6124;
reg   [0:0] tmp_22_reg_6129;
wire  signed [35:0] r_V_1_4_fu_5239_p2;
reg  signed [35:0] r_V_1_4_reg_6134;
reg   [0:0] tmp_23_reg_6139;
wire   [0:0] val_assign_4_fu_1040_p2;
reg   [0:0] val_assign_4_reg_6144;
wire    ap_CS_fsm_state11;
wire   [31:0] p_Val2_14_4_fu_1075_p2;
reg   [31:0] p_Val2_14_4_reg_6149;
wire   [31:0] p_Val2_17_4_fu_1087_p2;
reg   [31:0] p_Val2_17_4_reg_6154;
wire   [7:0] tmp_20_4_fu_1095_p2;
reg   [7:0] tmp_20_4_reg_6159;
wire    ap_CS_fsm_state12;
reg   [31:0] p_Val2_4_5_reg_6168;
wire   [0:0] exitcond_5_fu_1100_p2;
reg   [0:0] tmp_24_reg_6173;
reg   [31:0] p_Val2_8_5_reg_6178;
reg   [0:0] tmp_25_reg_6183;
wire  signed [35:0] r_V_1_5_fu_5262_p2;
reg  signed [35:0] r_V_1_5_reg_6188;
reg   [0:0] tmp_26_reg_6193;
wire   [0:0] val_assign_5_fu_1201_p2;
reg   [0:0] val_assign_5_reg_6198;
wire    ap_CS_fsm_state13;
wire   [31:0] p_Val2_14_5_fu_1236_p2;
reg   [31:0] p_Val2_14_5_reg_6203;
wire   [31:0] p_Val2_17_5_fu_1248_p2;
reg   [31:0] p_Val2_17_5_reg_6208;
wire   [7:0] tmp_20_5_fu_1256_p2;
reg   [7:0] tmp_20_5_reg_6213;
wire    ap_CS_fsm_state14;
reg   [31:0] p_Val2_4_6_reg_6222;
wire   [0:0] exitcond_6_fu_1261_p2;
reg   [0:0] tmp_27_reg_6227;
reg   [31:0] p_Val2_8_6_reg_6232;
reg   [0:0] tmp_28_reg_6237;
wire  signed [35:0] r_V_1_6_fu_5285_p2;
reg  signed [35:0] r_V_1_6_reg_6242;
reg   [0:0] tmp_29_reg_6247;
wire   [0:0] val_assign_6_fu_1362_p2;
reg   [0:0] val_assign_6_reg_6252;
wire    ap_CS_fsm_state15;
wire   [31:0] p_Val2_14_6_fu_1397_p2;
reg   [31:0] p_Val2_14_6_reg_6257;
wire   [31:0] p_Val2_17_6_fu_1409_p2;
reg   [31:0] p_Val2_17_6_reg_6262;
wire   [7:0] tmp_20_6_fu_1417_p2;
reg   [7:0] tmp_20_6_reg_6267;
wire    ap_CS_fsm_state16;
reg   [31:0] p_Val2_4_7_reg_6276;
wire   [0:0] exitcond_7_fu_1422_p2;
reg   [0:0] tmp_30_reg_6281;
reg   [31:0] p_Val2_8_7_reg_6286;
reg   [0:0] tmp_31_reg_6291;
wire  signed [35:0] r_V_1_7_fu_5308_p2;
reg  signed [35:0] r_V_1_7_reg_6296;
reg   [0:0] tmp_32_reg_6301;
wire   [0:0] val_assign_7_fu_1523_p2;
reg   [0:0] val_assign_7_reg_6306;
wire    ap_CS_fsm_state17;
wire   [31:0] p_Val2_14_7_fu_1558_p2;
reg   [31:0] p_Val2_14_7_reg_6311;
wire   [31:0] p_Val2_17_7_fu_1570_p2;
reg   [31:0] p_Val2_17_7_reg_6316;
wire   [7:0] tmp_20_7_fu_1578_p2;
reg   [7:0] tmp_20_7_reg_6321;
wire    ap_CS_fsm_state18;
reg   [31:0] p_Val2_4_8_reg_6330;
wire   [0:0] exitcond_8_fu_1583_p2;
reg   [0:0] tmp_33_reg_6335;
reg   [31:0] p_Val2_8_8_reg_6340;
reg   [0:0] tmp_34_reg_6345;
wire  signed [35:0] r_V_1_8_fu_5331_p2;
reg  signed [35:0] r_V_1_8_reg_6350;
reg   [0:0] tmp_35_reg_6355;
wire   [0:0] val_assign_8_fu_1684_p2;
reg   [0:0] val_assign_8_reg_6360;
wire    ap_CS_fsm_state19;
wire   [31:0] p_Val2_14_8_fu_1719_p2;
reg   [31:0] p_Val2_14_8_reg_6365;
wire   [31:0] p_Val2_17_8_fu_1731_p2;
reg   [31:0] p_Val2_17_8_reg_6370;
wire   [7:0] tmp_20_8_fu_1739_p2;
reg   [7:0] tmp_20_8_reg_6375;
wire    ap_CS_fsm_state20;
reg   [31:0] p_Val2_4_9_reg_6384;
wire   [0:0] exitcond_9_fu_1744_p2;
reg   [0:0] tmp_36_reg_6389;
reg   [31:0] p_Val2_8_9_reg_6394;
reg   [0:0] tmp_37_reg_6399;
wire  signed [35:0] r_V_1_9_fu_5354_p2;
reg  signed [35:0] r_V_1_9_reg_6404;
reg   [0:0] tmp_38_reg_6409;
wire   [0:0] val_assign_9_fu_1845_p2;
reg   [0:0] val_assign_9_reg_6414;
wire    ap_CS_fsm_state21;
wire   [31:0] p_Val2_14_9_fu_1880_p2;
reg   [31:0] p_Val2_14_9_reg_6419;
wire   [31:0] p_Val2_17_9_fu_1892_p2;
reg   [31:0] p_Val2_17_9_reg_6424;
wire   [7:0] tmp_20_9_fu_1900_p2;
reg   [7:0] tmp_20_9_reg_6429;
wire    ap_CS_fsm_state22;
reg   [31:0] p_Val2_4_s_reg_6438;
wire   [0:0] exitcond_s_fu_1905_p2;
reg   [0:0] tmp_39_reg_6443;
reg   [31:0] p_Val2_8_s_reg_6448;
reg   [0:0] tmp_40_reg_6453;
wire  signed [35:0] r_V_1_s_fu_5377_p2;
reg  signed [35:0] r_V_1_s_reg_6458;
reg   [0:0] tmp_41_reg_6463;
wire   [0:0] val_assign_s_fu_2006_p2;
reg   [0:0] val_assign_s_reg_6468;
wire    ap_CS_fsm_state23;
wire   [31:0] p_Val2_14_s_fu_2041_p2;
reg   [31:0] p_Val2_14_s_reg_6473;
wire   [31:0] p_Val2_17_s_fu_2053_p2;
reg   [31:0] p_Val2_17_s_reg_6478;
wire   [7:0] tmp_20_s_fu_2061_p2;
reg   [7:0] tmp_20_s_reg_6483;
wire    ap_CS_fsm_state24;
reg   [31:0] p_Val2_4_10_reg_6492;
wire   [0:0] exitcond_10_fu_2066_p2;
reg   [0:0] tmp_42_reg_6497;
reg   [31:0] p_Val2_8_10_reg_6502;
reg   [0:0] tmp_43_reg_6507;
wire  signed [35:0] r_V_1_10_fu_5400_p2;
reg  signed [35:0] r_V_1_10_reg_6512;
reg   [0:0] tmp_44_reg_6517;
wire   [0:0] val_assign_10_fu_2167_p2;
reg   [0:0] val_assign_10_reg_6522;
wire    ap_CS_fsm_state25;
wire   [31:0] p_Val2_14_10_fu_2202_p2;
reg   [31:0] p_Val2_14_10_reg_6527;
wire   [31:0] p_Val2_17_10_fu_2214_p2;
reg   [31:0] p_Val2_17_10_reg_6532;
wire   [7:0] tmp_20_10_fu_2222_p2;
reg   [7:0] tmp_20_10_reg_6537;
wire    ap_CS_fsm_state26;
reg   [31:0] p_Val2_4_11_reg_6546;
wire   [0:0] exitcond_11_fu_2227_p2;
reg   [0:0] tmp_45_reg_6551;
reg   [31:0] p_Val2_8_11_reg_6556;
reg   [0:0] tmp_46_reg_6561;
wire  signed [35:0] r_V_1_11_fu_5423_p2;
reg  signed [35:0] r_V_1_11_reg_6566;
reg   [0:0] tmp_47_reg_6571;
wire   [0:0] val_assign_11_fu_2328_p2;
reg   [0:0] val_assign_11_reg_6576;
wire    ap_CS_fsm_state27;
wire   [31:0] p_Val2_14_11_fu_2363_p2;
reg   [31:0] p_Val2_14_11_reg_6581;
wire   [31:0] p_Val2_17_11_fu_2375_p2;
reg   [31:0] p_Val2_17_11_reg_6586;
wire   [7:0] tmp_20_11_fu_2383_p2;
reg   [7:0] tmp_20_11_reg_6591;
wire    ap_CS_fsm_state28;
reg   [31:0] p_Val2_4_12_reg_6600;
wire   [0:0] exitcond_12_fu_2388_p2;
reg   [0:0] tmp_48_reg_6605;
reg   [31:0] p_Val2_8_12_reg_6610;
reg   [0:0] tmp_49_reg_6615;
wire  signed [35:0] r_V_1_12_fu_5446_p2;
reg  signed [35:0] r_V_1_12_reg_6620;
reg   [0:0] tmp_50_reg_6625;
wire   [0:0] val_assign_12_fu_2489_p2;
reg   [0:0] val_assign_12_reg_6630;
wire    ap_CS_fsm_state29;
wire   [31:0] p_Val2_14_12_fu_2524_p2;
reg   [31:0] p_Val2_14_12_reg_6635;
wire   [31:0] p_Val2_17_12_fu_2536_p2;
reg   [31:0] p_Val2_17_12_reg_6640;
wire   [7:0] tmp_20_12_fu_2544_p2;
reg   [7:0] tmp_20_12_reg_6645;
wire    ap_CS_fsm_state30;
reg   [31:0] p_Val2_4_13_reg_6654;
wire   [0:0] exitcond_13_fu_2549_p2;
reg   [0:0] tmp_51_reg_6659;
reg   [31:0] p_Val2_8_13_reg_6664;
reg   [0:0] tmp_52_reg_6669;
wire  signed [35:0] r_V_1_13_fu_5469_p2;
reg  signed [35:0] r_V_1_13_reg_6674;
reg   [0:0] tmp_53_reg_6679;
wire   [0:0] val_assign_13_fu_2650_p2;
reg   [0:0] val_assign_13_reg_6684;
wire    ap_CS_fsm_state31;
wire   [31:0] p_Val2_14_13_fu_2685_p2;
reg   [31:0] p_Val2_14_13_reg_6689;
wire   [31:0] p_Val2_17_13_fu_2697_p2;
reg   [31:0] p_Val2_17_13_reg_6694;
wire   [7:0] tmp_20_13_fu_2705_p2;
reg   [7:0] tmp_20_13_reg_6699;
wire    ap_CS_fsm_state32;
reg   [31:0] p_Val2_4_14_reg_6708;
wire   [0:0] exitcond_14_fu_2710_p2;
reg   [0:0] tmp_54_reg_6713;
reg   [31:0] p_Val2_8_14_reg_6718;
reg   [0:0] tmp_55_reg_6723;
wire  signed [35:0] r_V_1_14_fu_5492_p2;
reg  signed [35:0] r_V_1_14_reg_6728;
reg   [0:0] tmp_56_reg_6733;
wire   [0:0] val_assign_14_fu_2811_p2;
reg   [0:0] val_assign_14_reg_6738;
wire    ap_CS_fsm_state33;
wire   [31:0] p_Val2_14_14_fu_2846_p2;
reg   [31:0] p_Val2_14_14_reg_6743;
wire   [31:0] p_Val2_17_14_fu_2858_p2;
reg   [31:0] p_Val2_17_14_reg_6748;
wire   [7:0] tmp_20_14_fu_2866_p2;
reg   [7:0] tmp_20_14_reg_6753;
wire    ap_CS_fsm_state34;
reg   [31:0] p_Val2_4_15_reg_6762;
wire   [0:0] exitcond_15_fu_2871_p2;
reg   [0:0] tmp_57_reg_6767;
reg   [31:0] p_Val2_8_15_reg_6772;
reg   [0:0] tmp_58_reg_6777;
wire  signed [35:0] r_V_1_15_fu_5515_p2;
reg  signed [35:0] r_V_1_15_reg_6782;
reg   [0:0] tmp_59_reg_6787;
wire   [0:0] val_assign_15_fu_2972_p2;
reg   [0:0] val_assign_15_reg_6792;
wire    ap_CS_fsm_state35;
wire   [31:0] p_Val2_14_15_fu_3007_p2;
reg   [31:0] p_Val2_14_15_reg_6797;
wire   [31:0] p_Val2_17_15_fu_3019_p2;
reg   [31:0] p_Val2_17_15_reg_6802;
wire   [7:0] tmp_20_15_fu_3027_p2;
reg   [7:0] tmp_20_15_reg_6807;
wire    ap_CS_fsm_state36;
reg   [31:0] p_Val2_4_16_reg_6816;
wire   [0:0] exitcond_16_fu_3032_p2;
reg   [0:0] tmp_60_reg_6821;
reg   [31:0] p_Val2_8_16_reg_6826;
reg   [0:0] tmp_61_reg_6831;
wire  signed [35:0] r_V_1_16_fu_5538_p2;
reg  signed [35:0] r_V_1_16_reg_6836;
reg   [0:0] tmp_62_reg_6841;
wire   [0:0] val_assign_16_fu_3133_p2;
reg   [0:0] val_assign_16_reg_6846;
wire    ap_CS_fsm_state37;
wire   [31:0] p_Val2_14_16_fu_3168_p2;
reg   [31:0] p_Val2_14_16_reg_6851;
wire   [31:0] p_Val2_17_16_fu_3180_p2;
reg   [31:0] p_Val2_17_16_reg_6856;
wire   [7:0] tmp_20_16_fu_3188_p2;
reg   [7:0] tmp_20_16_reg_6861;
wire    ap_CS_fsm_state38;
reg   [31:0] p_Val2_4_17_reg_6870;
wire   [0:0] exitcond_17_fu_3193_p2;
reg   [0:0] tmp_63_reg_6875;
reg   [31:0] p_Val2_8_17_reg_6880;
reg   [0:0] tmp_64_reg_6885;
wire  signed [35:0] r_V_1_17_fu_5561_p2;
reg  signed [35:0] r_V_1_17_reg_6890;
reg   [0:0] tmp_65_reg_6895;
wire   [0:0] val_assign_17_fu_3294_p2;
reg   [0:0] val_assign_17_reg_6900;
wire    ap_CS_fsm_state39;
wire   [31:0] p_Val2_14_17_fu_3329_p2;
reg   [31:0] p_Val2_14_17_reg_6905;
wire   [31:0] p_Val2_17_17_fu_3341_p2;
reg   [31:0] p_Val2_17_17_reg_6910;
wire   [7:0] tmp_20_17_fu_3349_p2;
reg   [7:0] tmp_20_17_reg_6915;
wire    ap_CS_fsm_state40;
reg   [31:0] p_Val2_4_18_reg_6924;
wire   [0:0] exitcond_18_fu_3354_p2;
reg   [0:0] tmp_66_reg_6929;
reg   [31:0] p_Val2_8_18_reg_6934;
reg   [0:0] tmp_67_reg_6939;
wire  signed [35:0] r_V_1_18_fu_5584_p2;
reg  signed [35:0] r_V_1_18_reg_6944;
reg   [0:0] tmp_68_reg_6949;
wire   [0:0] val_assign_18_fu_3455_p2;
reg   [0:0] val_assign_18_reg_6954;
wire    ap_CS_fsm_state41;
wire   [31:0] p_Val2_14_18_fu_3490_p2;
reg   [31:0] p_Val2_14_18_reg_6959;
wire   [31:0] p_Val2_17_18_fu_3502_p2;
reg   [31:0] p_Val2_17_18_reg_6964;
wire   [7:0] tmp_20_18_fu_3510_p2;
reg   [7:0] tmp_20_18_reg_6969;
wire    ap_CS_fsm_state42;
reg   [31:0] p_Val2_4_19_reg_6978;
wire   [0:0] exitcond_19_fu_3515_p2;
reg   [0:0] tmp_69_reg_6983;
reg   [31:0] p_Val2_8_19_reg_6988;
reg   [0:0] tmp_70_reg_6993;
wire  signed [35:0] r_V_1_19_fu_5607_p2;
reg  signed [35:0] r_V_1_19_reg_6998;
reg   [0:0] tmp_71_reg_7003;
wire   [0:0] val_assign_19_fu_3616_p2;
reg   [0:0] val_assign_19_reg_7008;
wire    ap_CS_fsm_state43;
wire   [31:0] p_Val2_14_19_fu_3651_p2;
reg   [31:0] p_Val2_14_19_reg_7013;
wire   [31:0] p_Val2_17_19_fu_3663_p2;
reg   [31:0] p_Val2_17_19_reg_7018;
wire   [7:0] tmp_20_19_fu_3671_p2;
reg   [7:0] tmp_20_19_reg_7023;
wire    ap_CS_fsm_state44;
reg   [31:0] p_Val2_4_20_reg_7032;
wire   [0:0] exitcond_20_fu_3676_p2;
reg   [0:0] tmp_72_reg_7037;
reg   [31:0] p_Val2_8_20_reg_7042;
reg   [0:0] tmp_73_reg_7047;
wire  signed [35:0] r_V_1_20_fu_5630_p2;
reg  signed [35:0] r_V_1_20_reg_7052;
reg   [0:0] tmp_74_reg_7057;
wire   [0:0] val_assign_20_fu_3777_p2;
reg   [0:0] val_assign_20_reg_7062;
wire    ap_CS_fsm_state45;
wire   [31:0] p_Val2_14_20_fu_3812_p2;
reg   [31:0] p_Val2_14_20_reg_7067;
wire   [31:0] p_Val2_17_20_fu_3824_p2;
reg   [31:0] p_Val2_17_20_reg_7072;
wire   [7:0] tmp_20_20_fu_3832_p2;
reg   [7:0] tmp_20_20_reg_7077;
wire    ap_CS_fsm_state46;
reg   [31:0] p_Val2_4_21_reg_7086;
wire   [0:0] exitcond_21_fu_3837_p2;
reg   [0:0] tmp_75_reg_7091;
reg   [31:0] p_Val2_8_21_reg_7096;
reg   [0:0] tmp_76_reg_7101;
wire  signed [35:0] r_V_1_21_fu_5653_p2;
reg  signed [35:0] r_V_1_21_reg_7106;
reg   [0:0] tmp_77_reg_7111;
wire   [0:0] val_assign_21_fu_3938_p2;
reg   [0:0] val_assign_21_reg_7116;
wire    ap_CS_fsm_state47;
wire   [31:0] p_Val2_14_21_fu_3973_p2;
reg   [31:0] p_Val2_14_21_reg_7121;
wire   [31:0] p_Val2_17_21_fu_3985_p2;
reg   [31:0] p_Val2_17_21_reg_7126;
wire   [7:0] tmp_20_21_fu_3993_p2;
reg   [7:0] tmp_20_21_reg_7131;
wire    ap_CS_fsm_state48;
reg   [31:0] p_Val2_4_22_reg_7140;
wire   [0:0] exitcond_22_fu_3998_p2;
reg   [0:0] tmp_78_reg_7145;
reg   [31:0] p_Val2_8_22_reg_7150;
reg   [0:0] tmp_79_reg_7155;
wire  signed [35:0] r_V_1_22_fu_5676_p2;
reg  signed [35:0] r_V_1_22_reg_7160;
reg   [0:0] tmp_80_reg_7165;
wire   [0:0] val_assign_22_fu_4099_p2;
reg   [0:0] val_assign_22_reg_7170;
wire    ap_CS_fsm_state49;
wire   [31:0] p_Val2_14_22_fu_4134_p2;
reg   [31:0] p_Val2_14_22_reg_7175;
wire   [31:0] p_Val2_17_22_fu_4146_p2;
reg   [31:0] p_Val2_17_22_reg_7180;
wire   [7:0] tmp_20_22_fu_4154_p2;
reg   [7:0] tmp_20_22_reg_7185;
wire    ap_CS_fsm_state50;
reg   [31:0] p_Val2_4_23_reg_7194;
wire   [0:0] exitcond_23_fu_4159_p2;
reg   [0:0] tmp_81_reg_7199;
reg   [31:0] p_Val2_8_23_reg_7204;
reg   [0:0] tmp_82_reg_7209;
wire  signed [35:0] r_V_1_23_fu_5699_p2;
reg  signed [35:0] r_V_1_23_reg_7214;
reg   [0:0] tmp_83_reg_7219;
wire   [0:0] val_assign_23_fu_4260_p2;
reg   [0:0] val_assign_23_reg_7224;
wire    ap_CS_fsm_state51;
wire   [31:0] p_Val2_14_23_fu_4295_p2;
reg   [31:0] p_Val2_14_23_reg_7229;
wire   [31:0] p_Val2_17_23_fu_4307_p2;
reg   [31:0] p_Val2_17_23_reg_7234;
wire   [7:0] tmp_20_23_fu_4315_p2;
reg   [7:0] tmp_20_23_reg_7239;
wire    ap_CS_fsm_state52;
reg   [31:0] p_Val2_4_24_reg_7248;
wire   [0:0] exitcond_24_fu_4320_p2;
reg   [0:0] tmp_84_reg_7253;
reg   [31:0] p_Val2_8_24_reg_7258;
reg   [0:0] tmp_85_reg_7263;
wire  signed [35:0] r_V_1_24_fu_5722_p2;
reg  signed [35:0] r_V_1_24_reg_7268;
reg   [0:0] tmp_86_reg_7273;
wire   [0:0] val_assign_24_fu_4421_p2;
reg   [0:0] val_assign_24_reg_7278;
wire    ap_CS_fsm_state53;
wire   [31:0] p_Val2_14_24_fu_4456_p2;
reg   [31:0] p_Val2_14_24_reg_7283;
wire   [31:0] p_Val2_17_24_fu_4468_p2;
reg   [31:0] p_Val2_17_24_reg_7288;
wire   [7:0] tmp_20_24_fu_4476_p2;
reg   [7:0] tmp_20_24_reg_7293;
wire    ap_CS_fsm_state54;
reg   [31:0] p_Val2_4_25_reg_7302;
wire   [0:0] exitcond_25_fu_4481_p2;
reg   [0:0] tmp_87_reg_7307;
reg   [31:0] p_Val2_8_25_reg_7312;
reg   [0:0] tmp_88_reg_7317;
wire  signed [35:0] r_V_1_25_fu_5745_p2;
reg  signed [35:0] r_V_1_25_reg_7322;
reg   [0:0] tmp_89_reg_7327;
wire   [0:0] val_assign_25_fu_4582_p2;
reg   [0:0] val_assign_25_reg_7332;
wire    ap_CS_fsm_state55;
wire   [31:0] p_Val2_14_25_fu_4617_p2;
reg   [31:0] p_Val2_14_25_reg_7337;
wire   [31:0] p_Val2_17_25_fu_4629_p2;
reg   [31:0] p_Val2_17_25_reg_7342;
wire   [7:0] tmp_20_25_fu_4637_p2;
reg   [7:0] tmp_20_25_reg_7347;
wire    ap_CS_fsm_state56;
reg   [31:0] p_Val2_4_26_reg_7356;
wire   [0:0] exitcond_26_fu_4642_p2;
reg   [0:0] tmp_90_reg_7361;
reg   [31:0] p_Val2_8_26_reg_7366;
reg   [0:0] tmp_91_reg_7371;
wire  signed [35:0] r_V_1_26_fu_5768_p2;
reg  signed [35:0] r_V_1_26_reg_7376;
reg   [0:0] tmp_92_reg_7381;
wire   [0:0] val_assign_26_fu_4743_p2;
reg   [0:0] val_assign_26_reg_7386;
wire    ap_CS_fsm_state57;
wire   [31:0] p_Val2_14_26_fu_4778_p2;
reg   [31:0] p_Val2_14_26_reg_7391;
wire   [31:0] p_Val2_17_26_fu_4790_p2;
reg   [31:0] p_Val2_17_26_reg_7396;
wire   [7:0] tmp_20_26_fu_4798_p2;
reg   [7:0] tmp_20_26_reg_7401;
wire    ap_CS_fsm_state58;
reg   [31:0] p_Val2_4_27_reg_7410;
wire   [0:0] exitcond_27_fu_4803_p2;
reg   [0:0] tmp_93_reg_7415;
reg   [31:0] p_Val2_8_27_reg_7420;
reg   [0:0] tmp_94_reg_7425;
wire  signed [35:0] r_V_1_27_fu_5791_p2;
reg  signed [35:0] r_V_1_27_reg_7430;
reg   [0:0] tmp_95_reg_7435;
wire   [0:0] val_assign_27_fu_4904_p2;
reg   [0:0] val_assign_27_reg_7440;
wire    ap_CS_fsm_state59;
wire   [31:0] p_Val2_14_27_fu_4939_p2;
reg   [31:0] p_Val2_14_27_reg_7445;
wire   [31:0] p_Val2_17_27_fu_4951_p2;
reg   [31:0] p_Val2_17_27_reg_7450;
wire   [7:0] tmp_20_27_fu_4959_p2;
reg   [7:0] tmp_20_27_reg_7455;
wire    ap_CS_fsm_state60;
reg   [31:0] p_Val2_4_28_reg_7464;
wire   [0:0] exitcond_28_fu_4964_p2;
reg   [0:0] tmp_96_reg_7469;
reg   [31:0] p_Val2_8_28_reg_7474;
reg   [0:0] tmp_97_reg_7479;
wire  signed [35:0] r_V_1_28_fu_5814_p2;
reg  signed [35:0] r_V_1_28_reg_7484;
reg   [0:0] tmp_98_reg_7489;
wire   [7:0] tmp_31_1_fu_5035_p2;
reg   [7:0] tmp_31_1_reg_7494;
wire   [0:0] val_assign_28_fu_5071_p2;
reg   [0:0] val_assign_28_reg_7499;
wire    ap_CS_fsm_state61;
wire   [31:0] p_Val2_14_28_fu_5106_p2;
reg   [31:0] p_Val2_14_28_reg_7504;
wire   [31:0] p_Val2_17_28_fu_5118_p2;
reg   [31:0] p_Val2_17_28_reg_7509;
wire   [7:0] tmp_20_28_fu_5126_p2;
wire    ap_CS_fsm_state62;
reg   [31:0] z_im_V_reg_141;
reg   [31:0] z_re_V_reg_150;
reg   [7:0] count_V_reg_159;
reg   [7:0] t_V_reg_171;
reg   [7:0] tmp_4_lcssa_reg_183;
wire    ap_CS_fsm_state63;
wire   [29:0] z0_re_V_fu_250_p3;
wire   [29:0] z0_im_V_fu_262_p3;
wire   [33:0] tmp_3_fu_274_p3;
wire   [17:0] tmp_7_fu_292_p4;
wire  signed [35:0] p_Val2_3_fu_5131_p2;
wire   [17:0] tmp_5_fu_322_p4;
wire  signed [35:0] p_Val2_7_fu_5139_p2;
wire   [31:0] tmp_8_fu_359_p1;
wire   [31:0] tmp_1_fu_367_p1;
wire   [31:0] p_Val2_5_fu_362_p2;
wire   [31:0] p_Val2_9_fu_370_p2;
wire  signed [32:0] tmp_2_fu_375_p1;
wire  signed [32:0] tmp_s_fu_379_p1;
wire   [32:0] r_V_fu_383_p2;
wire   [36:0] p_Val2_s_fu_395_p3;
wire   [38:0] tmp_9_cast_fu_402_p1;
wire   [38:0] p_Val2_1_fu_406_p2;
wire   [31:0] p_Val2_2_fu_411_p4;
wire   [31:0] tmp_10_fu_421_p1;
wire   [31:0] p_Val2_10_fu_430_p2;
wire   [7:0] tmp_4_fu_441_p1;
wire   [7:0] tmp_31_s_fu_450_p2;
wire   [17:0] tmp_7_1_fu_462_p4;
wire  signed [35:0] p_Val2_3_1_fu_5154_p2;
wire   [17:0] tmp_12_1_fu_491_p4;
wire  signed [35:0] p_Val2_7_1_fu_5162_p2;
wire   [31:0] tmp_8_1_fu_527_p1;
wire   [31:0] tmp_14_1_fu_535_p1;
wire   [31:0] p_Val2_5_1_fu_530_p2;
wire   [31:0] p_Val2_9_1_fu_538_p2;
wire  signed [32:0] tmp_17_1_fu_543_p1;
wire  signed [32:0] tmp_18_1_fu_547_p1;
wire   [32:0] r_V_s_fu_551_p2;
wire   [36:0] p_Val2_11_1_fu_563_p3;
wire   [38:0] tmp_233_1_cast_fu_570_p1;
wire   [38:0] p_Val2_12_1_fu_574_p2;
wire   [31:0] p_Val2_13_1_fu_579_p4;
wire   [31:0] tmp_25_1_fu_589_p1;
wire   [31:0] p_Val2_15_1_fu_598_p2;
wire   [7:0] tmp_19_1_fu_609_p1;
wire   [17:0] tmp_7_2_fu_623_p4;
wire  signed [35:0] p_Val2_3_2_fu_5177_p2;
wire   [17:0] tmp_12_2_fu_652_p4;
wire  signed [35:0] p_Val2_7_2_fu_5185_p2;
wire   [31:0] tmp_8_2_fu_688_p1;
wire   [31:0] tmp_14_2_fu_696_p1;
wire   [31:0] p_Val2_5_2_fu_691_p2;
wire   [31:0] p_Val2_9_2_fu_699_p2;
wire  signed [32:0] tmp_17_2_fu_704_p1;
wire  signed [32:0] tmp_18_2_fu_708_p1;
wire   [32:0] r_V_2_fu_712_p2;
wire   [36:0] p_Val2_11_2_fu_724_p3;
wire   [38:0] tmp_233_2_cast_fu_731_p1;
wire   [38:0] p_Val2_12_2_fu_735_p2;
wire   [31:0] p_Val2_13_2_fu_740_p4;
wire   [31:0] tmp_25_2_fu_750_p1;
wire   [31:0] p_Val2_15_2_fu_759_p2;
wire   [7:0] tmp_19_2_fu_770_p1;
wire   [17:0] tmp_7_3_fu_784_p4;
wire  signed [35:0] p_Val2_3_3_fu_5200_p2;
wire   [17:0] tmp_12_3_fu_813_p4;
wire  signed [35:0] p_Val2_7_3_fu_5208_p2;
wire   [31:0] tmp_8_3_fu_849_p1;
wire   [31:0] tmp_14_3_fu_857_p1;
wire   [31:0] p_Val2_5_3_fu_852_p2;
wire   [31:0] p_Val2_9_3_fu_860_p2;
wire  signed [32:0] tmp_17_3_fu_865_p1;
wire  signed [32:0] tmp_18_3_fu_869_p1;
wire   [32:0] r_V_3_fu_873_p2;
wire   [36:0] p_Val2_11_3_fu_885_p3;
wire   [38:0] tmp_233_3_cast_fu_892_p1;
wire   [38:0] p_Val2_12_3_fu_896_p2;
wire   [31:0] p_Val2_13_3_fu_901_p4;
wire   [31:0] tmp_25_3_fu_911_p1;
wire   [31:0] p_Val2_15_3_fu_920_p2;
wire   [7:0] tmp_19_3_fu_931_p1;
wire   [17:0] tmp_7_4_fu_945_p4;
wire  signed [35:0] p_Val2_3_4_fu_5223_p2;
wire   [17:0] tmp_12_4_fu_974_p4;
wire  signed [35:0] p_Val2_7_4_fu_5231_p2;
wire   [31:0] tmp_8_4_fu_1010_p1;
wire   [31:0] tmp_14_4_fu_1018_p1;
wire   [31:0] p_Val2_5_4_fu_1013_p2;
wire   [31:0] p_Val2_9_4_fu_1021_p2;
wire  signed [32:0] tmp_17_4_fu_1026_p1;
wire  signed [32:0] tmp_18_4_fu_1030_p1;
wire   [32:0] r_V_4_fu_1034_p2;
wire   [36:0] p_Val2_11_4_fu_1046_p3;
wire   [38:0] tmp_233_4_cast_fu_1053_p1;
wire   [38:0] p_Val2_12_4_fu_1057_p2;
wire   [31:0] p_Val2_13_4_fu_1062_p4;
wire   [31:0] tmp_25_4_fu_1072_p1;
wire   [31:0] p_Val2_15_4_fu_1081_p2;
wire   [7:0] tmp_19_4_fu_1092_p1;
wire   [17:0] tmp_7_5_fu_1106_p4;
wire  signed [35:0] p_Val2_3_5_fu_5246_p2;
wire   [17:0] tmp_12_5_fu_1135_p4;
wire  signed [35:0] p_Val2_7_5_fu_5254_p2;
wire   [31:0] tmp_8_5_fu_1171_p1;
wire   [31:0] tmp_14_5_fu_1179_p1;
wire   [31:0] p_Val2_5_5_fu_1174_p2;
wire   [31:0] p_Val2_9_5_fu_1182_p2;
wire  signed [32:0] tmp_17_5_fu_1187_p1;
wire  signed [32:0] tmp_18_5_fu_1191_p1;
wire   [32:0] r_V_5_fu_1195_p2;
wire   [36:0] p_Val2_11_5_fu_1207_p3;
wire   [38:0] tmp_233_5_cast_fu_1214_p1;
wire   [38:0] p_Val2_12_5_fu_1218_p2;
wire   [31:0] p_Val2_13_5_fu_1223_p4;
wire   [31:0] tmp_25_5_fu_1233_p1;
wire   [31:0] p_Val2_15_5_fu_1242_p2;
wire   [7:0] tmp_19_5_fu_1253_p1;
wire   [17:0] tmp_7_6_fu_1267_p4;
wire  signed [35:0] p_Val2_3_6_fu_5269_p2;
wire   [17:0] tmp_12_6_fu_1296_p4;
wire  signed [35:0] p_Val2_7_6_fu_5277_p2;
wire   [31:0] tmp_8_6_fu_1332_p1;
wire   [31:0] tmp_14_6_fu_1340_p1;
wire   [31:0] p_Val2_5_6_fu_1335_p2;
wire   [31:0] p_Val2_9_6_fu_1343_p2;
wire  signed [32:0] tmp_17_6_fu_1348_p1;
wire  signed [32:0] tmp_18_6_fu_1352_p1;
wire   [32:0] r_V_6_fu_1356_p2;
wire   [36:0] p_Val2_11_6_fu_1368_p3;
wire   [38:0] tmp_233_6_cast_fu_1375_p1;
wire   [38:0] p_Val2_12_6_fu_1379_p2;
wire   [31:0] p_Val2_13_6_fu_1384_p4;
wire   [31:0] tmp_25_6_fu_1394_p1;
wire   [31:0] p_Val2_15_6_fu_1403_p2;
wire   [7:0] tmp_19_6_fu_1414_p1;
wire   [17:0] tmp_7_7_fu_1428_p4;
wire  signed [35:0] p_Val2_3_7_fu_5292_p2;
wire   [17:0] tmp_12_7_fu_1457_p4;
wire  signed [35:0] p_Val2_7_7_fu_5300_p2;
wire   [31:0] tmp_8_7_fu_1493_p1;
wire   [31:0] tmp_14_7_fu_1501_p1;
wire   [31:0] p_Val2_5_7_fu_1496_p2;
wire   [31:0] p_Val2_9_7_fu_1504_p2;
wire  signed [32:0] tmp_17_7_fu_1509_p1;
wire  signed [32:0] tmp_18_7_fu_1513_p1;
wire   [32:0] r_V_7_fu_1517_p2;
wire   [36:0] p_Val2_11_7_fu_1529_p3;
wire   [38:0] tmp_233_7_cast_fu_1536_p1;
wire   [38:0] p_Val2_12_7_fu_1540_p2;
wire   [31:0] p_Val2_13_7_fu_1545_p4;
wire   [31:0] tmp_25_7_fu_1555_p1;
wire   [31:0] p_Val2_15_7_fu_1564_p2;
wire   [7:0] tmp_19_7_fu_1575_p1;
wire   [17:0] tmp_7_8_fu_1589_p4;
wire  signed [35:0] p_Val2_3_8_fu_5315_p2;
wire   [17:0] tmp_12_8_fu_1618_p4;
wire  signed [35:0] p_Val2_7_8_fu_5323_p2;
wire   [31:0] tmp_8_8_fu_1654_p1;
wire   [31:0] tmp_14_8_fu_1662_p1;
wire   [31:0] p_Val2_5_8_fu_1657_p2;
wire   [31:0] p_Val2_9_8_fu_1665_p2;
wire  signed [32:0] tmp_17_8_fu_1670_p1;
wire  signed [32:0] tmp_18_8_fu_1674_p1;
wire   [32:0] r_V_8_fu_1678_p2;
wire   [36:0] p_Val2_11_8_fu_1690_p3;
wire   [38:0] tmp_233_8_cast_fu_1697_p1;
wire   [38:0] p_Val2_12_8_fu_1701_p2;
wire   [31:0] p_Val2_13_8_fu_1706_p4;
wire   [31:0] tmp_25_8_fu_1716_p1;
wire   [31:0] p_Val2_15_8_fu_1725_p2;
wire   [7:0] tmp_19_8_fu_1736_p1;
wire   [17:0] tmp_7_9_fu_1750_p4;
wire  signed [35:0] p_Val2_3_9_fu_5338_p2;
wire   [17:0] tmp_12_9_fu_1779_p4;
wire  signed [35:0] p_Val2_7_9_fu_5346_p2;
wire   [31:0] tmp_8_9_fu_1815_p1;
wire   [31:0] tmp_14_9_fu_1823_p1;
wire   [31:0] p_Val2_5_9_fu_1818_p2;
wire   [31:0] p_Val2_9_9_fu_1826_p2;
wire  signed [32:0] tmp_17_9_fu_1831_p1;
wire  signed [32:0] tmp_18_9_fu_1835_p1;
wire   [32:0] r_V_9_fu_1839_p2;
wire   [36:0] p_Val2_11_9_fu_1851_p3;
wire   [38:0] tmp_233_9_cast_fu_1858_p1;
wire   [38:0] p_Val2_12_9_fu_1862_p2;
wire   [31:0] p_Val2_13_9_fu_1867_p4;
wire   [31:0] tmp_25_9_fu_1877_p1;
wire   [31:0] p_Val2_15_9_fu_1886_p2;
wire   [7:0] tmp_19_9_fu_1897_p1;
wire   [17:0] tmp_7_s_fu_1911_p4;
wire  signed [35:0] p_Val2_3_s_fu_5361_p2;
wire   [17:0] tmp_12_s_fu_1940_p4;
wire  signed [35:0] p_Val2_7_s_fu_5369_p2;
wire   [31:0] tmp_8_s_fu_1976_p1;
wire   [31:0] tmp_14_s_fu_1984_p1;
wire   [31:0] p_Val2_5_s_fu_1979_p2;
wire   [31:0] p_Val2_9_s_fu_1987_p2;
wire  signed [32:0] tmp_17_s_fu_1992_p1;
wire  signed [32:0] tmp_18_s_fu_1996_p1;
wire   [32:0] r_V_10_fu_2000_p2;
wire   [36:0] p_Val2_11_s_fu_2012_p3;
wire   [38:0] tmp_233_cast_fu_2019_p1;
wire   [38:0] p_Val2_12_s_fu_2023_p2;
wire   [31:0] p_Val2_13_s_fu_2028_p4;
wire   [31:0] tmp_25_s_fu_2038_p1;
wire   [31:0] p_Val2_15_s_fu_2047_p2;
wire   [7:0] tmp_19_s_fu_2058_p1;
wire   [17:0] tmp_7_10_fu_2072_p4;
wire  signed [35:0] p_Val2_3_10_fu_5384_p2;
wire   [17:0] tmp_12_10_fu_2101_p4;
wire  signed [35:0] p_Val2_7_10_fu_5392_p2;
wire   [31:0] tmp_8_10_fu_2137_p1;
wire   [31:0] tmp_14_10_fu_2145_p1;
wire   [31:0] p_Val2_5_10_fu_2140_p2;
wire   [31:0] p_Val2_9_10_fu_2148_p2;
wire  signed [32:0] tmp_17_10_fu_2153_p1;
wire  signed [32:0] tmp_18_10_fu_2157_p1;
wire   [32:0] r_V_11_fu_2161_p2;
wire   [36:0] p_Val2_11_10_fu_2173_p3;
wire   [38:0] tmp_233_10_cast_fu_2180_p1;
wire   [38:0] p_Val2_12_10_fu_2184_p2;
wire   [31:0] p_Val2_13_10_fu_2189_p4;
wire   [31:0] tmp_25_10_fu_2199_p1;
wire   [31:0] p_Val2_15_10_fu_2208_p2;
wire   [7:0] tmp_19_10_fu_2219_p1;
wire   [17:0] tmp_7_11_fu_2233_p4;
wire  signed [35:0] p_Val2_3_11_fu_5407_p2;
wire   [17:0] tmp_12_11_fu_2262_p4;
wire  signed [35:0] p_Val2_7_11_fu_5415_p2;
wire   [31:0] tmp_8_11_fu_2298_p1;
wire   [31:0] tmp_14_11_fu_2306_p1;
wire   [31:0] p_Val2_5_11_fu_2301_p2;
wire   [31:0] p_Val2_9_11_fu_2309_p2;
wire  signed [32:0] tmp_17_11_fu_2314_p1;
wire  signed [32:0] tmp_18_11_fu_2318_p1;
wire   [32:0] r_V_12_fu_2322_p2;
wire   [36:0] p_Val2_11_11_fu_2334_p3;
wire   [38:0] tmp_233_11_cast_fu_2341_p1;
wire   [38:0] p_Val2_12_11_fu_2345_p2;
wire   [31:0] p_Val2_13_11_fu_2350_p4;
wire   [31:0] tmp_25_11_fu_2360_p1;
wire   [31:0] p_Val2_15_11_fu_2369_p2;
wire   [7:0] tmp_19_11_fu_2380_p1;
wire   [17:0] tmp_7_12_fu_2394_p4;
wire  signed [35:0] p_Val2_3_12_fu_5430_p2;
wire   [17:0] tmp_12_12_fu_2423_p4;
wire  signed [35:0] p_Val2_7_12_fu_5438_p2;
wire   [31:0] tmp_8_12_fu_2459_p1;
wire   [31:0] tmp_14_12_fu_2467_p1;
wire   [31:0] p_Val2_5_12_fu_2462_p2;
wire   [31:0] p_Val2_9_12_fu_2470_p2;
wire  signed [32:0] tmp_17_12_fu_2475_p1;
wire  signed [32:0] tmp_18_12_fu_2479_p1;
wire   [32:0] r_V_13_fu_2483_p2;
wire   [36:0] p_Val2_11_12_fu_2495_p3;
wire   [38:0] tmp_233_12_cast_fu_2502_p1;
wire   [38:0] p_Val2_12_12_fu_2506_p2;
wire   [31:0] p_Val2_13_12_fu_2511_p4;
wire   [31:0] tmp_25_12_fu_2521_p1;
wire   [31:0] p_Val2_15_12_fu_2530_p2;
wire   [7:0] tmp_19_12_fu_2541_p1;
wire   [17:0] tmp_7_13_fu_2555_p4;
wire  signed [35:0] p_Val2_3_13_fu_5453_p2;
wire   [17:0] tmp_12_13_fu_2584_p4;
wire  signed [35:0] p_Val2_7_13_fu_5461_p2;
wire   [31:0] tmp_8_13_fu_2620_p1;
wire   [31:0] tmp_14_13_fu_2628_p1;
wire   [31:0] p_Val2_5_13_fu_2623_p2;
wire   [31:0] p_Val2_9_13_fu_2631_p2;
wire  signed [32:0] tmp_17_13_fu_2636_p1;
wire  signed [32:0] tmp_18_13_fu_2640_p1;
wire   [32:0] r_V_14_fu_2644_p2;
wire   [36:0] p_Val2_11_13_fu_2656_p3;
wire   [38:0] tmp_233_13_cast_fu_2663_p1;
wire   [38:0] p_Val2_12_13_fu_2667_p2;
wire   [31:0] p_Val2_13_13_fu_2672_p4;
wire   [31:0] tmp_25_13_fu_2682_p1;
wire   [31:0] p_Val2_15_13_fu_2691_p2;
wire   [7:0] tmp_19_13_fu_2702_p1;
wire   [17:0] tmp_7_14_fu_2716_p4;
wire  signed [35:0] p_Val2_3_14_fu_5476_p2;
wire   [17:0] tmp_12_14_fu_2745_p4;
wire  signed [35:0] p_Val2_7_14_fu_5484_p2;
wire   [31:0] tmp_8_14_fu_2781_p1;
wire   [31:0] tmp_14_14_fu_2789_p1;
wire   [31:0] p_Val2_5_14_fu_2784_p2;
wire   [31:0] p_Val2_9_14_fu_2792_p2;
wire  signed [32:0] tmp_17_14_fu_2797_p1;
wire  signed [32:0] tmp_18_14_fu_2801_p1;
wire   [32:0] r_V_15_fu_2805_p2;
wire   [36:0] p_Val2_11_14_fu_2817_p3;
wire   [38:0] tmp_233_14_cast_fu_2824_p1;
wire   [38:0] p_Val2_12_14_fu_2828_p2;
wire   [31:0] p_Val2_13_14_fu_2833_p4;
wire   [31:0] tmp_25_14_fu_2843_p1;
wire   [31:0] p_Val2_15_14_fu_2852_p2;
wire   [7:0] tmp_19_14_fu_2863_p1;
wire   [17:0] tmp_7_15_fu_2877_p4;
wire  signed [35:0] p_Val2_3_15_fu_5499_p2;
wire   [17:0] tmp_12_15_fu_2906_p4;
wire  signed [35:0] p_Val2_7_15_fu_5507_p2;
wire   [31:0] tmp_8_15_fu_2942_p1;
wire   [31:0] tmp_14_15_fu_2950_p1;
wire   [31:0] p_Val2_5_15_fu_2945_p2;
wire   [31:0] p_Val2_9_15_fu_2953_p2;
wire  signed [32:0] tmp_17_15_fu_2958_p1;
wire  signed [32:0] tmp_18_15_fu_2962_p1;
wire   [32:0] r_V_16_fu_2966_p2;
wire   [36:0] p_Val2_11_15_fu_2978_p3;
wire   [38:0] tmp_233_15_cast_fu_2985_p1;
wire   [38:0] p_Val2_12_15_fu_2989_p2;
wire   [31:0] p_Val2_13_15_fu_2994_p4;
wire   [31:0] tmp_25_15_fu_3004_p1;
wire   [31:0] p_Val2_15_15_fu_3013_p2;
wire   [7:0] tmp_19_15_fu_3024_p1;
wire   [17:0] tmp_7_16_fu_3038_p4;
wire  signed [35:0] p_Val2_3_16_fu_5522_p2;
wire   [17:0] tmp_12_16_fu_3067_p4;
wire  signed [35:0] p_Val2_7_16_fu_5530_p2;
wire   [31:0] tmp_8_16_fu_3103_p1;
wire   [31:0] tmp_14_16_fu_3111_p1;
wire   [31:0] p_Val2_5_16_fu_3106_p2;
wire   [31:0] p_Val2_9_16_fu_3114_p2;
wire  signed [32:0] tmp_17_16_fu_3119_p1;
wire  signed [32:0] tmp_18_16_fu_3123_p1;
wire   [32:0] r_V_17_fu_3127_p2;
wire   [36:0] p_Val2_11_16_fu_3139_p3;
wire   [38:0] tmp_233_16_cast_fu_3146_p1;
wire   [38:0] p_Val2_12_16_fu_3150_p2;
wire   [31:0] p_Val2_13_16_fu_3155_p4;
wire   [31:0] tmp_25_16_fu_3165_p1;
wire   [31:0] p_Val2_15_16_fu_3174_p2;
wire   [7:0] tmp_19_16_fu_3185_p1;
wire   [17:0] tmp_7_17_fu_3199_p4;
wire  signed [35:0] p_Val2_3_17_fu_5545_p2;
wire   [17:0] tmp_12_17_fu_3228_p4;
wire  signed [35:0] p_Val2_7_17_fu_5553_p2;
wire   [31:0] tmp_8_17_fu_3264_p1;
wire   [31:0] tmp_14_17_fu_3272_p1;
wire   [31:0] p_Val2_5_17_fu_3267_p2;
wire   [31:0] p_Val2_9_17_fu_3275_p2;
wire  signed [32:0] tmp_17_17_fu_3280_p1;
wire  signed [32:0] tmp_18_17_fu_3284_p1;
wire   [32:0] r_V_18_fu_3288_p2;
wire   [36:0] p_Val2_11_17_fu_3300_p3;
wire   [38:0] tmp_233_17_cast_fu_3307_p1;
wire   [38:0] p_Val2_12_17_fu_3311_p2;
wire   [31:0] p_Val2_13_17_fu_3316_p4;
wire   [31:0] tmp_25_17_fu_3326_p1;
wire   [31:0] p_Val2_15_17_fu_3335_p2;
wire   [7:0] tmp_19_17_fu_3346_p1;
wire   [17:0] tmp_7_18_fu_3360_p4;
wire  signed [35:0] p_Val2_3_18_fu_5568_p2;
wire   [17:0] tmp_12_18_fu_3389_p4;
wire  signed [35:0] p_Val2_7_18_fu_5576_p2;
wire   [31:0] tmp_8_18_fu_3425_p1;
wire   [31:0] tmp_14_18_fu_3433_p1;
wire   [31:0] p_Val2_5_18_fu_3428_p2;
wire   [31:0] p_Val2_9_18_fu_3436_p2;
wire  signed [32:0] tmp_17_18_fu_3441_p1;
wire  signed [32:0] tmp_18_18_fu_3445_p1;
wire   [32:0] r_V_19_fu_3449_p2;
wire   [36:0] p_Val2_11_18_fu_3461_p3;
wire   [38:0] tmp_233_18_cast_fu_3468_p1;
wire   [38:0] p_Val2_12_18_fu_3472_p2;
wire   [31:0] p_Val2_13_18_fu_3477_p4;
wire   [31:0] tmp_25_18_fu_3487_p1;
wire   [31:0] p_Val2_15_18_fu_3496_p2;
wire   [7:0] tmp_19_18_fu_3507_p1;
wire   [17:0] tmp_7_19_fu_3521_p4;
wire  signed [35:0] p_Val2_3_19_fu_5591_p2;
wire   [17:0] tmp_12_19_fu_3550_p4;
wire  signed [35:0] p_Val2_7_19_fu_5599_p2;
wire   [31:0] tmp_8_19_fu_3586_p1;
wire   [31:0] tmp_14_19_fu_3594_p1;
wire   [31:0] p_Val2_5_19_fu_3589_p2;
wire   [31:0] p_Val2_9_19_fu_3597_p2;
wire  signed [32:0] tmp_17_19_fu_3602_p1;
wire  signed [32:0] tmp_18_19_fu_3606_p1;
wire   [32:0] r_V_20_fu_3610_p2;
wire   [36:0] p_Val2_11_19_fu_3622_p3;
wire   [38:0] tmp_233_19_cast_fu_3629_p1;
wire   [38:0] p_Val2_12_19_fu_3633_p2;
wire   [31:0] p_Val2_13_19_fu_3638_p4;
wire   [31:0] tmp_25_19_fu_3648_p1;
wire   [31:0] p_Val2_15_19_fu_3657_p2;
wire   [7:0] tmp_19_19_fu_3668_p1;
wire   [17:0] tmp_7_20_fu_3682_p4;
wire  signed [35:0] p_Val2_3_20_fu_5614_p2;
wire   [17:0] tmp_12_20_fu_3711_p4;
wire  signed [35:0] p_Val2_7_20_fu_5622_p2;
wire   [31:0] tmp_8_20_fu_3747_p1;
wire   [31:0] tmp_14_20_fu_3755_p1;
wire   [31:0] p_Val2_5_20_fu_3750_p2;
wire   [31:0] p_Val2_9_20_fu_3758_p2;
wire  signed [32:0] tmp_17_20_fu_3763_p1;
wire  signed [32:0] tmp_18_20_fu_3767_p1;
wire   [32:0] r_V_21_fu_3771_p2;
wire   [36:0] p_Val2_11_20_fu_3783_p3;
wire   [38:0] tmp_233_20_cast_fu_3790_p1;
wire   [38:0] p_Val2_12_20_fu_3794_p2;
wire   [31:0] p_Val2_13_20_fu_3799_p4;
wire   [31:0] tmp_25_20_fu_3809_p1;
wire   [31:0] p_Val2_15_20_fu_3818_p2;
wire   [7:0] tmp_19_20_fu_3829_p1;
wire   [17:0] tmp_7_21_fu_3843_p4;
wire  signed [35:0] p_Val2_3_21_fu_5637_p2;
wire   [17:0] tmp_12_21_fu_3872_p4;
wire  signed [35:0] p_Val2_7_21_fu_5645_p2;
wire   [31:0] tmp_8_21_fu_3908_p1;
wire   [31:0] tmp_14_21_fu_3916_p1;
wire   [31:0] p_Val2_5_21_fu_3911_p2;
wire   [31:0] p_Val2_9_21_fu_3919_p2;
wire  signed [32:0] tmp_17_21_fu_3924_p1;
wire  signed [32:0] tmp_18_21_fu_3928_p1;
wire   [32:0] r_V_22_fu_3932_p2;
wire   [36:0] p_Val2_11_21_fu_3944_p3;
wire   [38:0] tmp_233_21_cast_fu_3951_p1;
wire   [38:0] p_Val2_12_21_fu_3955_p2;
wire   [31:0] p_Val2_13_21_fu_3960_p4;
wire   [31:0] tmp_25_21_fu_3970_p1;
wire   [31:0] p_Val2_15_21_fu_3979_p2;
wire   [7:0] tmp_19_21_fu_3990_p1;
wire   [17:0] tmp_7_22_fu_4004_p4;
wire  signed [35:0] p_Val2_3_22_fu_5660_p2;
wire   [17:0] tmp_12_22_fu_4033_p4;
wire  signed [35:0] p_Val2_7_22_fu_5668_p2;
wire   [31:0] tmp_8_22_fu_4069_p1;
wire   [31:0] tmp_14_22_fu_4077_p1;
wire   [31:0] p_Val2_5_22_fu_4072_p2;
wire   [31:0] p_Val2_9_22_fu_4080_p2;
wire  signed [32:0] tmp_17_22_fu_4085_p1;
wire  signed [32:0] tmp_18_22_fu_4089_p1;
wire   [32:0] r_V_23_fu_4093_p2;
wire   [36:0] p_Val2_11_22_fu_4105_p3;
wire   [38:0] tmp_233_22_cast_fu_4112_p1;
wire   [38:0] p_Val2_12_22_fu_4116_p2;
wire   [31:0] p_Val2_13_22_fu_4121_p4;
wire   [31:0] tmp_25_22_fu_4131_p1;
wire   [31:0] p_Val2_15_22_fu_4140_p2;
wire   [7:0] tmp_19_22_fu_4151_p1;
wire   [17:0] tmp_7_23_fu_4165_p4;
wire  signed [35:0] p_Val2_3_23_fu_5683_p2;
wire   [17:0] tmp_12_23_fu_4194_p4;
wire  signed [35:0] p_Val2_7_23_fu_5691_p2;
wire   [31:0] tmp_8_23_fu_4230_p1;
wire   [31:0] tmp_14_23_fu_4238_p1;
wire   [31:0] p_Val2_5_23_fu_4233_p2;
wire   [31:0] p_Val2_9_23_fu_4241_p2;
wire  signed [32:0] tmp_17_23_fu_4246_p1;
wire  signed [32:0] tmp_18_23_fu_4250_p1;
wire   [32:0] r_V_24_fu_4254_p2;
wire   [36:0] p_Val2_11_23_fu_4266_p3;
wire   [38:0] tmp_233_23_cast_fu_4273_p1;
wire   [38:0] p_Val2_12_23_fu_4277_p2;
wire   [31:0] p_Val2_13_23_fu_4282_p4;
wire   [31:0] tmp_25_23_fu_4292_p1;
wire   [31:0] p_Val2_15_23_fu_4301_p2;
wire   [7:0] tmp_19_23_fu_4312_p1;
wire   [17:0] tmp_7_24_fu_4326_p4;
wire  signed [35:0] p_Val2_3_24_fu_5706_p2;
wire   [17:0] tmp_12_24_fu_4355_p4;
wire  signed [35:0] p_Val2_7_24_fu_5714_p2;
wire   [31:0] tmp_8_24_fu_4391_p1;
wire   [31:0] tmp_14_24_fu_4399_p1;
wire   [31:0] p_Val2_5_24_fu_4394_p2;
wire   [31:0] p_Val2_9_24_fu_4402_p2;
wire  signed [32:0] tmp_17_24_fu_4407_p1;
wire  signed [32:0] tmp_18_24_fu_4411_p1;
wire   [32:0] r_V_25_fu_4415_p2;
wire   [36:0] p_Val2_11_24_fu_4427_p3;
wire   [38:0] tmp_233_24_cast_fu_4434_p1;
wire   [38:0] p_Val2_12_24_fu_4438_p2;
wire   [31:0] p_Val2_13_24_fu_4443_p4;
wire   [31:0] tmp_25_24_fu_4453_p1;
wire   [31:0] p_Val2_15_24_fu_4462_p2;
wire   [7:0] tmp_19_24_fu_4473_p1;
wire   [17:0] tmp_7_25_fu_4487_p4;
wire  signed [35:0] p_Val2_3_25_fu_5729_p2;
wire   [17:0] tmp_12_25_fu_4516_p4;
wire  signed [35:0] p_Val2_7_25_fu_5737_p2;
wire   [31:0] tmp_8_25_fu_4552_p1;
wire   [31:0] tmp_14_25_fu_4560_p1;
wire   [31:0] p_Val2_5_25_fu_4555_p2;
wire   [31:0] p_Val2_9_25_fu_4563_p2;
wire  signed [32:0] tmp_17_25_fu_4568_p1;
wire  signed [32:0] tmp_18_25_fu_4572_p1;
wire   [32:0] r_V_26_fu_4576_p2;
wire   [36:0] p_Val2_11_25_fu_4588_p3;
wire   [38:0] tmp_233_25_cast_fu_4595_p1;
wire   [38:0] p_Val2_12_25_fu_4599_p2;
wire   [31:0] p_Val2_13_25_fu_4604_p4;
wire   [31:0] tmp_25_25_fu_4614_p1;
wire   [31:0] p_Val2_15_25_fu_4623_p2;
wire   [7:0] tmp_19_25_fu_4634_p1;
wire   [17:0] tmp_7_26_fu_4648_p4;
wire  signed [35:0] p_Val2_3_26_fu_5752_p2;
wire   [17:0] tmp_12_26_fu_4677_p4;
wire  signed [35:0] p_Val2_7_26_fu_5760_p2;
wire   [31:0] tmp_8_26_fu_4713_p1;
wire   [31:0] tmp_14_26_fu_4721_p1;
wire   [31:0] p_Val2_5_26_fu_4716_p2;
wire   [31:0] p_Val2_9_26_fu_4724_p2;
wire  signed [32:0] tmp_17_26_fu_4729_p1;
wire  signed [32:0] tmp_18_26_fu_4733_p1;
wire   [32:0] r_V_27_fu_4737_p2;
wire   [36:0] p_Val2_11_26_fu_4749_p3;
wire   [38:0] tmp_233_26_cast_fu_4756_p1;
wire   [38:0] p_Val2_12_26_fu_4760_p2;
wire   [31:0] p_Val2_13_26_fu_4765_p4;
wire   [31:0] tmp_25_26_fu_4775_p1;
wire   [31:0] p_Val2_15_26_fu_4784_p2;
wire   [7:0] tmp_19_26_fu_4795_p1;
wire   [17:0] tmp_7_27_fu_4809_p4;
wire  signed [35:0] p_Val2_3_27_fu_5775_p2;
wire   [17:0] tmp_12_27_fu_4838_p4;
wire  signed [35:0] p_Val2_7_27_fu_5783_p2;
wire   [31:0] tmp_8_27_fu_4874_p1;
wire   [31:0] tmp_14_27_fu_4882_p1;
wire   [31:0] p_Val2_5_27_fu_4877_p2;
wire   [31:0] p_Val2_9_27_fu_4885_p2;
wire  signed [32:0] tmp_17_27_fu_4890_p1;
wire  signed [32:0] tmp_18_27_fu_4894_p1;
wire   [32:0] r_V_28_fu_4898_p2;
wire   [36:0] p_Val2_11_27_fu_4910_p3;
wire   [38:0] tmp_233_27_cast_fu_4917_p1;
wire   [38:0] p_Val2_12_27_fu_4921_p2;
wire   [31:0] p_Val2_13_27_fu_4926_p4;
wire   [31:0] tmp_25_27_fu_4936_p1;
wire   [31:0] p_Val2_15_27_fu_4945_p2;
wire   [7:0] tmp_19_27_fu_4956_p1;
wire   [17:0] tmp_7_28_fu_4970_p4;
wire  signed [35:0] p_Val2_3_28_fu_5798_p2;
wire   [17:0] tmp_12_28_fu_4999_p4;
wire  signed [35:0] p_Val2_7_28_fu_5806_p2;
wire   [31:0] tmp_8_28_fu_5041_p1;
wire   [31:0] tmp_14_28_fu_5049_p1;
wire   [31:0] p_Val2_5_28_fu_5044_p2;
wire   [31:0] p_Val2_9_28_fu_5052_p2;
wire  signed [32:0] tmp_17_28_fu_5057_p1;
wire  signed [32:0] tmp_18_28_fu_5061_p1;
wire   [32:0] r_V_29_fu_5065_p2;
wire   [36:0] p_Val2_11_28_fu_5077_p3;
wire   [38:0] tmp_233_28_cast_fu_5084_p1;
wire   [38:0] p_Val2_12_28_fu_5088_p2;
wire   [31:0] p_Val2_13_28_fu_5093_p4;
wire   [31:0] tmp_25_28_fu_5103_p1;
wire   [31:0] p_Val2_15_28_fu_5112_p2;
wire   [7:0] tmp_19_28_fu_5123_p1;
wire  signed [17:0] p_Val2_3_fu_5131_p0;
wire  signed [35:0] OP1_V_fu_302_p1;
wire  signed [17:0] p_Val2_3_fu_5131_p1;
wire  signed [17:0] p_Val2_7_fu_5139_p0;
wire  signed [35:0] OP1_V_1_fu_332_p1;
wire  signed [17:0] p_Val2_7_fu_5139_p1;
wire  signed [17:0] r_V_1_fu_5147_p0;
wire  signed [17:0] r_V_1_fu_5147_p1;
wire  signed [17:0] p_Val2_3_1_fu_5154_p0;
wire  signed [35:0] OP1_V_s_fu_471_p1;
wire  signed [17:0] p_Val2_3_1_fu_5154_p1;
wire  signed [17:0] p_Val2_7_1_fu_5162_p0;
wire  signed [35:0] OP1_V_1_1_fu_500_p1;
wire  signed [17:0] p_Val2_7_1_fu_5162_p1;
wire  signed [17:0] r_V_1_1_fu_5170_p0;
wire  signed [17:0] r_V_1_1_fu_5170_p1;
wire  signed [17:0] p_Val2_3_2_fu_5177_p0;
wire  signed [35:0] OP1_V_2_fu_632_p1;
wire  signed [17:0] p_Val2_3_2_fu_5177_p1;
wire  signed [17:0] p_Val2_7_2_fu_5185_p0;
wire  signed [35:0] OP1_V_1_2_fu_661_p1;
wire  signed [17:0] p_Val2_7_2_fu_5185_p1;
wire  signed [17:0] r_V_1_2_fu_5193_p0;
wire  signed [17:0] r_V_1_2_fu_5193_p1;
wire  signed [17:0] p_Val2_3_3_fu_5200_p0;
wire  signed [35:0] OP1_V_3_fu_793_p1;
wire  signed [17:0] p_Val2_3_3_fu_5200_p1;
wire  signed [17:0] p_Val2_7_3_fu_5208_p0;
wire  signed [35:0] OP1_V_1_3_fu_822_p1;
wire  signed [17:0] p_Val2_7_3_fu_5208_p1;
wire  signed [17:0] r_V_1_3_fu_5216_p0;
wire  signed [17:0] r_V_1_3_fu_5216_p1;
wire  signed [17:0] p_Val2_3_4_fu_5223_p0;
wire  signed [35:0] OP1_V_4_fu_954_p1;
wire  signed [17:0] p_Val2_3_4_fu_5223_p1;
wire  signed [17:0] p_Val2_7_4_fu_5231_p0;
wire  signed [35:0] OP1_V_1_4_fu_983_p1;
wire  signed [17:0] p_Val2_7_4_fu_5231_p1;
wire  signed [17:0] r_V_1_4_fu_5239_p0;
wire  signed [17:0] r_V_1_4_fu_5239_p1;
wire  signed [17:0] p_Val2_3_5_fu_5246_p0;
wire  signed [35:0] OP1_V_5_fu_1115_p1;
wire  signed [17:0] p_Val2_3_5_fu_5246_p1;
wire  signed [17:0] p_Val2_7_5_fu_5254_p0;
wire  signed [35:0] OP1_V_1_5_fu_1144_p1;
wire  signed [17:0] p_Val2_7_5_fu_5254_p1;
wire  signed [17:0] r_V_1_5_fu_5262_p0;
wire  signed [17:0] r_V_1_5_fu_5262_p1;
wire  signed [17:0] p_Val2_3_6_fu_5269_p0;
wire  signed [35:0] OP1_V_6_fu_1276_p1;
wire  signed [17:0] p_Val2_3_6_fu_5269_p1;
wire  signed [17:0] p_Val2_7_6_fu_5277_p0;
wire  signed [35:0] OP1_V_1_6_fu_1305_p1;
wire  signed [17:0] p_Val2_7_6_fu_5277_p1;
wire  signed [17:0] r_V_1_6_fu_5285_p0;
wire  signed [17:0] r_V_1_6_fu_5285_p1;
wire  signed [17:0] p_Val2_3_7_fu_5292_p0;
wire  signed [35:0] OP1_V_7_fu_1437_p1;
wire  signed [17:0] p_Val2_3_7_fu_5292_p1;
wire  signed [17:0] p_Val2_7_7_fu_5300_p0;
wire  signed [35:0] OP1_V_1_7_fu_1466_p1;
wire  signed [17:0] p_Val2_7_7_fu_5300_p1;
wire  signed [17:0] r_V_1_7_fu_5308_p0;
wire  signed [17:0] r_V_1_7_fu_5308_p1;
wire  signed [17:0] p_Val2_3_8_fu_5315_p0;
wire  signed [35:0] OP1_V_8_fu_1598_p1;
wire  signed [17:0] p_Val2_3_8_fu_5315_p1;
wire  signed [17:0] p_Val2_7_8_fu_5323_p0;
wire  signed [35:0] OP1_V_1_8_fu_1627_p1;
wire  signed [17:0] p_Val2_7_8_fu_5323_p1;
wire  signed [17:0] r_V_1_8_fu_5331_p0;
wire  signed [17:0] r_V_1_8_fu_5331_p1;
wire  signed [17:0] p_Val2_3_9_fu_5338_p0;
wire  signed [35:0] OP1_V_9_fu_1759_p1;
wire  signed [17:0] p_Val2_3_9_fu_5338_p1;
wire  signed [17:0] p_Val2_7_9_fu_5346_p0;
wire  signed [35:0] OP1_V_1_9_fu_1788_p1;
wire  signed [17:0] p_Val2_7_9_fu_5346_p1;
wire  signed [17:0] r_V_1_9_fu_5354_p0;
wire  signed [17:0] r_V_1_9_fu_5354_p1;
wire  signed [17:0] p_Val2_3_s_fu_5361_p0;
wire  signed [35:0] OP1_V_10_fu_1920_p1;
wire  signed [17:0] p_Val2_3_s_fu_5361_p1;
wire  signed [17:0] p_Val2_7_s_fu_5369_p0;
wire  signed [35:0] OP1_V_1_s_fu_1949_p1;
wire  signed [17:0] p_Val2_7_s_fu_5369_p1;
wire  signed [17:0] r_V_1_s_fu_5377_p0;
wire  signed [17:0] r_V_1_s_fu_5377_p1;
wire  signed [17:0] p_Val2_3_10_fu_5384_p0;
wire  signed [35:0] OP1_V_11_fu_2081_p1;
wire  signed [17:0] p_Val2_3_10_fu_5384_p1;
wire  signed [17:0] p_Val2_7_10_fu_5392_p0;
wire  signed [35:0] OP1_V_1_10_fu_2110_p1;
wire  signed [17:0] p_Val2_7_10_fu_5392_p1;
wire  signed [17:0] r_V_1_10_fu_5400_p0;
wire  signed [17:0] r_V_1_10_fu_5400_p1;
wire  signed [17:0] p_Val2_3_11_fu_5407_p0;
wire  signed [35:0] OP1_V_12_fu_2242_p1;
wire  signed [17:0] p_Val2_3_11_fu_5407_p1;
wire  signed [17:0] p_Val2_7_11_fu_5415_p0;
wire  signed [35:0] OP1_V_1_11_fu_2271_p1;
wire  signed [17:0] p_Val2_7_11_fu_5415_p1;
wire  signed [17:0] r_V_1_11_fu_5423_p0;
wire  signed [17:0] r_V_1_11_fu_5423_p1;
wire  signed [17:0] p_Val2_3_12_fu_5430_p0;
wire  signed [35:0] OP1_V_13_fu_2403_p1;
wire  signed [17:0] p_Val2_3_12_fu_5430_p1;
wire  signed [17:0] p_Val2_7_12_fu_5438_p0;
wire  signed [35:0] OP1_V_1_12_fu_2432_p1;
wire  signed [17:0] p_Val2_7_12_fu_5438_p1;
wire  signed [17:0] r_V_1_12_fu_5446_p0;
wire  signed [17:0] r_V_1_12_fu_5446_p1;
wire  signed [17:0] p_Val2_3_13_fu_5453_p0;
wire  signed [35:0] OP1_V_14_fu_2564_p1;
wire  signed [17:0] p_Val2_3_13_fu_5453_p1;
wire  signed [17:0] p_Val2_7_13_fu_5461_p0;
wire  signed [35:0] OP1_V_1_13_fu_2593_p1;
wire  signed [17:0] p_Val2_7_13_fu_5461_p1;
wire  signed [17:0] r_V_1_13_fu_5469_p0;
wire  signed [17:0] r_V_1_13_fu_5469_p1;
wire  signed [17:0] p_Val2_3_14_fu_5476_p0;
wire  signed [35:0] OP1_V_15_fu_2725_p1;
wire  signed [17:0] p_Val2_3_14_fu_5476_p1;
wire  signed [17:0] p_Val2_7_14_fu_5484_p0;
wire  signed [35:0] OP1_V_1_14_fu_2754_p1;
wire  signed [17:0] p_Val2_7_14_fu_5484_p1;
wire  signed [17:0] r_V_1_14_fu_5492_p0;
wire  signed [17:0] r_V_1_14_fu_5492_p1;
wire  signed [17:0] p_Val2_3_15_fu_5499_p0;
wire  signed [35:0] OP1_V_16_fu_2886_p1;
wire  signed [17:0] p_Val2_3_15_fu_5499_p1;
wire  signed [17:0] p_Val2_7_15_fu_5507_p0;
wire  signed [35:0] OP1_V_1_15_fu_2915_p1;
wire  signed [17:0] p_Val2_7_15_fu_5507_p1;
wire  signed [17:0] r_V_1_15_fu_5515_p0;
wire  signed [17:0] r_V_1_15_fu_5515_p1;
wire  signed [17:0] p_Val2_3_16_fu_5522_p0;
wire  signed [35:0] OP1_V_17_fu_3047_p1;
wire  signed [17:0] p_Val2_3_16_fu_5522_p1;
wire  signed [17:0] p_Val2_7_16_fu_5530_p0;
wire  signed [35:0] OP1_V_1_16_fu_3076_p1;
wire  signed [17:0] p_Val2_7_16_fu_5530_p1;
wire  signed [17:0] r_V_1_16_fu_5538_p0;
wire  signed [17:0] r_V_1_16_fu_5538_p1;
wire  signed [17:0] p_Val2_3_17_fu_5545_p0;
wire  signed [35:0] OP1_V_18_fu_3208_p1;
wire  signed [17:0] p_Val2_3_17_fu_5545_p1;
wire  signed [17:0] p_Val2_7_17_fu_5553_p0;
wire  signed [35:0] OP1_V_1_17_fu_3237_p1;
wire  signed [17:0] p_Val2_7_17_fu_5553_p1;
wire  signed [17:0] r_V_1_17_fu_5561_p0;
wire  signed [17:0] r_V_1_17_fu_5561_p1;
wire  signed [17:0] p_Val2_3_18_fu_5568_p0;
wire  signed [35:0] OP1_V_19_fu_3369_p1;
wire  signed [17:0] p_Val2_3_18_fu_5568_p1;
wire  signed [17:0] p_Val2_7_18_fu_5576_p0;
wire  signed [35:0] OP1_V_1_18_fu_3398_p1;
wire  signed [17:0] p_Val2_7_18_fu_5576_p1;
wire  signed [17:0] r_V_1_18_fu_5584_p0;
wire  signed [17:0] r_V_1_18_fu_5584_p1;
wire  signed [17:0] p_Val2_3_19_fu_5591_p0;
wire  signed [35:0] OP1_V_20_fu_3530_p1;
wire  signed [17:0] p_Val2_3_19_fu_5591_p1;
wire  signed [17:0] p_Val2_7_19_fu_5599_p0;
wire  signed [35:0] OP1_V_1_19_fu_3559_p1;
wire  signed [17:0] p_Val2_7_19_fu_5599_p1;
wire  signed [17:0] r_V_1_19_fu_5607_p0;
wire  signed [17:0] r_V_1_19_fu_5607_p1;
wire  signed [17:0] p_Val2_3_20_fu_5614_p0;
wire  signed [35:0] OP1_V_21_fu_3691_p1;
wire  signed [17:0] p_Val2_3_20_fu_5614_p1;
wire  signed [17:0] p_Val2_7_20_fu_5622_p0;
wire  signed [35:0] OP1_V_1_20_fu_3720_p1;
wire  signed [17:0] p_Val2_7_20_fu_5622_p1;
wire  signed [17:0] r_V_1_20_fu_5630_p0;
wire  signed [17:0] r_V_1_20_fu_5630_p1;
wire  signed [17:0] p_Val2_3_21_fu_5637_p0;
wire  signed [35:0] OP1_V_22_fu_3852_p1;
wire  signed [17:0] p_Val2_3_21_fu_5637_p1;
wire  signed [17:0] p_Val2_7_21_fu_5645_p0;
wire  signed [35:0] OP1_V_1_21_fu_3881_p1;
wire  signed [17:0] p_Val2_7_21_fu_5645_p1;
wire  signed [17:0] r_V_1_21_fu_5653_p0;
wire  signed [17:0] r_V_1_21_fu_5653_p1;
wire  signed [17:0] p_Val2_3_22_fu_5660_p0;
wire  signed [35:0] OP1_V_23_fu_4013_p1;
wire  signed [17:0] p_Val2_3_22_fu_5660_p1;
wire  signed [17:0] p_Val2_7_22_fu_5668_p0;
wire  signed [35:0] OP1_V_1_22_fu_4042_p1;
wire  signed [17:0] p_Val2_7_22_fu_5668_p1;
wire  signed [17:0] r_V_1_22_fu_5676_p0;
wire  signed [17:0] r_V_1_22_fu_5676_p1;
wire  signed [17:0] p_Val2_3_23_fu_5683_p0;
wire  signed [35:0] OP1_V_24_fu_4174_p1;
wire  signed [17:0] p_Val2_3_23_fu_5683_p1;
wire  signed [17:0] p_Val2_7_23_fu_5691_p0;
wire  signed [35:0] OP1_V_1_23_fu_4203_p1;
wire  signed [17:0] p_Val2_7_23_fu_5691_p1;
wire  signed [17:0] r_V_1_23_fu_5699_p0;
wire  signed [17:0] r_V_1_23_fu_5699_p1;
wire  signed [17:0] p_Val2_3_24_fu_5706_p0;
wire  signed [35:0] OP1_V_25_fu_4335_p1;
wire  signed [17:0] p_Val2_3_24_fu_5706_p1;
wire  signed [17:0] p_Val2_7_24_fu_5714_p0;
wire  signed [35:0] OP1_V_1_24_fu_4364_p1;
wire  signed [17:0] p_Val2_7_24_fu_5714_p1;
wire  signed [17:0] r_V_1_24_fu_5722_p0;
wire  signed [17:0] r_V_1_24_fu_5722_p1;
wire  signed [17:0] p_Val2_3_25_fu_5729_p0;
wire  signed [35:0] OP1_V_26_fu_4496_p1;
wire  signed [17:0] p_Val2_3_25_fu_5729_p1;
wire  signed [17:0] p_Val2_7_25_fu_5737_p0;
wire  signed [35:0] OP1_V_1_25_fu_4525_p1;
wire  signed [17:0] p_Val2_7_25_fu_5737_p1;
wire  signed [17:0] r_V_1_25_fu_5745_p0;
wire  signed [17:0] r_V_1_25_fu_5745_p1;
wire  signed [17:0] p_Val2_3_26_fu_5752_p0;
wire  signed [35:0] OP1_V_27_fu_4657_p1;
wire  signed [17:0] p_Val2_3_26_fu_5752_p1;
wire  signed [17:0] p_Val2_7_26_fu_5760_p0;
wire  signed [35:0] OP1_V_1_26_fu_4686_p1;
wire  signed [17:0] p_Val2_7_26_fu_5760_p1;
wire  signed [17:0] r_V_1_26_fu_5768_p0;
wire  signed [17:0] r_V_1_26_fu_5768_p1;
wire  signed [17:0] p_Val2_3_27_fu_5775_p0;
wire  signed [35:0] OP1_V_28_fu_4818_p1;
wire  signed [17:0] p_Val2_3_27_fu_5775_p1;
wire  signed [17:0] p_Val2_7_27_fu_5783_p0;
wire  signed [35:0] OP1_V_1_27_fu_4847_p1;
wire  signed [17:0] p_Val2_7_27_fu_5783_p1;
wire  signed [17:0] r_V_1_27_fu_5791_p0;
wire  signed [17:0] r_V_1_27_fu_5791_p1;
wire  signed [17:0] p_Val2_3_28_fu_5798_p0;
wire  signed [35:0] OP1_V_29_fu_4979_p1;
wire  signed [17:0] p_Val2_3_28_fu_5798_p1;
wire  signed [17:0] p_Val2_7_28_fu_5806_p0;
wire  signed [35:0] OP1_V_1_28_fu_5008_p1;
wire  signed [17:0] p_Val2_7_28_fu_5806_p1;
wire  signed [17:0] r_V_1_28_fu_5814_p0;
wire  signed [17:0] r_V_1_28_fu_5814_p1;
reg   [62:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 63'd1;
end

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U1(
    .din0(p_Val2_3_fu_5131_p0),
    .din1(p_Val2_3_fu_5131_p1),
    .dout(p_Val2_3_fu_5131_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U2(
    .din0(p_Val2_7_fu_5139_p0),
    .din1(p_Val2_7_fu_5139_p1),
    .dout(p_Val2_7_fu_5139_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U3(
    .din0(r_V_1_fu_5147_p0),
    .din1(r_V_1_fu_5147_p1),
    .dout(r_V_1_fu_5147_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U4(
    .din0(p_Val2_3_1_fu_5154_p0),
    .din1(p_Val2_3_1_fu_5154_p1),
    .dout(p_Val2_3_1_fu_5154_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U5(
    .din0(p_Val2_7_1_fu_5162_p0),
    .din1(p_Val2_7_1_fu_5162_p1),
    .dout(p_Val2_7_1_fu_5162_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U6(
    .din0(r_V_1_1_fu_5170_p0),
    .din1(r_V_1_1_fu_5170_p1),
    .dout(r_V_1_1_fu_5170_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U7(
    .din0(p_Val2_3_2_fu_5177_p0),
    .din1(p_Val2_3_2_fu_5177_p1),
    .dout(p_Val2_3_2_fu_5177_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U8(
    .din0(p_Val2_7_2_fu_5185_p0),
    .din1(p_Val2_7_2_fu_5185_p1),
    .dout(p_Val2_7_2_fu_5185_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U9(
    .din0(r_V_1_2_fu_5193_p0),
    .din1(r_V_1_2_fu_5193_p1),
    .dout(r_V_1_2_fu_5193_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U10(
    .din0(p_Val2_3_3_fu_5200_p0),
    .din1(p_Val2_3_3_fu_5200_p1),
    .dout(p_Val2_3_3_fu_5200_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U11(
    .din0(p_Val2_7_3_fu_5208_p0),
    .din1(p_Val2_7_3_fu_5208_p1),
    .dout(p_Val2_7_3_fu_5208_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U12(
    .din0(r_V_1_3_fu_5216_p0),
    .din1(r_V_1_3_fu_5216_p1),
    .dout(r_V_1_3_fu_5216_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U13(
    .din0(p_Val2_3_4_fu_5223_p0),
    .din1(p_Val2_3_4_fu_5223_p1),
    .dout(p_Val2_3_4_fu_5223_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U14(
    .din0(p_Val2_7_4_fu_5231_p0),
    .din1(p_Val2_7_4_fu_5231_p1),
    .dout(p_Val2_7_4_fu_5231_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U15(
    .din0(r_V_1_4_fu_5239_p0),
    .din1(r_V_1_4_fu_5239_p1),
    .dout(r_V_1_4_fu_5239_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U16(
    .din0(p_Val2_3_5_fu_5246_p0),
    .din1(p_Val2_3_5_fu_5246_p1),
    .dout(p_Val2_3_5_fu_5246_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U17(
    .din0(p_Val2_7_5_fu_5254_p0),
    .din1(p_Val2_7_5_fu_5254_p1),
    .dout(p_Val2_7_5_fu_5254_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U18(
    .din0(r_V_1_5_fu_5262_p0),
    .din1(r_V_1_5_fu_5262_p1),
    .dout(r_V_1_5_fu_5262_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U19(
    .din0(p_Val2_3_6_fu_5269_p0),
    .din1(p_Val2_3_6_fu_5269_p1),
    .dout(p_Val2_3_6_fu_5269_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U20(
    .din0(p_Val2_7_6_fu_5277_p0),
    .din1(p_Val2_7_6_fu_5277_p1),
    .dout(p_Val2_7_6_fu_5277_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U21(
    .din0(r_V_1_6_fu_5285_p0),
    .din1(r_V_1_6_fu_5285_p1),
    .dout(r_V_1_6_fu_5285_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U22(
    .din0(p_Val2_3_7_fu_5292_p0),
    .din1(p_Val2_3_7_fu_5292_p1),
    .dout(p_Val2_3_7_fu_5292_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U23(
    .din0(p_Val2_7_7_fu_5300_p0),
    .din1(p_Val2_7_7_fu_5300_p1),
    .dout(p_Val2_7_7_fu_5300_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U24(
    .din0(r_V_1_7_fu_5308_p0),
    .din1(r_V_1_7_fu_5308_p1),
    .dout(r_V_1_7_fu_5308_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U25(
    .din0(p_Val2_3_8_fu_5315_p0),
    .din1(p_Val2_3_8_fu_5315_p1),
    .dout(p_Val2_3_8_fu_5315_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U26(
    .din0(p_Val2_7_8_fu_5323_p0),
    .din1(p_Val2_7_8_fu_5323_p1),
    .dout(p_Val2_7_8_fu_5323_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U27(
    .din0(r_V_1_8_fu_5331_p0),
    .din1(r_V_1_8_fu_5331_p1),
    .dout(r_V_1_8_fu_5331_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U28(
    .din0(p_Val2_3_9_fu_5338_p0),
    .din1(p_Val2_3_9_fu_5338_p1),
    .dout(p_Val2_3_9_fu_5338_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U29(
    .din0(p_Val2_7_9_fu_5346_p0),
    .din1(p_Val2_7_9_fu_5346_p1),
    .dout(p_Val2_7_9_fu_5346_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U30(
    .din0(r_V_1_9_fu_5354_p0),
    .din1(r_V_1_9_fu_5354_p1),
    .dout(r_V_1_9_fu_5354_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U31(
    .din0(p_Val2_3_s_fu_5361_p0),
    .din1(p_Val2_3_s_fu_5361_p1),
    .dout(p_Val2_3_s_fu_5361_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U32(
    .din0(p_Val2_7_s_fu_5369_p0),
    .din1(p_Val2_7_s_fu_5369_p1),
    .dout(p_Val2_7_s_fu_5369_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U33(
    .din0(r_V_1_s_fu_5377_p0),
    .din1(r_V_1_s_fu_5377_p1),
    .dout(r_V_1_s_fu_5377_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U34(
    .din0(p_Val2_3_10_fu_5384_p0),
    .din1(p_Val2_3_10_fu_5384_p1),
    .dout(p_Val2_3_10_fu_5384_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U35(
    .din0(p_Val2_7_10_fu_5392_p0),
    .din1(p_Val2_7_10_fu_5392_p1),
    .dout(p_Val2_7_10_fu_5392_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U36(
    .din0(r_V_1_10_fu_5400_p0),
    .din1(r_V_1_10_fu_5400_p1),
    .dout(r_V_1_10_fu_5400_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U37(
    .din0(p_Val2_3_11_fu_5407_p0),
    .din1(p_Val2_3_11_fu_5407_p1),
    .dout(p_Val2_3_11_fu_5407_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U38(
    .din0(p_Val2_7_11_fu_5415_p0),
    .din1(p_Val2_7_11_fu_5415_p1),
    .dout(p_Val2_7_11_fu_5415_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U39(
    .din0(r_V_1_11_fu_5423_p0),
    .din1(r_V_1_11_fu_5423_p1),
    .dout(r_V_1_11_fu_5423_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U40(
    .din0(p_Val2_3_12_fu_5430_p0),
    .din1(p_Val2_3_12_fu_5430_p1),
    .dout(p_Val2_3_12_fu_5430_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U41(
    .din0(p_Val2_7_12_fu_5438_p0),
    .din1(p_Val2_7_12_fu_5438_p1),
    .dout(p_Val2_7_12_fu_5438_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U42(
    .din0(r_V_1_12_fu_5446_p0),
    .din1(r_V_1_12_fu_5446_p1),
    .dout(r_V_1_12_fu_5446_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U43(
    .din0(p_Val2_3_13_fu_5453_p0),
    .din1(p_Val2_3_13_fu_5453_p1),
    .dout(p_Val2_3_13_fu_5453_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U44(
    .din0(p_Val2_7_13_fu_5461_p0),
    .din1(p_Val2_7_13_fu_5461_p1),
    .dout(p_Val2_7_13_fu_5461_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U45(
    .din0(r_V_1_13_fu_5469_p0),
    .din1(r_V_1_13_fu_5469_p1),
    .dout(r_V_1_13_fu_5469_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U46(
    .din0(p_Val2_3_14_fu_5476_p0),
    .din1(p_Val2_3_14_fu_5476_p1),
    .dout(p_Val2_3_14_fu_5476_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U47(
    .din0(p_Val2_7_14_fu_5484_p0),
    .din1(p_Val2_7_14_fu_5484_p1),
    .dout(p_Val2_7_14_fu_5484_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U48(
    .din0(r_V_1_14_fu_5492_p0),
    .din1(r_V_1_14_fu_5492_p1),
    .dout(r_V_1_14_fu_5492_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U49(
    .din0(p_Val2_3_15_fu_5499_p0),
    .din1(p_Val2_3_15_fu_5499_p1),
    .dout(p_Val2_3_15_fu_5499_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U50(
    .din0(p_Val2_7_15_fu_5507_p0),
    .din1(p_Val2_7_15_fu_5507_p1),
    .dout(p_Val2_7_15_fu_5507_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U51(
    .din0(r_V_1_15_fu_5515_p0),
    .din1(r_V_1_15_fu_5515_p1),
    .dout(r_V_1_15_fu_5515_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U52(
    .din0(p_Val2_3_16_fu_5522_p0),
    .din1(p_Val2_3_16_fu_5522_p1),
    .dout(p_Val2_3_16_fu_5522_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U53(
    .din0(p_Val2_7_16_fu_5530_p0),
    .din1(p_Val2_7_16_fu_5530_p1),
    .dout(p_Val2_7_16_fu_5530_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U54(
    .din0(r_V_1_16_fu_5538_p0),
    .din1(r_V_1_16_fu_5538_p1),
    .dout(r_V_1_16_fu_5538_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U55(
    .din0(p_Val2_3_17_fu_5545_p0),
    .din1(p_Val2_3_17_fu_5545_p1),
    .dout(p_Val2_3_17_fu_5545_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U56(
    .din0(p_Val2_7_17_fu_5553_p0),
    .din1(p_Val2_7_17_fu_5553_p1),
    .dout(p_Val2_7_17_fu_5553_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U57(
    .din0(r_V_1_17_fu_5561_p0),
    .din1(r_V_1_17_fu_5561_p1),
    .dout(r_V_1_17_fu_5561_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U58(
    .din0(p_Val2_3_18_fu_5568_p0),
    .din1(p_Val2_3_18_fu_5568_p1),
    .dout(p_Val2_3_18_fu_5568_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U59(
    .din0(p_Val2_7_18_fu_5576_p0),
    .din1(p_Val2_7_18_fu_5576_p1),
    .dout(p_Val2_7_18_fu_5576_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U60(
    .din0(r_V_1_18_fu_5584_p0),
    .din1(r_V_1_18_fu_5584_p1),
    .dout(r_V_1_18_fu_5584_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U61(
    .din0(p_Val2_3_19_fu_5591_p0),
    .din1(p_Val2_3_19_fu_5591_p1),
    .dout(p_Val2_3_19_fu_5591_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U62(
    .din0(p_Val2_7_19_fu_5599_p0),
    .din1(p_Val2_7_19_fu_5599_p1),
    .dout(p_Val2_7_19_fu_5599_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U63(
    .din0(r_V_1_19_fu_5607_p0),
    .din1(r_V_1_19_fu_5607_p1),
    .dout(r_V_1_19_fu_5607_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U64(
    .din0(p_Val2_3_20_fu_5614_p0),
    .din1(p_Val2_3_20_fu_5614_p1),
    .dout(p_Val2_3_20_fu_5614_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U65(
    .din0(p_Val2_7_20_fu_5622_p0),
    .din1(p_Val2_7_20_fu_5622_p1),
    .dout(p_Val2_7_20_fu_5622_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U66(
    .din0(r_V_1_20_fu_5630_p0),
    .din1(r_V_1_20_fu_5630_p1),
    .dout(r_V_1_20_fu_5630_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U67(
    .din0(p_Val2_3_21_fu_5637_p0),
    .din1(p_Val2_3_21_fu_5637_p1),
    .dout(p_Val2_3_21_fu_5637_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U68(
    .din0(p_Val2_7_21_fu_5645_p0),
    .din1(p_Val2_7_21_fu_5645_p1),
    .dout(p_Val2_7_21_fu_5645_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U69(
    .din0(r_V_1_21_fu_5653_p0),
    .din1(r_V_1_21_fu_5653_p1),
    .dout(r_V_1_21_fu_5653_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U70(
    .din0(p_Val2_3_22_fu_5660_p0),
    .din1(p_Val2_3_22_fu_5660_p1),
    .dout(p_Val2_3_22_fu_5660_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U71(
    .din0(p_Val2_7_22_fu_5668_p0),
    .din1(p_Val2_7_22_fu_5668_p1),
    .dout(p_Val2_7_22_fu_5668_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U72(
    .din0(r_V_1_22_fu_5676_p0),
    .din1(r_V_1_22_fu_5676_p1),
    .dout(r_V_1_22_fu_5676_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U73(
    .din0(p_Val2_3_23_fu_5683_p0),
    .din1(p_Val2_3_23_fu_5683_p1),
    .dout(p_Val2_3_23_fu_5683_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U74(
    .din0(p_Val2_7_23_fu_5691_p0),
    .din1(p_Val2_7_23_fu_5691_p1),
    .dout(p_Val2_7_23_fu_5691_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U75(
    .din0(r_V_1_23_fu_5699_p0),
    .din1(r_V_1_23_fu_5699_p1),
    .dout(r_V_1_23_fu_5699_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U76(
    .din0(p_Val2_3_24_fu_5706_p0),
    .din1(p_Val2_3_24_fu_5706_p1),
    .dout(p_Val2_3_24_fu_5706_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U77(
    .din0(p_Val2_7_24_fu_5714_p0),
    .din1(p_Val2_7_24_fu_5714_p1),
    .dout(p_Val2_7_24_fu_5714_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U78(
    .din0(r_V_1_24_fu_5722_p0),
    .din1(r_V_1_24_fu_5722_p1),
    .dout(r_V_1_24_fu_5722_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U79(
    .din0(p_Val2_3_25_fu_5729_p0),
    .din1(p_Val2_3_25_fu_5729_p1),
    .dout(p_Val2_3_25_fu_5729_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U80(
    .din0(p_Val2_7_25_fu_5737_p0),
    .din1(p_Val2_7_25_fu_5737_p1),
    .dout(p_Val2_7_25_fu_5737_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U81(
    .din0(r_V_1_25_fu_5745_p0),
    .din1(r_V_1_25_fu_5745_p1),
    .dout(r_V_1_25_fu_5745_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U82(
    .din0(p_Val2_3_26_fu_5752_p0),
    .din1(p_Val2_3_26_fu_5752_p1),
    .dout(p_Val2_3_26_fu_5752_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U83(
    .din0(p_Val2_7_26_fu_5760_p0),
    .din1(p_Val2_7_26_fu_5760_p1),
    .dout(p_Val2_7_26_fu_5760_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U84(
    .din0(r_V_1_26_fu_5768_p0),
    .din1(r_V_1_26_fu_5768_p1),
    .dout(r_V_1_26_fu_5768_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U85(
    .din0(p_Val2_3_27_fu_5775_p0),
    .din1(p_Val2_3_27_fu_5775_p1),
    .dout(p_Val2_3_27_fu_5775_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U86(
    .din0(p_Val2_7_27_fu_5783_p0),
    .din1(p_Val2_7_27_fu_5783_p1),
    .dout(p_Val2_7_27_fu_5783_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U87(
    .din0(r_V_1_27_fu_5791_p0),
    .din1(r_V_1_27_fu_5791_p1),
    .dout(r_V_1_27_fu_5791_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U88(
    .din0(p_Val2_3_28_fu_5798_p0),
    .din1(p_Val2_3_28_fu_5798_p1),
    .dout(p_Val2_3_28_fu_5798_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U89(
    .din0(p_Val2_7_28_fu_5806_p0),
    .din1(p_Val2_7_28_fu_5806_p1),
    .dout(p_Val2_7_28_fu_5806_p2)
);

mandel_calc_mul_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mandel_calc_mul_mbkb_U90(
    .din0(r_V_1_28_fu_5814_p0),
    .din1(r_V_1_28_fu_5814_p1),
    .dout(r_V_1_28_fu_5814_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        count_V_reg_159 <= tmp_20_28_fu_5126_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        count_V_reg_159 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        t_V_reg_171 <= tmp_31_1_reg_7494;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_171 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) & (exitcond_28_fu_4964_p2 == 1'd1))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_27_fu_4959_p2;
    end else if (((1'b1 == ap_CS_fsm_state58) & (exitcond_27_fu_4803_p2 == 1'd1))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_26_fu_4798_p2;
    end else if (((exitcond_26_fu_4642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_25_fu_4637_p2;
    end else if (((exitcond_25_fu_4481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_24_fu_4476_p2;
    end else if (((exitcond_24_fu_4320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_23_fu_4315_p2;
    end else if (((exitcond_23_fu_4159_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_22_fu_4154_p2;
    end else if (((exitcond_22_fu_3998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_21_fu_3993_p2;
    end else if (((exitcond_21_fu_3837_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_20_fu_3832_p2;
    end else if (((exitcond_20_fu_3676_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_19_fu_3671_p2;
    end else if (((exitcond_19_fu_3515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_18_fu_3510_p2;
    end else if (((exitcond_18_fu_3354_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_17_fu_3349_p2;
    end else if (((exitcond_17_fu_3193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_16_fu_3188_p2;
    end else if (((exitcond_16_fu_3032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_15_fu_3027_p2;
    end else if (((exitcond_15_fu_2871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_14_fu_2866_p2;
    end else if (((exitcond_14_fu_2710_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_13_fu_2705_p2;
    end else if (((exitcond_13_fu_2549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_12_fu_2544_p2;
    end else if (((exitcond_12_fu_2388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_11_fu_2383_p2;
    end else if (((exitcond_11_fu_2227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_10_fu_2222_p2;
    end else if (((exitcond_10_fu_2066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_s_fu_2061_p2;
    end else if (((exitcond_s_fu_1905_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_9_fu_1900_p2;
    end else if (((exitcond_9_fu_1744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_8_fu_1739_p2;
    end else if (((exitcond_8_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_7_fu_1578_p2;
    end else if (((exitcond_7_fu_1422_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_6_fu_1417_p2;
    end else if (((exitcond_6_fu_1261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_5_fu_1256_p2;
    end else if (((exitcond_5_fu_1100_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_4_fu_1095_p2;
    end else if (((exitcond_4_fu_939_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_3_fu_934_p2;
    end else if (((exitcond_3_fu_778_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_2_fu_773_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond_2_fu_617_p2 == 1'd1))) begin
        tmp_4_lcssa_reg_183 <= tmp_20_1_fu_612_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (exitcond_1_fu_456_p2 == 1'd1))) begin
        tmp_4_lcssa_reg_183 <= tmp_6_fu_444_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_286_p2 == 1'd1))) begin
        tmp_4_lcssa_reg_183 <= count_V_reg_159;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        z_im_V_reg_141 <= p_Val2_14_28_reg_7504;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        z_im_V_reg_141 <= z0_im_V_cast_fu_270_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        z_re_V_reg_150 <= p_Val2_17_28_reg_7509;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        z_re_V_reg_150 <= z0_re_V_cast_fu_258_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_11_reg_5938 <= p_Val2_11_fu_436_p2;
        p_Val2_6_reg_5933 <= p_Val2_6_fu_424_p2;
        val_assign_reg_5928 <= val_assign_fu_389_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_Val2_14_10_reg_6527 <= p_Val2_14_10_fu_2202_p2;
        p_Val2_17_10_reg_6532 <= p_Val2_17_10_fu_2214_p2;
        val_assign_10_reg_6522 <= val_assign_10_fu_2167_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Val2_14_11_reg_6581 <= p_Val2_14_11_fu_2363_p2;
        p_Val2_17_11_reg_6586 <= p_Val2_17_11_fu_2375_p2;
        val_assign_11_reg_6576 <= val_assign_11_fu_2328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        p_Val2_14_12_reg_6635 <= p_Val2_14_12_fu_2524_p2;
        p_Val2_17_12_reg_6640 <= p_Val2_17_12_fu_2536_p2;
        val_assign_12_reg_6630 <= val_assign_12_fu_2489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_Val2_14_13_reg_6689 <= p_Val2_14_13_fu_2685_p2;
        p_Val2_17_13_reg_6694 <= p_Val2_17_13_fu_2697_p2;
        val_assign_13_reg_6684 <= val_assign_13_fu_2650_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_Val2_14_14_reg_6743 <= p_Val2_14_14_fu_2846_p2;
        p_Val2_17_14_reg_6748 <= p_Val2_17_14_fu_2858_p2;
        val_assign_14_reg_6738 <= val_assign_14_fu_2811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        p_Val2_14_15_reg_6797 <= p_Val2_14_15_fu_3007_p2;
        p_Val2_17_15_reg_6802 <= p_Val2_17_15_fu_3019_p2;
        val_assign_15_reg_6792 <= val_assign_15_fu_2972_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        p_Val2_14_16_reg_6851 <= p_Val2_14_16_fu_3168_p2;
        p_Val2_17_16_reg_6856 <= p_Val2_17_16_fu_3180_p2;
        val_assign_16_reg_6846 <= val_assign_16_fu_3133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        p_Val2_14_17_reg_6905 <= p_Val2_14_17_fu_3329_p2;
        p_Val2_17_17_reg_6910 <= p_Val2_17_17_fu_3341_p2;
        val_assign_17_reg_6900 <= val_assign_17_fu_3294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_Val2_14_18_reg_6959 <= p_Val2_14_18_fu_3490_p2;
        p_Val2_17_18_reg_6964 <= p_Val2_17_18_fu_3502_p2;
        val_assign_18_reg_6954 <= val_assign_18_fu_3455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        p_Val2_14_19_reg_7013 <= p_Val2_14_19_fu_3651_p2;
        p_Val2_17_19_reg_7018 <= p_Val2_17_19_fu_3663_p2;
        val_assign_19_reg_7008 <= val_assign_19_fu_3616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_14_1_reg_5987 <= p_Val2_14_1_fu_592_p2;
        p_Val2_17_1_reg_5992 <= p_Val2_17_1_fu_604_p2;
        val_assign_1_reg_5982 <= val_assign_1_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        p_Val2_14_20_reg_7067 <= p_Val2_14_20_fu_3812_p2;
        p_Val2_17_20_reg_7072 <= p_Val2_17_20_fu_3824_p2;
        val_assign_20_reg_7062 <= val_assign_20_fu_3777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_Val2_14_21_reg_7121 <= p_Val2_14_21_fu_3973_p2;
        p_Val2_17_21_reg_7126 <= p_Val2_17_21_fu_3985_p2;
        val_assign_21_reg_7116 <= val_assign_21_fu_3938_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_Val2_14_22_reg_7175 <= p_Val2_14_22_fu_4134_p2;
        p_Val2_17_22_reg_7180 <= p_Val2_17_22_fu_4146_p2;
        val_assign_22_reg_7170 <= val_assign_22_fu_4099_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        p_Val2_14_23_reg_7229 <= p_Val2_14_23_fu_4295_p2;
        p_Val2_17_23_reg_7234 <= p_Val2_17_23_fu_4307_p2;
        val_assign_23_reg_7224 <= val_assign_23_fu_4260_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        p_Val2_14_24_reg_7283 <= p_Val2_14_24_fu_4456_p2;
        p_Val2_17_24_reg_7288 <= p_Val2_17_24_fu_4468_p2;
        val_assign_24_reg_7278 <= val_assign_24_fu_4421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        p_Val2_14_25_reg_7337 <= p_Val2_14_25_fu_4617_p2;
        p_Val2_17_25_reg_7342 <= p_Val2_17_25_fu_4629_p2;
        val_assign_25_reg_7332 <= val_assign_25_fu_4582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_Val2_14_26_reg_7391 <= p_Val2_14_26_fu_4778_p2;
        p_Val2_17_26_reg_7396 <= p_Val2_17_26_fu_4790_p2;
        val_assign_26_reg_7386 <= val_assign_26_fu_4743_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        p_Val2_14_27_reg_7445 <= p_Val2_14_27_fu_4939_p2;
        p_Val2_17_27_reg_7450 <= p_Val2_17_27_fu_4951_p2;
        val_assign_27_reg_7440 <= val_assign_27_fu_4904_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        p_Val2_14_28_reg_7504 <= p_Val2_14_28_fu_5106_p2;
        p_Val2_17_28_reg_7509 <= p_Val2_17_28_fu_5118_p2;
        val_assign_28_reg_7499 <= val_assign_28_fu_5071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_14_2_reg_6041 <= p_Val2_14_2_fu_753_p2;
        p_Val2_17_2_reg_6046 <= p_Val2_17_2_fu_765_p2;
        val_assign_2_reg_6036 <= val_assign_2_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_14_3_reg_6095 <= p_Val2_14_3_fu_914_p2;
        p_Val2_17_3_reg_6100 <= p_Val2_17_3_fu_926_p2;
        val_assign_3_reg_6090 <= val_assign_3_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_14_4_reg_6149 <= p_Val2_14_4_fu_1075_p2;
        p_Val2_17_4_reg_6154 <= p_Val2_17_4_fu_1087_p2;
        val_assign_4_reg_6144 <= val_assign_4_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Val2_14_5_reg_6203 <= p_Val2_14_5_fu_1236_p2;
        p_Val2_17_5_reg_6208 <= p_Val2_17_5_fu_1248_p2;
        val_assign_5_reg_6198 <= val_assign_5_fu_1201_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_Val2_14_6_reg_6257 <= p_Val2_14_6_fu_1397_p2;
        p_Val2_17_6_reg_6262 <= p_Val2_17_6_fu_1409_p2;
        val_assign_6_reg_6252 <= val_assign_6_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Val2_14_7_reg_6311 <= p_Val2_14_7_fu_1558_p2;
        p_Val2_17_7_reg_6316 <= p_Val2_17_7_fu_1570_p2;
        val_assign_7_reg_6306 <= val_assign_7_fu_1523_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_Val2_14_8_reg_6365 <= p_Val2_14_8_fu_1719_p2;
        p_Val2_17_8_reg_6370 <= p_Val2_17_8_fu_1731_p2;
        val_assign_8_reg_6360 <= val_assign_8_fu_1684_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_Val2_14_9_reg_6419 <= p_Val2_14_9_fu_1880_p2;
        p_Val2_17_9_reg_6424 <= p_Val2_17_9_fu_1892_p2;
        val_assign_9_reg_6414 <= val_assign_9_fu_1845_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_14_s_reg_6473 <= p_Val2_14_s_fu_2041_p2;
        p_Val2_17_s_reg_6478 <= p_Val2_17_s_fu_2053_p2;
        val_assign_s_reg_6468 <= val_assign_s_fu_2006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (exitcond_10_fu_2066_p2 == 1'd0))) begin
        p_Val2_4_10_reg_6492 <= {{p_Val2_3_10_fu_5384_p2[35:4]}};
        p_Val2_8_10_reg_6502 <= {{p_Val2_7_10_fu_5392_p2[35:4]}};
        r_V_1_10_reg_6512 <= r_V_1_10_fu_5400_p2;
        tmp_42_reg_6497 <= p_Val2_3_10_fu_5384_p2[32'd3];
        tmp_43_reg_6507 <= p_Val2_7_10_fu_5392_p2[32'd3];
        tmp_44_reg_6517 <= r_V_1_10_fu_5400_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (exitcond_11_fu_2227_p2 == 1'd0))) begin
        p_Val2_4_11_reg_6546 <= {{p_Val2_3_11_fu_5407_p2[35:4]}};
        p_Val2_8_11_reg_6556 <= {{p_Val2_7_11_fu_5415_p2[35:4]}};
        r_V_1_11_reg_6566 <= r_V_1_11_fu_5423_p2;
        tmp_45_reg_6551 <= p_Val2_3_11_fu_5407_p2[32'd3];
        tmp_46_reg_6561 <= p_Val2_7_11_fu_5415_p2[32'd3];
        tmp_47_reg_6571 <= r_V_1_11_fu_5423_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (exitcond_12_fu_2388_p2 == 1'd0))) begin
        p_Val2_4_12_reg_6600 <= {{p_Val2_3_12_fu_5430_p2[35:4]}};
        p_Val2_8_12_reg_6610 <= {{p_Val2_7_12_fu_5438_p2[35:4]}};
        r_V_1_12_reg_6620 <= r_V_1_12_fu_5446_p2;
        tmp_48_reg_6605 <= p_Val2_3_12_fu_5430_p2[32'd3];
        tmp_49_reg_6615 <= p_Val2_7_12_fu_5438_p2[32'd3];
        tmp_50_reg_6625 <= r_V_1_12_fu_5446_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (exitcond_13_fu_2549_p2 == 1'd0))) begin
        p_Val2_4_13_reg_6654 <= {{p_Val2_3_13_fu_5453_p2[35:4]}};
        p_Val2_8_13_reg_6664 <= {{p_Val2_7_13_fu_5461_p2[35:4]}};
        r_V_1_13_reg_6674 <= r_V_1_13_fu_5469_p2;
        tmp_51_reg_6659 <= p_Val2_3_13_fu_5453_p2[32'd3];
        tmp_52_reg_6669 <= p_Val2_7_13_fu_5461_p2[32'd3];
        tmp_53_reg_6679 <= r_V_1_13_fu_5469_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) & (exitcond_14_fu_2710_p2 == 1'd0))) begin
        p_Val2_4_14_reg_6708 <= {{p_Val2_3_14_fu_5476_p2[35:4]}};
        p_Val2_8_14_reg_6718 <= {{p_Val2_7_14_fu_5484_p2[35:4]}};
        r_V_1_14_reg_6728 <= r_V_1_14_fu_5492_p2;
        tmp_54_reg_6713 <= p_Val2_3_14_fu_5476_p2[32'd3];
        tmp_55_reg_6723 <= p_Val2_7_14_fu_5484_p2[32'd3];
        tmp_56_reg_6733 <= r_V_1_14_fu_5492_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (exitcond_15_fu_2871_p2 == 1'd0))) begin
        p_Val2_4_15_reg_6762 <= {{p_Val2_3_15_fu_5499_p2[35:4]}};
        p_Val2_8_15_reg_6772 <= {{p_Val2_7_15_fu_5507_p2[35:4]}};
        r_V_1_15_reg_6782 <= r_V_1_15_fu_5515_p2;
        tmp_57_reg_6767 <= p_Val2_3_15_fu_5499_p2[32'd3];
        tmp_58_reg_6777 <= p_Val2_7_15_fu_5507_p2[32'd3];
        tmp_59_reg_6787 <= r_V_1_15_fu_5515_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (exitcond_16_fu_3032_p2 == 1'd0))) begin
        p_Val2_4_16_reg_6816 <= {{p_Val2_3_16_fu_5522_p2[35:4]}};
        p_Val2_8_16_reg_6826 <= {{p_Val2_7_16_fu_5530_p2[35:4]}};
        r_V_1_16_reg_6836 <= r_V_1_16_fu_5538_p2;
        tmp_60_reg_6821 <= p_Val2_3_16_fu_5522_p2[32'd3];
        tmp_61_reg_6831 <= p_Val2_7_16_fu_5530_p2[32'd3];
        tmp_62_reg_6841 <= r_V_1_16_fu_5538_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond_17_fu_3193_p2 == 1'd0))) begin
        p_Val2_4_17_reg_6870 <= {{p_Val2_3_17_fu_5545_p2[35:4]}};
        p_Val2_8_17_reg_6880 <= {{p_Val2_7_17_fu_5553_p2[35:4]}};
        r_V_1_17_reg_6890 <= r_V_1_17_fu_5561_p2;
        tmp_63_reg_6875 <= p_Val2_3_17_fu_5545_p2[32'd3];
        tmp_64_reg_6885 <= p_Val2_7_17_fu_5553_p2[32'd3];
        tmp_65_reg_6895 <= r_V_1_17_fu_5561_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (exitcond_18_fu_3354_p2 == 1'd0))) begin
        p_Val2_4_18_reg_6924 <= {{p_Val2_3_18_fu_5568_p2[35:4]}};
        p_Val2_8_18_reg_6934 <= {{p_Val2_7_18_fu_5576_p2[35:4]}};
        r_V_1_18_reg_6944 <= r_V_1_18_fu_5584_p2;
        tmp_66_reg_6929 <= p_Val2_3_18_fu_5568_p2[32'd3];
        tmp_67_reg_6939 <= p_Val2_7_18_fu_5576_p2[32'd3];
        tmp_68_reg_6949 <= r_V_1_18_fu_5584_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (exitcond_19_fu_3515_p2 == 1'd0))) begin
        p_Val2_4_19_reg_6978 <= {{p_Val2_3_19_fu_5591_p2[35:4]}};
        p_Val2_8_19_reg_6988 <= {{p_Val2_7_19_fu_5599_p2[35:4]}};
        r_V_1_19_reg_6998 <= r_V_1_19_fu_5607_p2;
        tmp_69_reg_6983 <= p_Val2_3_19_fu_5591_p2[32'd3];
        tmp_70_reg_6993 <= p_Val2_7_19_fu_5599_p2[32'd3];
        tmp_71_reg_7003 <= r_V_1_19_fu_5607_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond_1_fu_456_p2 == 1'd0))) begin
        p_Val2_4_1_reg_5952 <= {{p_Val2_3_1_fu_5154_p2[35:4]}};
        p_Val2_8_1_reg_5962 <= {{p_Val2_7_1_fu_5162_p2[35:4]}};
        r_V_1_1_reg_5972 <= r_V_1_1_fu_5170_p2;
        tmp_12_reg_5957 <= p_Val2_3_1_fu_5154_p2[32'd3];
        tmp_13_reg_5967 <= p_Val2_7_1_fu_5162_p2[32'd3];
        tmp_14_reg_5977 <= r_V_1_1_fu_5170_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_20_fu_3676_p2 == 1'd0))) begin
        p_Val2_4_20_reg_7032 <= {{p_Val2_3_20_fu_5614_p2[35:4]}};
        p_Val2_8_20_reg_7042 <= {{p_Val2_7_20_fu_5622_p2[35:4]}};
        r_V_1_20_reg_7052 <= r_V_1_20_fu_5630_p2;
        tmp_72_reg_7037 <= p_Val2_3_20_fu_5614_p2[32'd3];
        tmp_73_reg_7047 <= p_Val2_7_20_fu_5622_p2[32'd3];
        tmp_74_reg_7057 <= r_V_1_20_fu_5630_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (exitcond_21_fu_3837_p2 == 1'd0))) begin
        p_Val2_4_21_reg_7086 <= {{p_Val2_3_21_fu_5637_p2[35:4]}};
        p_Val2_8_21_reg_7096 <= {{p_Val2_7_21_fu_5645_p2[35:4]}};
        r_V_1_21_reg_7106 <= r_V_1_21_fu_5653_p2;
        tmp_75_reg_7091 <= p_Val2_3_21_fu_5637_p2[32'd3];
        tmp_76_reg_7101 <= p_Val2_7_21_fu_5645_p2[32'd3];
        tmp_77_reg_7111 <= r_V_1_21_fu_5653_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (exitcond_22_fu_3998_p2 == 1'd0))) begin
        p_Val2_4_22_reg_7140 <= {{p_Val2_3_22_fu_5660_p2[35:4]}};
        p_Val2_8_22_reg_7150 <= {{p_Val2_7_22_fu_5668_p2[35:4]}};
        r_V_1_22_reg_7160 <= r_V_1_22_fu_5676_p2;
        tmp_78_reg_7145 <= p_Val2_3_22_fu_5660_p2[32'd3];
        tmp_79_reg_7155 <= p_Val2_7_22_fu_5668_p2[32'd3];
        tmp_80_reg_7165 <= r_V_1_22_fu_5676_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (exitcond_23_fu_4159_p2 == 1'd0))) begin
        p_Val2_4_23_reg_7194 <= {{p_Val2_3_23_fu_5683_p2[35:4]}};
        p_Val2_8_23_reg_7204 <= {{p_Val2_7_23_fu_5691_p2[35:4]}};
        r_V_1_23_reg_7214 <= r_V_1_23_fu_5699_p2;
        tmp_81_reg_7199 <= p_Val2_3_23_fu_5683_p2[32'd3];
        tmp_82_reg_7209 <= p_Val2_7_23_fu_5691_p2[32'd3];
        tmp_83_reg_7219 <= r_V_1_23_fu_5699_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (exitcond_24_fu_4320_p2 == 1'd0))) begin
        p_Val2_4_24_reg_7248 <= {{p_Val2_3_24_fu_5706_p2[35:4]}};
        p_Val2_8_24_reg_7258 <= {{p_Val2_7_24_fu_5714_p2[35:4]}};
        r_V_1_24_reg_7268 <= r_V_1_24_fu_5722_p2;
        tmp_84_reg_7253 <= p_Val2_3_24_fu_5706_p2[32'd3];
        tmp_85_reg_7263 <= p_Val2_7_24_fu_5714_p2[32'd3];
        tmp_86_reg_7273 <= r_V_1_24_fu_5722_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & (exitcond_25_fu_4481_p2 == 1'd0))) begin
        p_Val2_4_25_reg_7302 <= {{p_Val2_3_25_fu_5729_p2[35:4]}};
        p_Val2_8_25_reg_7312 <= {{p_Val2_7_25_fu_5737_p2[35:4]}};
        r_V_1_25_reg_7322 <= r_V_1_25_fu_5745_p2;
        tmp_87_reg_7307 <= p_Val2_3_25_fu_5729_p2[32'd3];
        tmp_88_reg_7317 <= p_Val2_7_25_fu_5737_p2[32'd3];
        tmp_89_reg_7327 <= r_V_1_25_fu_5745_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (exitcond_26_fu_4642_p2 == 1'd0))) begin
        p_Val2_4_26_reg_7356 <= {{p_Val2_3_26_fu_5752_p2[35:4]}};
        p_Val2_8_26_reg_7366 <= {{p_Val2_7_26_fu_5760_p2[35:4]}};
        r_V_1_26_reg_7376 <= r_V_1_26_fu_5768_p2;
        tmp_90_reg_7361 <= p_Val2_3_26_fu_5752_p2[32'd3];
        tmp_91_reg_7371 <= p_Val2_7_26_fu_5760_p2[32'd3];
        tmp_92_reg_7381 <= r_V_1_26_fu_5768_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (exitcond_27_fu_4803_p2 == 1'd0))) begin
        p_Val2_4_27_reg_7410 <= {{p_Val2_3_27_fu_5775_p2[35:4]}};
        p_Val2_8_27_reg_7420 <= {{p_Val2_7_27_fu_5783_p2[35:4]}};
        r_V_1_27_reg_7430 <= r_V_1_27_fu_5791_p2;
        tmp_93_reg_7415 <= p_Val2_3_27_fu_5775_p2[32'd3];
        tmp_94_reg_7425 <= p_Val2_7_27_fu_5783_p2[32'd3];
        tmp_95_reg_7435 <= r_V_1_27_fu_5791_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) & (exitcond_28_fu_4964_p2 == 1'd0))) begin
        p_Val2_4_28_reg_7464 <= {{p_Val2_3_28_fu_5798_p2[35:4]}};
        p_Val2_8_28_reg_7474 <= {{p_Val2_7_28_fu_5806_p2[35:4]}};
        r_V_1_28_reg_7484 <= r_V_1_28_fu_5814_p2;
        tmp_31_1_reg_7494 <= tmp_31_1_fu_5035_p2;
        tmp_96_reg_7469 <= p_Val2_3_28_fu_5798_p2[32'd3];
        tmp_97_reg_7479 <= p_Val2_7_28_fu_5806_p2[32'd3];
        tmp_98_reg_7489 <= r_V_1_28_fu_5814_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_2_fu_617_p2 == 1'd0))) begin
        p_Val2_4_2_reg_6006 <= {{p_Val2_3_2_fu_5177_p2[35:4]}};
        p_Val2_8_2_reg_6016 <= {{p_Val2_7_2_fu_5185_p2[35:4]}};
        r_V_1_2_reg_6026 <= r_V_1_2_fu_5193_p2;
        tmp_15_reg_6011 <= p_Val2_3_2_fu_5177_p2[32'd3];
        tmp_16_reg_6021 <= p_Val2_7_2_fu_5185_p2[32'd3];
        tmp_17_reg_6031 <= r_V_1_2_fu_5193_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (exitcond_3_fu_778_p2 == 1'd0))) begin
        p_Val2_4_3_reg_6060 <= {{p_Val2_3_3_fu_5200_p2[35:4]}};
        p_Val2_8_3_reg_6070 <= {{p_Val2_7_3_fu_5208_p2[35:4]}};
        r_V_1_3_reg_6080 <= r_V_1_3_fu_5216_p2;
        tmp_18_reg_6065 <= p_Val2_3_3_fu_5200_p2[32'd3];
        tmp_19_reg_6075 <= p_Val2_7_3_fu_5208_p2[32'd3];
        tmp_20_reg_6085 <= r_V_1_3_fu_5216_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (exitcond_4_fu_939_p2 == 1'd0))) begin
        p_Val2_4_4_reg_6114 <= {{p_Val2_3_4_fu_5223_p2[35:4]}};
        p_Val2_8_4_reg_6124 <= {{p_Val2_7_4_fu_5231_p2[35:4]}};
        r_V_1_4_reg_6134 <= r_V_1_4_fu_5239_p2;
        tmp_21_reg_6119 <= p_Val2_3_4_fu_5223_p2[32'd3];
        tmp_22_reg_6129 <= p_Val2_7_4_fu_5231_p2[32'd3];
        tmp_23_reg_6139 <= r_V_1_4_fu_5239_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond_5_fu_1100_p2 == 1'd0))) begin
        p_Val2_4_5_reg_6168 <= {{p_Val2_3_5_fu_5246_p2[35:4]}};
        p_Val2_8_5_reg_6178 <= {{p_Val2_7_5_fu_5254_p2[35:4]}};
        r_V_1_5_reg_6188 <= r_V_1_5_fu_5262_p2;
        tmp_24_reg_6173 <= p_Val2_3_5_fu_5246_p2[32'd3];
        tmp_25_reg_6183 <= p_Val2_7_5_fu_5254_p2[32'd3];
        tmp_26_reg_6193 <= r_V_1_5_fu_5262_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond_6_fu_1261_p2 == 1'd0))) begin
        p_Val2_4_6_reg_6222 <= {{p_Val2_3_6_fu_5269_p2[35:4]}};
        p_Val2_8_6_reg_6232 <= {{p_Val2_7_6_fu_5277_p2[35:4]}};
        r_V_1_6_reg_6242 <= r_V_1_6_fu_5285_p2;
        tmp_27_reg_6227 <= p_Val2_3_6_fu_5269_p2[32'd3];
        tmp_28_reg_6237 <= p_Val2_7_6_fu_5277_p2[32'd3];
        tmp_29_reg_6247 <= r_V_1_6_fu_5285_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (exitcond_7_fu_1422_p2 == 1'd0))) begin
        p_Val2_4_7_reg_6276 <= {{p_Val2_3_7_fu_5292_p2[35:4]}};
        p_Val2_8_7_reg_6286 <= {{p_Val2_7_7_fu_5300_p2[35:4]}};
        r_V_1_7_reg_6296 <= r_V_1_7_fu_5308_p2;
        tmp_30_reg_6281 <= p_Val2_3_7_fu_5292_p2[32'd3];
        tmp_31_reg_6291 <= p_Val2_7_7_fu_5300_p2[32'd3];
        tmp_32_reg_6301 <= r_V_1_7_fu_5308_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (exitcond_8_fu_1583_p2 == 1'd0))) begin
        p_Val2_4_8_reg_6330 <= {{p_Val2_3_8_fu_5315_p2[35:4]}};
        p_Val2_8_8_reg_6340 <= {{p_Val2_7_8_fu_5323_p2[35:4]}};
        r_V_1_8_reg_6350 <= r_V_1_8_fu_5331_p2;
        tmp_33_reg_6335 <= p_Val2_3_8_fu_5315_p2[32'd3];
        tmp_34_reg_6345 <= p_Val2_7_8_fu_5323_p2[32'd3];
        tmp_35_reg_6355 <= r_V_1_8_fu_5331_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (exitcond_9_fu_1744_p2 == 1'd0))) begin
        p_Val2_4_9_reg_6384 <= {{p_Val2_3_9_fu_5338_p2[35:4]}};
        p_Val2_8_9_reg_6394 <= {{p_Val2_7_9_fu_5346_p2[35:4]}};
        r_V_1_9_reg_6404 <= r_V_1_9_fu_5354_p2;
        tmp_36_reg_6389 <= p_Val2_3_9_fu_5338_p2[32'd3];
        tmp_37_reg_6399 <= p_Val2_7_9_fu_5346_p2[32'd3];
        tmp_38_reg_6409 <= r_V_1_9_fu_5354_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_286_p2 == 1'd0))) begin
        p_Val2_4_reg_5898 <= {{p_Val2_3_fu_5131_p2[35:4]}};
        p_Val2_8_reg_5908 <= {{p_Val2_7_fu_5139_p2[35:4]}};
        r_V_1_reg_5918 <= r_V_1_fu_5147_p2;
        tmp_11_reg_5923 <= r_V_1_fu_5147_p2[32'd2];
        tmp_9_reg_5913 <= p_Val2_7_fu_5139_p2[32'd3];
        tmp_reg_5903 <= p_Val2_3_fu_5131_p2[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (exitcond_s_fu_1905_p2 == 1'd0))) begin
        p_Val2_4_s_reg_6438 <= {{p_Val2_3_s_fu_5361_p2[35:4]}};
        p_Val2_8_s_reg_6448 <= {{p_Val2_7_s_fu_5369_p2[35:4]}};
        r_V_1_s_reg_6458 <= r_V_1_s_fu_5377_p2;
        tmp_39_reg_6443 <= p_Val2_3_s_fu_5361_p2[32'd3];
        tmp_40_reg_6453 <= p_Val2_7_s_fu_5369_p2[32'd3];
        tmp_41_reg_6463 <= r_V_1_s_fu_5377_p2[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_20_10_reg_6537 <= tmp_20_10_fu_2222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_20_11_reg_6591 <= tmp_20_11_fu_2383_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_20_12_reg_6645 <= tmp_20_12_fu_2544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_20_13_reg_6699 <= tmp_20_13_fu_2705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_20_14_reg_6753 <= tmp_20_14_fu_2866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_20_15_reg_6807 <= tmp_20_15_fu_3027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_20_16_reg_6861 <= tmp_20_16_fu_3188_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_20_17_reg_6915 <= tmp_20_17_fu_3349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_20_18_reg_6969 <= tmp_20_18_fu_3510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        tmp_20_19_reg_7023 <= tmp_20_19_fu_3671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_20_1_reg_5997 <= tmp_20_1_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tmp_20_20_reg_7077 <= tmp_20_20_fu_3832_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        tmp_20_21_reg_7131 <= tmp_20_21_fu_3993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        tmp_20_22_reg_7185 <= tmp_20_22_fu_4154_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        tmp_20_23_reg_7239 <= tmp_20_23_fu_4315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        tmp_20_24_reg_7293 <= tmp_20_24_fu_4476_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp_20_25_reg_7347 <= tmp_20_25_fu_4637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        tmp_20_26_reg_7401 <= tmp_20_26_fu_4798_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_20_27_reg_7455 <= tmp_20_27_fu_4959_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_20_2_reg_6051 <= tmp_20_2_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_20_3_reg_6105 <= tmp_20_3_fu_934_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_20_4_reg_6159 <= tmp_20_4_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_20_5_reg_6213 <= tmp_20_5_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_20_6_reg_6267 <= tmp_20_6_fu_1417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_20_7_reg_6321 <= tmp_20_7_fu_1578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_20_8_reg_6375 <= tmp_20_8_fu_1739_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_20_9_reg_6429 <= tmp_20_9_fu_1900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_20_s_reg_6483 <= tmp_20_s_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_3_cast_cast_reg_5861[38 : 16] <= tmp_3_cast_cast_fu_282_p1[38 : 16];
        z0_re_V_cast_reg_5821[31 : 12] <= z0_re_V_cast_fu_258_p1[31 : 12];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_5943 <= tmp_6_fu_444_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        count_out_V_ap_vld = 1'b1;
    end else begin
        count_out_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_286_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond_1_fu_456_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond_2_fu_617_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((exitcond_3_fu_778_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((exitcond_4_fu_939_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((exitcond_5_fu_1100_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((exitcond_6_fu_1261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((exitcond_7_fu_1422_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((exitcond_8_fu_1583_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((exitcond_9_fu_1744_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((exitcond_s_fu_1905_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((exitcond_10_fu_2066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((exitcond_11_fu_2227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((exitcond_12_fu_2388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((exitcond_13_fu_2549_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((exitcond_14_fu_2710_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((exitcond_15_fu_2871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((exitcond_16_fu_3032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((exitcond_17_fu_3193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((exitcond_18_fu_3354_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((exitcond_19_fu_3515_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((exitcond_20_fu_3676_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((exitcond_21_fu_3837_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((exitcond_22_fu_3998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((exitcond_23_fu_4159_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((exitcond_24_fu_4320_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((exitcond_25_fu_4481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((exitcond_26_fu_4642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (exitcond_27_fu_4803_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((1'b1 == ap_CS_fsm_state60) & (exitcond_28_fu_4964_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_10_fu_1920_p1 = $signed(tmp_7_s_fu_1911_p4);

assign OP1_V_11_fu_2081_p1 = $signed(tmp_7_10_fu_2072_p4);

assign OP1_V_12_fu_2242_p1 = $signed(tmp_7_11_fu_2233_p4);

assign OP1_V_13_fu_2403_p1 = $signed(tmp_7_12_fu_2394_p4);

assign OP1_V_14_fu_2564_p1 = $signed(tmp_7_13_fu_2555_p4);

assign OP1_V_15_fu_2725_p1 = $signed(tmp_7_14_fu_2716_p4);

assign OP1_V_16_fu_2886_p1 = $signed(tmp_7_15_fu_2877_p4);

assign OP1_V_17_fu_3047_p1 = $signed(tmp_7_16_fu_3038_p4);

assign OP1_V_18_fu_3208_p1 = $signed(tmp_7_17_fu_3199_p4);

assign OP1_V_19_fu_3369_p1 = $signed(tmp_7_18_fu_3360_p4);

assign OP1_V_1_10_fu_2110_p1 = $signed(tmp_12_10_fu_2101_p4);

assign OP1_V_1_11_fu_2271_p1 = $signed(tmp_12_11_fu_2262_p4);

assign OP1_V_1_12_fu_2432_p1 = $signed(tmp_12_12_fu_2423_p4);

assign OP1_V_1_13_fu_2593_p1 = $signed(tmp_12_13_fu_2584_p4);

assign OP1_V_1_14_fu_2754_p1 = $signed(tmp_12_14_fu_2745_p4);

assign OP1_V_1_15_fu_2915_p1 = $signed(tmp_12_15_fu_2906_p4);

assign OP1_V_1_16_fu_3076_p1 = $signed(tmp_12_16_fu_3067_p4);

assign OP1_V_1_17_fu_3237_p1 = $signed(tmp_12_17_fu_3228_p4);

assign OP1_V_1_18_fu_3398_p1 = $signed(tmp_12_18_fu_3389_p4);

assign OP1_V_1_19_fu_3559_p1 = $signed(tmp_12_19_fu_3550_p4);

assign OP1_V_1_1_fu_500_p1 = $signed(tmp_12_1_fu_491_p4);

assign OP1_V_1_20_fu_3720_p1 = $signed(tmp_12_20_fu_3711_p4);

assign OP1_V_1_21_fu_3881_p1 = $signed(tmp_12_21_fu_3872_p4);

assign OP1_V_1_22_fu_4042_p1 = $signed(tmp_12_22_fu_4033_p4);

assign OP1_V_1_23_fu_4203_p1 = $signed(tmp_12_23_fu_4194_p4);

assign OP1_V_1_24_fu_4364_p1 = $signed(tmp_12_24_fu_4355_p4);

assign OP1_V_1_25_fu_4525_p1 = $signed(tmp_12_25_fu_4516_p4);

assign OP1_V_1_26_fu_4686_p1 = $signed(tmp_12_26_fu_4677_p4);

assign OP1_V_1_27_fu_4847_p1 = $signed(tmp_12_27_fu_4838_p4);

assign OP1_V_1_28_fu_5008_p1 = $signed(tmp_12_28_fu_4999_p4);

assign OP1_V_1_2_fu_661_p1 = $signed(tmp_12_2_fu_652_p4);

assign OP1_V_1_3_fu_822_p1 = $signed(tmp_12_3_fu_813_p4);

assign OP1_V_1_4_fu_983_p1 = $signed(tmp_12_4_fu_974_p4);

assign OP1_V_1_5_fu_1144_p1 = $signed(tmp_12_5_fu_1135_p4);

assign OP1_V_1_6_fu_1305_p1 = $signed(tmp_12_6_fu_1296_p4);

assign OP1_V_1_7_fu_1466_p1 = $signed(tmp_12_7_fu_1457_p4);

assign OP1_V_1_8_fu_1627_p1 = $signed(tmp_12_8_fu_1618_p4);

assign OP1_V_1_9_fu_1788_p1 = $signed(tmp_12_9_fu_1779_p4);

assign OP1_V_1_fu_332_p1 = $signed(tmp_5_fu_322_p4);

assign OP1_V_1_s_fu_1949_p1 = $signed(tmp_12_s_fu_1940_p4);

assign OP1_V_20_fu_3530_p1 = $signed(tmp_7_19_fu_3521_p4);

assign OP1_V_21_fu_3691_p1 = $signed(tmp_7_20_fu_3682_p4);

assign OP1_V_22_fu_3852_p1 = $signed(tmp_7_21_fu_3843_p4);

assign OP1_V_23_fu_4013_p1 = $signed(tmp_7_22_fu_4004_p4);

assign OP1_V_24_fu_4174_p1 = $signed(tmp_7_23_fu_4165_p4);

assign OP1_V_25_fu_4335_p1 = $signed(tmp_7_24_fu_4326_p4);

assign OP1_V_26_fu_4496_p1 = $signed(tmp_7_25_fu_4487_p4);

assign OP1_V_27_fu_4657_p1 = $signed(tmp_7_26_fu_4648_p4);

assign OP1_V_28_fu_4818_p1 = $signed(tmp_7_27_fu_4809_p4);

assign OP1_V_29_fu_4979_p1 = $signed(tmp_7_28_fu_4970_p4);

assign OP1_V_2_fu_632_p1 = $signed(tmp_7_2_fu_623_p4);

assign OP1_V_3_fu_793_p1 = $signed(tmp_7_3_fu_784_p4);

assign OP1_V_4_fu_954_p1 = $signed(tmp_7_4_fu_945_p4);

assign OP1_V_5_fu_1115_p1 = $signed(tmp_7_5_fu_1106_p4);

assign OP1_V_6_fu_1276_p1 = $signed(tmp_7_6_fu_1267_p4);

assign OP1_V_7_fu_1437_p1 = $signed(tmp_7_7_fu_1428_p4);

assign OP1_V_8_fu_1598_p1 = $signed(tmp_7_8_fu_1589_p4);

assign OP1_V_9_fu_1759_p1 = $signed(tmp_7_9_fu_1750_p4);

assign OP1_V_fu_302_p1 = $signed(tmp_7_fu_292_p4);

assign OP1_V_s_fu_471_p1 = $signed(tmp_7_1_fu_462_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign count_out_V = tmp_4_lcssa_reg_183;

assign exitcond_10_fu_2066_p2 = ((t_V_reg_171 == 8'd228) ? 1'b1 : 1'b0);

assign exitcond_11_fu_2227_p2 = ((t_V_reg_171 == 8'd227) ? 1'b1 : 1'b0);

assign exitcond_12_fu_2388_p2 = ((t_V_reg_171 == 8'd226) ? 1'b1 : 1'b0);

assign exitcond_13_fu_2549_p2 = ((t_V_reg_171 == 8'd225) ? 1'b1 : 1'b0);

assign exitcond_14_fu_2710_p2 = ((t_V_reg_171 == 8'd224) ? 1'b1 : 1'b0);

assign exitcond_15_fu_2871_p2 = ((t_V_reg_171 == 8'd223) ? 1'b1 : 1'b0);

assign exitcond_16_fu_3032_p2 = ((t_V_reg_171 == 8'd222) ? 1'b1 : 1'b0);

assign exitcond_17_fu_3193_p2 = ((t_V_reg_171 == 8'd221) ? 1'b1 : 1'b0);

assign exitcond_18_fu_3354_p2 = ((t_V_reg_171 == 8'd220) ? 1'b1 : 1'b0);

assign exitcond_19_fu_3515_p2 = ((t_V_reg_171 == 8'd219) ? 1'b1 : 1'b0);

assign exitcond_1_fu_456_p2 = ((tmp_31_s_fu_450_p2 == 8'd239) ? 1'b1 : 1'b0);

assign exitcond_20_fu_3676_p2 = ((t_V_reg_171 == 8'd218) ? 1'b1 : 1'b0);

assign exitcond_21_fu_3837_p2 = ((t_V_reg_171 == 8'd217) ? 1'b1 : 1'b0);

assign exitcond_22_fu_3998_p2 = ((t_V_reg_171 == 8'd216) ? 1'b1 : 1'b0);

assign exitcond_23_fu_4159_p2 = ((t_V_reg_171 == 8'd215) ? 1'b1 : 1'b0);

assign exitcond_24_fu_4320_p2 = ((t_V_reg_171 == 8'd214) ? 1'b1 : 1'b0);

assign exitcond_25_fu_4481_p2 = ((t_V_reg_171 == 8'd213) ? 1'b1 : 1'b0);

assign exitcond_26_fu_4642_p2 = ((t_V_reg_171 == 8'd212) ? 1'b1 : 1'b0);

assign exitcond_27_fu_4803_p2 = ((t_V_reg_171 == 8'd211) ? 1'b1 : 1'b0);

assign exitcond_28_fu_4964_p2 = ((t_V_reg_171 == 8'd210) ? 1'b1 : 1'b0);

assign exitcond_2_fu_617_p2 = ((t_V_reg_171 == 8'd237) ? 1'b1 : 1'b0);

assign exitcond_3_fu_778_p2 = ((t_V_reg_171 == 8'd236) ? 1'b1 : 1'b0);

assign exitcond_4_fu_939_p2 = ((t_V_reg_171 == 8'd235) ? 1'b1 : 1'b0);

assign exitcond_5_fu_1100_p2 = ((t_V_reg_171 == 8'd234) ? 1'b1 : 1'b0);

assign exitcond_6_fu_1261_p2 = ((t_V_reg_171 == 8'd233) ? 1'b1 : 1'b0);

assign exitcond_7_fu_1422_p2 = ((t_V_reg_171 == 8'd232) ? 1'b1 : 1'b0);

assign exitcond_8_fu_1583_p2 = ((t_V_reg_171 == 8'd231) ? 1'b1 : 1'b0);

assign exitcond_9_fu_1744_p2 = ((t_V_reg_171 == 8'd230) ? 1'b1 : 1'b0);

assign exitcond_fu_286_p2 = ((t_V_reg_171 == 8'd239) ? 1'b1 : 1'b0);

assign exitcond_s_fu_1905_p2 = ((t_V_reg_171 == 8'd229) ? 1'b1 : 1'b0);

assign p_Val2_10_fu_430_p2 = (p_Val2_5_fu_362_p2 - p_Val2_9_fu_370_p2);

assign p_Val2_11_10_fu_2173_p3 = {{r_V_1_10_reg_6512}, {1'd0}};

assign p_Val2_11_11_fu_2334_p3 = {{r_V_1_11_reg_6566}, {1'd0}};

assign p_Val2_11_12_fu_2495_p3 = {{r_V_1_12_reg_6620}, {1'd0}};

assign p_Val2_11_13_fu_2656_p3 = {{r_V_1_13_reg_6674}, {1'd0}};

assign p_Val2_11_14_fu_2817_p3 = {{r_V_1_14_reg_6728}, {1'd0}};

assign p_Val2_11_15_fu_2978_p3 = {{r_V_1_15_reg_6782}, {1'd0}};

assign p_Val2_11_16_fu_3139_p3 = {{r_V_1_16_reg_6836}, {1'd0}};

assign p_Val2_11_17_fu_3300_p3 = {{r_V_1_17_reg_6890}, {1'd0}};

assign p_Val2_11_18_fu_3461_p3 = {{r_V_1_18_reg_6944}, {1'd0}};

assign p_Val2_11_19_fu_3622_p3 = {{r_V_1_19_reg_6998}, {1'd0}};

assign p_Val2_11_1_fu_563_p3 = {{r_V_1_1_reg_5972}, {1'd0}};

assign p_Val2_11_20_fu_3783_p3 = {{r_V_1_20_reg_7052}, {1'd0}};

assign p_Val2_11_21_fu_3944_p3 = {{r_V_1_21_reg_7106}, {1'd0}};

assign p_Val2_11_22_fu_4105_p3 = {{r_V_1_22_reg_7160}, {1'd0}};

assign p_Val2_11_23_fu_4266_p3 = {{r_V_1_23_reg_7214}, {1'd0}};

assign p_Val2_11_24_fu_4427_p3 = {{r_V_1_24_reg_7268}, {1'd0}};

assign p_Val2_11_25_fu_4588_p3 = {{r_V_1_25_reg_7322}, {1'd0}};

assign p_Val2_11_26_fu_4749_p3 = {{r_V_1_26_reg_7376}, {1'd0}};

assign p_Val2_11_27_fu_4910_p3 = {{r_V_1_27_reg_7430}, {1'd0}};

assign p_Val2_11_28_fu_5077_p3 = {{r_V_1_28_reg_7484}, {1'd0}};

assign p_Val2_11_2_fu_724_p3 = {{r_V_1_2_reg_6026}, {1'd0}};

assign p_Val2_11_3_fu_885_p3 = {{r_V_1_3_reg_6080}, {1'd0}};

assign p_Val2_11_4_fu_1046_p3 = {{r_V_1_4_reg_6134}, {1'd0}};

assign p_Val2_11_5_fu_1207_p3 = {{r_V_1_5_reg_6188}, {1'd0}};

assign p_Val2_11_6_fu_1368_p3 = {{r_V_1_6_reg_6242}, {1'd0}};

assign p_Val2_11_7_fu_1529_p3 = {{r_V_1_7_reg_6296}, {1'd0}};

assign p_Val2_11_8_fu_1690_p3 = {{r_V_1_8_reg_6350}, {1'd0}};

assign p_Val2_11_9_fu_1851_p3 = {{r_V_1_9_reg_6404}, {1'd0}};

assign p_Val2_11_fu_436_p2 = ($signed(p_Val2_10_fu_430_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_11_s_fu_2012_p3 = {{r_V_1_s_reg_6458}, {1'd0}};

assign p_Val2_12_10_fu_2184_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_10_cast_fu_2180_p1));

assign p_Val2_12_11_fu_2345_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_11_cast_fu_2341_p1));

assign p_Val2_12_12_fu_2506_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_12_cast_fu_2502_p1));

assign p_Val2_12_13_fu_2667_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_13_cast_fu_2663_p1));

assign p_Val2_12_14_fu_2828_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_14_cast_fu_2824_p1));

assign p_Val2_12_15_fu_2989_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_15_cast_fu_2985_p1));

assign p_Val2_12_16_fu_3150_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_16_cast_fu_3146_p1));

assign p_Val2_12_17_fu_3311_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_17_cast_fu_3307_p1));

assign p_Val2_12_18_fu_3472_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_18_cast_fu_3468_p1));

assign p_Val2_12_19_fu_3633_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_19_cast_fu_3629_p1));

assign p_Val2_12_1_fu_574_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_1_cast_fu_570_p1));

assign p_Val2_12_20_fu_3794_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_20_cast_fu_3790_p1));

assign p_Val2_12_21_fu_3955_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_21_cast_fu_3951_p1));

assign p_Val2_12_22_fu_4116_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_22_cast_fu_4112_p1));

assign p_Val2_12_23_fu_4277_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_23_cast_fu_4273_p1));

assign p_Val2_12_24_fu_4438_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_24_cast_fu_4434_p1));

assign p_Val2_12_25_fu_4599_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_25_cast_fu_4595_p1));

assign p_Val2_12_26_fu_4760_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_26_cast_fu_4756_p1));

assign p_Val2_12_27_fu_4921_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_27_cast_fu_4917_p1));

assign p_Val2_12_28_fu_5088_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_28_cast_fu_5084_p1));

assign p_Val2_12_2_fu_735_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_2_cast_fu_731_p1));

assign p_Val2_12_3_fu_896_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_3_cast_fu_892_p1));

assign p_Val2_12_4_fu_1057_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_4_cast_fu_1053_p1));

assign p_Val2_12_5_fu_1218_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_5_cast_fu_1214_p1));

assign p_Val2_12_6_fu_1379_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_6_cast_fu_1375_p1));

assign p_Val2_12_7_fu_1540_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_7_cast_fu_1536_p1));

assign p_Val2_12_8_fu_1701_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_8_cast_fu_1697_p1));

assign p_Val2_12_9_fu_1862_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_9_cast_fu_1858_p1));

assign p_Val2_12_s_fu_2023_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_233_cast_fu_2019_p1));

assign p_Val2_13_10_fu_2189_p4 = {{p_Val2_12_10_fu_2184_p2[35:4]}};

assign p_Val2_13_11_fu_2350_p4 = {{p_Val2_12_11_fu_2345_p2[35:4]}};

assign p_Val2_13_12_fu_2511_p4 = {{p_Val2_12_12_fu_2506_p2[35:4]}};

assign p_Val2_13_13_fu_2672_p4 = {{p_Val2_12_13_fu_2667_p2[35:4]}};

assign p_Val2_13_14_fu_2833_p4 = {{p_Val2_12_14_fu_2828_p2[35:4]}};

assign p_Val2_13_15_fu_2994_p4 = {{p_Val2_12_15_fu_2989_p2[35:4]}};

assign p_Val2_13_16_fu_3155_p4 = {{p_Val2_12_16_fu_3150_p2[35:4]}};

assign p_Val2_13_17_fu_3316_p4 = {{p_Val2_12_17_fu_3311_p2[35:4]}};

assign p_Val2_13_18_fu_3477_p4 = {{p_Val2_12_18_fu_3472_p2[35:4]}};

assign p_Val2_13_19_fu_3638_p4 = {{p_Val2_12_19_fu_3633_p2[35:4]}};

assign p_Val2_13_1_fu_579_p4 = {{p_Val2_12_1_fu_574_p2[35:4]}};

assign p_Val2_13_20_fu_3799_p4 = {{p_Val2_12_20_fu_3794_p2[35:4]}};

assign p_Val2_13_21_fu_3960_p4 = {{p_Val2_12_21_fu_3955_p2[35:4]}};

assign p_Val2_13_22_fu_4121_p4 = {{p_Val2_12_22_fu_4116_p2[35:4]}};

assign p_Val2_13_23_fu_4282_p4 = {{p_Val2_12_23_fu_4277_p2[35:4]}};

assign p_Val2_13_24_fu_4443_p4 = {{p_Val2_12_24_fu_4438_p2[35:4]}};

assign p_Val2_13_25_fu_4604_p4 = {{p_Val2_12_25_fu_4599_p2[35:4]}};

assign p_Val2_13_26_fu_4765_p4 = {{p_Val2_12_26_fu_4760_p2[35:4]}};

assign p_Val2_13_27_fu_4926_p4 = {{p_Val2_12_27_fu_4921_p2[35:4]}};

assign p_Val2_13_28_fu_5093_p4 = {{p_Val2_12_28_fu_5088_p2[35:4]}};

assign p_Val2_13_2_fu_740_p4 = {{p_Val2_12_2_fu_735_p2[35:4]}};

assign p_Val2_13_3_fu_901_p4 = {{p_Val2_12_3_fu_896_p2[35:4]}};

assign p_Val2_13_4_fu_1062_p4 = {{p_Val2_12_4_fu_1057_p2[35:4]}};

assign p_Val2_13_5_fu_1223_p4 = {{p_Val2_12_5_fu_1218_p2[35:4]}};

assign p_Val2_13_6_fu_1384_p4 = {{p_Val2_12_6_fu_1379_p2[35:4]}};

assign p_Val2_13_7_fu_1545_p4 = {{p_Val2_12_7_fu_1540_p2[35:4]}};

assign p_Val2_13_8_fu_1706_p4 = {{p_Val2_12_8_fu_1701_p2[35:4]}};

assign p_Val2_13_9_fu_1867_p4 = {{p_Val2_12_9_fu_1862_p2[35:4]}};

assign p_Val2_13_s_fu_2028_p4 = {{p_Val2_12_s_fu_2023_p2[35:4]}};

assign p_Val2_14_10_fu_2202_p2 = (p_Val2_13_10_fu_2189_p4 + tmp_25_10_fu_2199_p1);

assign p_Val2_14_11_fu_2363_p2 = (p_Val2_13_11_fu_2350_p4 + tmp_25_11_fu_2360_p1);

assign p_Val2_14_12_fu_2524_p2 = (p_Val2_13_12_fu_2511_p4 + tmp_25_12_fu_2521_p1);

assign p_Val2_14_13_fu_2685_p2 = (p_Val2_13_13_fu_2672_p4 + tmp_25_13_fu_2682_p1);

assign p_Val2_14_14_fu_2846_p2 = (p_Val2_13_14_fu_2833_p4 + tmp_25_14_fu_2843_p1);

assign p_Val2_14_15_fu_3007_p2 = (p_Val2_13_15_fu_2994_p4 + tmp_25_15_fu_3004_p1);

assign p_Val2_14_16_fu_3168_p2 = (p_Val2_13_16_fu_3155_p4 + tmp_25_16_fu_3165_p1);

assign p_Val2_14_17_fu_3329_p2 = (p_Val2_13_17_fu_3316_p4 + tmp_25_17_fu_3326_p1);

assign p_Val2_14_18_fu_3490_p2 = (p_Val2_13_18_fu_3477_p4 + tmp_25_18_fu_3487_p1);

assign p_Val2_14_19_fu_3651_p2 = (p_Val2_13_19_fu_3638_p4 + tmp_25_19_fu_3648_p1);

assign p_Val2_14_1_fu_592_p2 = (p_Val2_13_1_fu_579_p4 + tmp_25_1_fu_589_p1);

assign p_Val2_14_20_fu_3812_p2 = (p_Val2_13_20_fu_3799_p4 + tmp_25_20_fu_3809_p1);

assign p_Val2_14_21_fu_3973_p2 = (p_Val2_13_21_fu_3960_p4 + tmp_25_21_fu_3970_p1);

assign p_Val2_14_22_fu_4134_p2 = (p_Val2_13_22_fu_4121_p4 + tmp_25_22_fu_4131_p1);

assign p_Val2_14_23_fu_4295_p2 = (p_Val2_13_23_fu_4282_p4 + tmp_25_23_fu_4292_p1);

assign p_Val2_14_24_fu_4456_p2 = (p_Val2_13_24_fu_4443_p4 + tmp_25_24_fu_4453_p1);

assign p_Val2_14_25_fu_4617_p2 = (p_Val2_13_25_fu_4604_p4 + tmp_25_25_fu_4614_p1);

assign p_Val2_14_26_fu_4778_p2 = (p_Val2_13_26_fu_4765_p4 + tmp_25_26_fu_4775_p1);

assign p_Val2_14_27_fu_4939_p2 = (p_Val2_13_27_fu_4926_p4 + tmp_25_27_fu_4936_p1);

assign p_Val2_14_28_fu_5106_p2 = (p_Val2_13_28_fu_5093_p4 + tmp_25_28_fu_5103_p1);

assign p_Val2_14_2_fu_753_p2 = (p_Val2_13_2_fu_740_p4 + tmp_25_2_fu_750_p1);

assign p_Val2_14_3_fu_914_p2 = (p_Val2_13_3_fu_901_p4 + tmp_25_3_fu_911_p1);

assign p_Val2_14_4_fu_1075_p2 = (p_Val2_13_4_fu_1062_p4 + tmp_25_4_fu_1072_p1);

assign p_Val2_14_5_fu_1236_p2 = (p_Val2_13_5_fu_1223_p4 + tmp_25_5_fu_1233_p1);

assign p_Val2_14_6_fu_1397_p2 = (p_Val2_13_6_fu_1384_p4 + tmp_25_6_fu_1394_p1);

assign p_Val2_14_7_fu_1558_p2 = (p_Val2_13_7_fu_1545_p4 + tmp_25_7_fu_1555_p1);

assign p_Val2_14_8_fu_1719_p2 = (p_Val2_13_8_fu_1706_p4 + tmp_25_8_fu_1716_p1);

assign p_Val2_14_9_fu_1880_p2 = (p_Val2_13_9_fu_1867_p4 + tmp_25_9_fu_1877_p1);

assign p_Val2_14_s_fu_2041_p2 = (p_Val2_13_s_fu_2028_p4 + tmp_25_s_fu_2038_p1);

assign p_Val2_15_10_fu_2208_p2 = (p_Val2_5_10_fu_2140_p2 - p_Val2_9_10_fu_2148_p2);

assign p_Val2_15_11_fu_2369_p2 = (p_Val2_5_11_fu_2301_p2 - p_Val2_9_11_fu_2309_p2);

assign p_Val2_15_12_fu_2530_p2 = (p_Val2_5_12_fu_2462_p2 - p_Val2_9_12_fu_2470_p2);

assign p_Val2_15_13_fu_2691_p2 = (p_Val2_5_13_fu_2623_p2 - p_Val2_9_13_fu_2631_p2);

assign p_Val2_15_14_fu_2852_p2 = (p_Val2_5_14_fu_2784_p2 - p_Val2_9_14_fu_2792_p2);

assign p_Val2_15_15_fu_3013_p2 = (p_Val2_5_15_fu_2945_p2 - p_Val2_9_15_fu_2953_p2);

assign p_Val2_15_16_fu_3174_p2 = (p_Val2_5_16_fu_3106_p2 - p_Val2_9_16_fu_3114_p2);

assign p_Val2_15_17_fu_3335_p2 = (p_Val2_5_17_fu_3267_p2 - p_Val2_9_17_fu_3275_p2);

assign p_Val2_15_18_fu_3496_p2 = (p_Val2_5_18_fu_3428_p2 - p_Val2_9_18_fu_3436_p2);

assign p_Val2_15_19_fu_3657_p2 = (p_Val2_5_19_fu_3589_p2 - p_Val2_9_19_fu_3597_p2);

assign p_Val2_15_1_fu_598_p2 = (p_Val2_5_1_fu_530_p2 - p_Val2_9_1_fu_538_p2);

assign p_Val2_15_20_fu_3818_p2 = (p_Val2_5_20_fu_3750_p2 - p_Val2_9_20_fu_3758_p2);

assign p_Val2_15_21_fu_3979_p2 = (p_Val2_5_21_fu_3911_p2 - p_Val2_9_21_fu_3919_p2);

assign p_Val2_15_22_fu_4140_p2 = (p_Val2_5_22_fu_4072_p2 - p_Val2_9_22_fu_4080_p2);

assign p_Val2_15_23_fu_4301_p2 = (p_Val2_5_23_fu_4233_p2 - p_Val2_9_23_fu_4241_p2);

assign p_Val2_15_24_fu_4462_p2 = (p_Val2_5_24_fu_4394_p2 - p_Val2_9_24_fu_4402_p2);

assign p_Val2_15_25_fu_4623_p2 = (p_Val2_5_25_fu_4555_p2 - p_Val2_9_25_fu_4563_p2);

assign p_Val2_15_26_fu_4784_p2 = (p_Val2_5_26_fu_4716_p2 - p_Val2_9_26_fu_4724_p2);

assign p_Val2_15_27_fu_4945_p2 = (p_Val2_5_27_fu_4877_p2 - p_Val2_9_27_fu_4885_p2);

assign p_Val2_15_28_fu_5112_p2 = (p_Val2_5_28_fu_5044_p2 - p_Val2_9_28_fu_5052_p2);

assign p_Val2_15_2_fu_759_p2 = (p_Val2_5_2_fu_691_p2 - p_Val2_9_2_fu_699_p2);

assign p_Val2_15_3_fu_920_p2 = (p_Val2_5_3_fu_852_p2 - p_Val2_9_3_fu_860_p2);

assign p_Val2_15_4_fu_1081_p2 = (p_Val2_5_4_fu_1013_p2 - p_Val2_9_4_fu_1021_p2);

assign p_Val2_15_5_fu_1242_p2 = (p_Val2_5_5_fu_1174_p2 - p_Val2_9_5_fu_1182_p2);

assign p_Val2_15_6_fu_1403_p2 = (p_Val2_5_6_fu_1335_p2 - p_Val2_9_6_fu_1343_p2);

assign p_Val2_15_7_fu_1564_p2 = (p_Val2_5_7_fu_1496_p2 - p_Val2_9_7_fu_1504_p2);

assign p_Val2_15_8_fu_1725_p2 = (p_Val2_5_8_fu_1657_p2 - p_Val2_9_8_fu_1665_p2);

assign p_Val2_15_9_fu_1886_p2 = (p_Val2_5_9_fu_1818_p2 - p_Val2_9_9_fu_1826_p2);

assign p_Val2_15_s_fu_2047_p2 = (p_Val2_5_s_fu_1979_p2 - p_Val2_9_s_fu_1987_p2);

assign p_Val2_17_10_fu_2214_p2 = ($signed(p_Val2_15_10_fu_2208_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_11_fu_2375_p2 = ($signed(p_Val2_15_11_fu_2369_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_12_fu_2536_p2 = ($signed(p_Val2_15_12_fu_2530_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_13_fu_2697_p2 = ($signed(p_Val2_15_13_fu_2691_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_14_fu_2858_p2 = ($signed(p_Val2_15_14_fu_2852_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_15_fu_3019_p2 = ($signed(p_Val2_15_15_fu_3013_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_16_fu_3180_p2 = ($signed(p_Val2_15_16_fu_3174_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_17_fu_3341_p2 = ($signed(p_Val2_15_17_fu_3335_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_18_fu_3502_p2 = ($signed(p_Val2_15_18_fu_3496_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_19_fu_3663_p2 = ($signed(p_Val2_15_19_fu_3657_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_1_fu_604_p2 = ($signed(p_Val2_15_1_fu_598_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_20_fu_3824_p2 = ($signed(p_Val2_15_20_fu_3818_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_21_fu_3985_p2 = ($signed(p_Val2_15_21_fu_3979_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_22_fu_4146_p2 = ($signed(p_Val2_15_22_fu_4140_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_23_fu_4307_p2 = ($signed(p_Val2_15_23_fu_4301_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_24_fu_4468_p2 = ($signed(p_Val2_15_24_fu_4462_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_25_fu_4629_p2 = ($signed(p_Val2_15_25_fu_4623_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_26_fu_4790_p2 = ($signed(p_Val2_15_26_fu_4784_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_27_fu_4951_p2 = ($signed(p_Val2_15_27_fu_4945_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_28_fu_5118_p2 = ($signed(p_Val2_15_28_fu_5112_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_2_fu_765_p2 = ($signed(p_Val2_15_2_fu_759_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_3_fu_926_p2 = ($signed(p_Val2_15_3_fu_920_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_4_fu_1087_p2 = ($signed(p_Val2_15_4_fu_1081_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_5_fu_1248_p2 = ($signed(p_Val2_15_5_fu_1242_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_6_fu_1409_p2 = ($signed(p_Val2_15_6_fu_1403_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_7_fu_1570_p2 = ($signed(p_Val2_15_7_fu_1564_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_8_fu_1731_p2 = ($signed(p_Val2_15_8_fu_1725_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_9_fu_1892_p2 = ($signed(p_Val2_15_9_fu_1886_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_17_s_fu_2053_p2 = ($signed(p_Val2_15_s_fu_2047_p2) + $signed(z0_re_V_cast_reg_5821));

assign p_Val2_1_fu_406_p2 = ($signed(tmp_3_cast_cast_reg_5861) + $signed(tmp_9_cast_fu_402_p1));

assign p_Val2_2_fu_411_p4 = {{p_Val2_1_fu_406_p2[35:4]}};

assign p_Val2_3_10_fu_5384_p0 = OP1_V_11_fu_2081_p1;

assign p_Val2_3_10_fu_5384_p1 = OP1_V_11_fu_2081_p1;

assign p_Val2_3_11_fu_5407_p0 = OP1_V_12_fu_2242_p1;

assign p_Val2_3_11_fu_5407_p1 = OP1_V_12_fu_2242_p1;

assign p_Val2_3_12_fu_5430_p0 = OP1_V_13_fu_2403_p1;

assign p_Val2_3_12_fu_5430_p1 = OP1_V_13_fu_2403_p1;

assign p_Val2_3_13_fu_5453_p0 = OP1_V_14_fu_2564_p1;

assign p_Val2_3_13_fu_5453_p1 = OP1_V_14_fu_2564_p1;

assign p_Val2_3_14_fu_5476_p0 = OP1_V_15_fu_2725_p1;

assign p_Val2_3_14_fu_5476_p1 = OP1_V_15_fu_2725_p1;

assign p_Val2_3_15_fu_5499_p0 = OP1_V_16_fu_2886_p1;

assign p_Val2_3_15_fu_5499_p1 = OP1_V_16_fu_2886_p1;

assign p_Val2_3_16_fu_5522_p0 = OP1_V_17_fu_3047_p1;

assign p_Val2_3_16_fu_5522_p1 = OP1_V_17_fu_3047_p1;

assign p_Val2_3_17_fu_5545_p0 = OP1_V_18_fu_3208_p1;

assign p_Val2_3_17_fu_5545_p1 = OP1_V_18_fu_3208_p1;

assign p_Val2_3_18_fu_5568_p0 = OP1_V_19_fu_3369_p1;

assign p_Val2_3_18_fu_5568_p1 = OP1_V_19_fu_3369_p1;

assign p_Val2_3_19_fu_5591_p0 = OP1_V_20_fu_3530_p1;

assign p_Val2_3_19_fu_5591_p1 = OP1_V_20_fu_3530_p1;

assign p_Val2_3_1_fu_5154_p0 = OP1_V_s_fu_471_p1;

assign p_Val2_3_1_fu_5154_p1 = OP1_V_s_fu_471_p1;

assign p_Val2_3_20_fu_5614_p0 = OP1_V_21_fu_3691_p1;

assign p_Val2_3_20_fu_5614_p1 = OP1_V_21_fu_3691_p1;

assign p_Val2_3_21_fu_5637_p0 = OP1_V_22_fu_3852_p1;

assign p_Val2_3_21_fu_5637_p1 = OP1_V_22_fu_3852_p1;

assign p_Val2_3_22_fu_5660_p0 = OP1_V_23_fu_4013_p1;

assign p_Val2_3_22_fu_5660_p1 = OP1_V_23_fu_4013_p1;

assign p_Val2_3_23_fu_5683_p0 = OP1_V_24_fu_4174_p1;

assign p_Val2_3_23_fu_5683_p1 = OP1_V_24_fu_4174_p1;

assign p_Val2_3_24_fu_5706_p0 = OP1_V_25_fu_4335_p1;

assign p_Val2_3_24_fu_5706_p1 = OP1_V_25_fu_4335_p1;

assign p_Val2_3_25_fu_5729_p0 = OP1_V_26_fu_4496_p1;

assign p_Val2_3_25_fu_5729_p1 = OP1_V_26_fu_4496_p1;

assign p_Val2_3_26_fu_5752_p0 = OP1_V_27_fu_4657_p1;

assign p_Val2_3_26_fu_5752_p1 = OP1_V_27_fu_4657_p1;

assign p_Val2_3_27_fu_5775_p0 = OP1_V_28_fu_4818_p1;

assign p_Val2_3_27_fu_5775_p1 = OP1_V_28_fu_4818_p1;

assign p_Val2_3_28_fu_5798_p0 = OP1_V_29_fu_4979_p1;

assign p_Val2_3_28_fu_5798_p1 = OP1_V_29_fu_4979_p1;

assign p_Val2_3_2_fu_5177_p0 = OP1_V_2_fu_632_p1;

assign p_Val2_3_2_fu_5177_p1 = OP1_V_2_fu_632_p1;

assign p_Val2_3_3_fu_5200_p0 = OP1_V_3_fu_793_p1;

assign p_Val2_3_3_fu_5200_p1 = OP1_V_3_fu_793_p1;

assign p_Val2_3_4_fu_5223_p0 = OP1_V_4_fu_954_p1;

assign p_Val2_3_4_fu_5223_p1 = OP1_V_4_fu_954_p1;

assign p_Val2_3_5_fu_5246_p0 = OP1_V_5_fu_1115_p1;

assign p_Val2_3_5_fu_5246_p1 = OP1_V_5_fu_1115_p1;

assign p_Val2_3_6_fu_5269_p0 = OP1_V_6_fu_1276_p1;

assign p_Val2_3_6_fu_5269_p1 = OP1_V_6_fu_1276_p1;

assign p_Val2_3_7_fu_5292_p0 = OP1_V_7_fu_1437_p1;

assign p_Val2_3_7_fu_5292_p1 = OP1_V_7_fu_1437_p1;

assign p_Val2_3_8_fu_5315_p0 = OP1_V_8_fu_1598_p1;

assign p_Val2_3_8_fu_5315_p1 = OP1_V_8_fu_1598_p1;

assign p_Val2_3_9_fu_5338_p0 = OP1_V_9_fu_1759_p1;

assign p_Val2_3_9_fu_5338_p1 = OP1_V_9_fu_1759_p1;

assign p_Val2_3_fu_5131_p0 = OP1_V_fu_302_p1;

assign p_Val2_3_fu_5131_p1 = OP1_V_fu_302_p1;

assign p_Val2_3_s_fu_5361_p0 = OP1_V_10_fu_1920_p1;

assign p_Val2_3_s_fu_5361_p1 = OP1_V_10_fu_1920_p1;

assign p_Val2_5_10_fu_2140_p2 = (p_Val2_4_10_reg_6492 + tmp_8_10_fu_2137_p1);

assign p_Val2_5_11_fu_2301_p2 = (p_Val2_4_11_reg_6546 + tmp_8_11_fu_2298_p1);

assign p_Val2_5_12_fu_2462_p2 = (p_Val2_4_12_reg_6600 + tmp_8_12_fu_2459_p1);

assign p_Val2_5_13_fu_2623_p2 = (p_Val2_4_13_reg_6654 + tmp_8_13_fu_2620_p1);

assign p_Val2_5_14_fu_2784_p2 = (p_Val2_4_14_reg_6708 + tmp_8_14_fu_2781_p1);

assign p_Val2_5_15_fu_2945_p2 = (p_Val2_4_15_reg_6762 + tmp_8_15_fu_2942_p1);

assign p_Val2_5_16_fu_3106_p2 = (p_Val2_4_16_reg_6816 + tmp_8_16_fu_3103_p1);

assign p_Val2_5_17_fu_3267_p2 = (p_Val2_4_17_reg_6870 + tmp_8_17_fu_3264_p1);

assign p_Val2_5_18_fu_3428_p2 = (p_Val2_4_18_reg_6924 + tmp_8_18_fu_3425_p1);

assign p_Val2_5_19_fu_3589_p2 = (p_Val2_4_19_reg_6978 + tmp_8_19_fu_3586_p1);

assign p_Val2_5_1_fu_530_p2 = (p_Val2_4_1_reg_5952 + tmp_8_1_fu_527_p1);

assign p_Val2_5_20_fu_3750_p2 = (p_Val2_4_20_reg_7032 + tmp_8_20_fu_3747_p1);

assign p_Val2_5_21_fu_3911_p2 = (p_Val2_4_21_reg_7086 + tmp_8_21_fu_3908_p1);

assign p_Val2_5_22_fu_4072_p2 = (p_Val2_4_22_reg_7140 + tmp_8_22_fu_4069_p1);

assign p_Val2_5_23_fu_4233_p2 = (p_Val2_4_23_reg_7194 + tmp_8_23_fu_4230_p1);

assign p_Val2_5_24_fu_4394_p2 = (p_Val2_4_24_reg_7248 + tmp_8_24_fu_4391_p1);

assign p_Val2_5_25_fu_4555_p2 = (p_Val2_4_25_reg_7302 + tmp_8_25_fu_4552_p1);

assign p_Val2_5_26_fu_4716_p2 = (p_Val2_4_26_reg_7356 + tmp_8_26_fu_4713_p1);

assign p_Val2_5_27_fu_4877_p2 = (p_Val2_4_27_reg_7410 + tmp_8_27_fu_4874_p1);

assign p_Val2_5_28_fu_5044_p2 = (p_Val2_4_28_reg_7464 + tmp_8_28_fu_5041_p1);

assign p_Val2_5_2_fu_691_p2 = (p_Val2_4_2_reg_6006 + tmp_8_2_fu_688_p1);

assign p_Val2_5_3_fu_852_p2 = (p_Val2_4_3_reg_6060 + tmp_8_3_fu_849_p1);

assign p_Val2_5_4_fu_1013_p2 = (p_Val2_4_4_reg_6114 + tmp_8_4_fu_1010_p1);

assign p_Val2_5_5_fu_1174_p2 = (p_Val2_4_5_reg_6168 + tmp_8_5_fu_1171_p1);

assign p_Val2_5_6_fu_1335_p2 = (p_Val2_4_6_reg_6222 + tmp_8_6_fu_1332_p1);

assign p_Val2_5_7_fu_1496_p2 = (p_Val2_4_7_reg_6276 + tmp_8_7_fu_1493_p1);

assign p_Val2_5_8_fu_1657_p2 = (p_Val2_4_8_reg_6330 + tmp_8_8_fu_1654_p1);

assign p_Val2_5_9_fu_1818_p2 = (p_Val2_4_9_reg_6384 + tmp_8_9_fu_1815_p1);

assign p_Val2_5_fu_362_p2 = (p_Val2_4_reg_5898 + tmp_8_fu_359_p1);

assign p_Val2_5_s_fu_1979_p2 = (p_Val2_4_s_reg_6438 + tmp_8_s_fu_1976_p1);

assign p_Val2_6_fu_424_p2 = (p_Val2_2_fu_411_p4 + tmp_10_fu_421_p1);

assign p_Val2_7_10_fu_5392_p0 = OP1_V_1_10_fu_2110_p1;

assign p_Val2_7_10_fu_5392_p1 = OP1_V_1_10_fu_2110_p1;

assign p_Val2_7_11_fu_5415_p0 = OP1_V_1_11_fu_2271_p1;

assign p_Val2_7_11_fu_5415_p1 = OP1_V_1_11_fu_2271_p1;

assign p_Val2_7_12_fu_5438_p0 = OP1_V_1_12_fu_2432_p1;

assign p_Val2_7_12_fu_5438_p1 = OP1_V_1_12_fu_2432_p1;

assign p_Val2_7_13_fu_5461_p0 = OP1_V_1_13_fu_2593_p1;

assign p_Val2_7_13_fu_5461_p1 = OP1_V_1_13_fu_2593_p1;

assign p_Val2_7_14_fu_5484_p0 = OP1_V_1_14_fu_2754_p1;

assign p_Val2_7_14_fu_5484_p1 = OP1_V_1_14_fu_2754_p1;

assign p_Val2_7_15_fu_5507_p0 = OP1_V_1_15_fu_2915_p1;

assign p_Val2_7_15_fu_5507_p1 = OP1_V_1_15_fu_2915_p1;

assign p_Val2_7_16_fu_5530_p0 = OP1_V_1_16_fu_3076_p1;

assign p_Val2_7_16_fu_5530_p1 = OP1_V_1_16_fu_3076_p1;

assign p_Val2_7_17_fu_5553_p0 = OP1_V_1_17_fu_3237_p1;

assign p_Val2_7_17_fu_5553_p1 = OP1_V_1_17_fu_3237_p1;

assign p_Val2_7_18_fu_5576_p0 = OP1_V_1_18_fu_3398_p1;

assign p_Val2_7_18_fu_5576_p1 = OP1_V_1_18_fu_3398_p1;

assign p_Val2_7_19_fu_5599_p0 = OP1_V_1_19_fu_3559_p1;

assign p_Val2_7_19_fu_5599_p1 = OP1_V_1_19_fu_3559_p1;

assign p_Val2_7_1_fu_5162_p0 = OP1_V_1_1_fu_500_p1;

assign p_Val2_7_1_fu_5162_p1 = OP1_V_1_1_fu_500_p1;

assign p_Val2_7_20_fu_5622_p0 = OP1_V_1_20_fu_3720_p1;

assign p_Val2_7_20_fu_5622_p1 = OP1_V_1_20_fu_3720_p1;

assign p_Val2_7_21_fu_5645_p0 = OP1_V_1_21_fu_3881_p1;

assign p_Val2_7_21_fu_5645_p1 = OP1_V_1_21_fu_3881_p1;

assign p_Val2_7_22_fu_5668_p0 = OP1_V_1_22_fu_4042_p1;

assign p_Val2_7_22_fu_5668_p1 = OP1_V_1_22_fu_4042_p1;

assign p_Val2_7_23_fu_5691_p0 = OP1_V_1_23_fu_4203_p1;

assign p_Val2_7_23_fu_5691_p1 = OP1_V_1_23_fu_4203_p1;

assign p_Val2_7_24_fu_5714_p0 = OP1_V_1_24_fu_4364_p1;

assign p_Val2_7_24_fu_5714_p1 = OP1_V_1_24_fu_4364_p1;

assign p_Val2_7_25_fu_5737_p0 = OP1_V_1_25_fu_4525_p1;

assign p_Val2_7_25_fu_5737_p1 = OP1_V_1_25_fu_4525_p1;

assign p_Val2_7_26_fu_5760_p0 = OP1_V_1_26_fu_4686_p1;

assign p_Val2_7_26_fu_5760_p1 = OP1_V_1_26_fu_4686_p1;

assign p_Val2_7_27_fu_5783_p0 = OP1_V_1_27_fu_4847_p1;

assign p_Val2_7_27_fu_5783_p1 = OP1_V_1_27_fu_4847_p1;

assign p_Val2_7_28_fu_5806_p0 = OP1_V_1_28_fu_5008_p1;

assign p_Val2_7_28_fu_5806_p1 = OP1_V_1_28_fu_5008_p1;

assign p_Val2_7_2_fu_5185_p0 = OP1_V_1_2_fu_661_p1;

assign p_Val2_7_2_fu_5185_p1 = OP1_V_1_2_fu_661_p1;

assign p_Val2_7_3_fu_5208_p0 = OP1_V_1_3_fu_822_p1;

assign p_Val2_7_3_fu_5208_p1 = OP1_V_1_3_fu_822_p1;

assign p_Val2_7_4_fu_5231_p0 = OP1_V_1_4_fu_983_p1;

assign p_Val2_7_4_fu_5231_p1 = OP1_V_1_4_fu_983_p1;

assign p_Val2_7_5_fu_5254_p0 = OP1_V_1_5_fu_1144_p1;

assign p_Val2_7_5_fu_5254_p1 = OP1_V_1_5_fu_1144_p1;

assign p_Val2_7_6_fu_5277_p0 = OP1_V_1_6_fu_1305_p1;

assign p_Val2_7_6_fu_5277_p1 = OP1_V_1_6_fu_1305_p1;

assign p_Val2_7_7_fu_5300_p0 = OP1_V_1_7_fu_1466_p1;

assign p_Val2_7_7_fu_5300_p1 = OP1_V_1_7_fu_1466_p1;

assign p_Val2_7_8_fu_5323_p0 = OP1_V_1_8_fu_1627_p1;

assign p_Val2_7_8_fu_5323_p1 = OP1_V_1_8_fu_1627_p1;

assign p_Val2_7_9_fu_5346_p0 = OP1_V_1_9_fu_1788_p1;

assign p_Val2_7_9_fu_5346_p1 = OP1_V_1_9_fu_1788_p1;

assign p_Val2_7_fu_5139_p0 = OP1_V_1_fu_332_p1;

assign p_Val2_7_fu_5139_p1 = OP1_V_1_fu_332_p1;

assign p_Val2_7_s_fu_5369_p0 = OP1_V_1_s_fu_1949_p1;

assign p_Val2_7_s_fu_5369_p1 = OP1_V_1_s_fu_1949_p1;

assign p_Val2_9_10_fu_2148_p2 = (p_Val2_8_10_reg_6502 + tmp_14_10_fu_2145_p1);

assign p_Val2_9_11_fu_2309_p2 = (p_Val2_8_11_reg_6556 + tmp_14_11_fu_2306_p1);

assign p_Val2_9_12_fu_2470_p2 = (p_Val2_8_12_reg_6610 + tmp_14_12_fu_2467_p1);

assign p_Val2_9_13_fu_2631_p2 = (p_Val2_8_13_reg_6664 + tmp_14_13_fu_2628_p1);

assign p_Val2_9_14_fu_2792_p2 = (p_Val2_8_14_reg_6718 + tmp_14_14_fu_2789_p1);

assign p_Val2_9_15_fu_2953_p2 = (p_Val2_8_15_reg_6772 + tmp_14_15_fu_2950_p1);

assign p_Val2_9_16_fu_3114_p2 = (p_Val2_8_16_reg_6826 + tmp_14_16_fu_3111_p1);

assign p_Val2_9_17_fu_3275_p2 = (p_Val2_8_17_reg_6880 + tmp_14_17_fu_3272_p1);

assign p_Val2_9_18_fu_3436_p2 = (p_Val2_8_18_reg_6934 + tmp_14_18_fu_3433_p1);

assign p_Val2_9_19_fu_3597_p2 = (p_Val2_8_19_reg_6988 + tmp_14_19_fu_3594_p1);

assign p_Val2_9_1_fu_538_p2 = (p_Val2_8_1_reg_5962 + tmp_14_1_fu_535_p1);

assign p_Val2_9_20_fu_3758_p2 = (p_Val2_8_20_reg_7042 + tmp_14_20_fu_3755_p1);

assign p_Val2_9_21_fu_3919_p2 = (p_Val2_8_21_reg_7096 + tmp_14_21_fu_3916_p1);

assign p_Val2_9_22_fu_4080_p2 = (p_Val2_8_22_reg_7150 + tmp_14_22_fu_4077_p1);

assign p_Val2_9_23_fu_4241_p2 = (p_Val2_8_23_reg_7204 + tmp_14_23_fu_4238_p1);

assign p_Val2_9_24_fu_4402_p2 = (p_Val2_8_24_reg_7258 + tmp_14_24_fu_4399_p1);

assign p_Val2_9_25_fu_4563_p2 = (p_Val2_8_25_reg_7312 + tmp_14_25_fu_4560_p1);

assign p_Val2_9_26_fu_4724_p2 = (p_Val2_8_26_reg_7366 + tmp_14_26_fu_4721_p1);

assign p_Val2_9_27_fu_4885_p2 = (p_Val2_8_27_reg_7420 + tmp_14_27_fu_4882_p1);

assign p_Val2_9_28_fu_5052_p2 = (p_Val2_8_28_reg_7474 + tmp_14_28_fu_5049_p1);

assign p_Val2_9_2_fu_699_p2 = (p_Val2_8_2_reg_6016 + tmp_14_2_fu_696_p1);

assign p_Val2_9_3_fu_860_p2 = (p_Val2_8_3_reg_6070 + tmp_14_3_fu_857_p1);

assign p_Val2_9_4_fu_1021_p2 = (p_Val2_8_4_reg_6124 + tmp_14_4_fu_1018_p1);

assign p_Val2_9_5_fu_1182_p2 = (p_Val2_8_5_reg_6178 + tmp_14_5_fu_1179_p1);

assign p_Val2_9_6_fu_1343_p2 = (p_Val2_8_6_reg_6232 + tmp_14_6_fu_1340_p1);

assign p_Val2_9_7_fu_1504_p2 = (p_Val2_8_7_reg_6286 + tmp_14_7_fu_1501_p1);

assign p_Val2_9_8_fu_1665_p2 = (p_Val2_8_8_reg_6340 + tmp_14_8_fu_1662_p1);

assign p_Val2_9_9_fu_1826_p2 = (p_Val2_8_9_reg_6394 + tmp_14_9_fu_1823_p1);

assign p_Val2_9_fu_370_p2 = (p_Val2_8_reg_5908 + tmp_1_fu_367_p1);

assign p_Val2_9_s_fu_1987_p2 = (p_Val2_8_s_reg_6448 + tmp_14_s_fu_1984_p1);

assign p_Val2_s_fu_395_p3 = {{r_V_1_reg_5918}, {1'd0}};

assign r_V_10_fu_2000_p2 = ($signed(tmp_17_s_fu_1992_p1) + $signed(tmp_18_s_fu_1996_p1));

assign r_V_11_fu_2161_p2 = ($signed(tmp_17_10_fu_2153_p1) + $signed(tmp_18_10_fu_2157_p1));

assign r_V_12_fu_2322_p2 = ($signed(tmp_17_11_fu_2314_p1) + $signed(tmp_18_11_fu_2318_p1));

assign r_V_13_fu_2483_p2 = ($signed(tmp_17_12_fu_2475_p1) + $signed(tmp_18_12_fu_2479_p1));

assign r_V_14_fu_2644_p2 = ($signed(tmp_17_13_fu_2636_p1) + $signed(tmp_18_13_fu_2640_p1));

assign r_V_15_fu_2805_p2 = ($signed(tmp_17_14_fu_2797_p1) + $signed(tmp_18_14_fu_2801_p1));

assign r_V_16_fu_2966_p2 = ($signed(tmp_17_15_fu_2958_p1) + $signed(tmp_18_15_fu_2962_p1));

assign r_V_17_fu_3127_p2 = ($signed(tmp_17_16_fu_3119_p1) + $signed(tmp_18_16_fu_3123_p1));

assign r_V_18_fu_3288_p2 = ($signed(tmp_17_17_fu_3280_p1) + $signed(tmp_18_17_fu_3284_p1));

assign r_V_19_fu_3449_p2 = ($signed(tmp_17_18_fu_3441_p1) + $signed(tmp_18_18_fu_3445_p1));

assign r_V_1_10_fu_5400_p0 = OP1_V_11_fu_2081_p1;

assign r_V_1_10_fu_5400_p1 = OP1_V_1_10_fu_2110_p1;

assign r_V_1_11_fu_5423_p0 = OP1_V_12_fu_2242_p1;

assign r_V_1_11_fu_5423_p1 = OP1_V_1_11_fu_2271_p1;

assign r_V_1_12_fu_5446_p0 = OP1_V_13_fu_2403_p1;

assign r_V_1_12_fu_5446_p1 = OP1_V_1_12_fu_2432_p1;

assign r_V_1_13_fu_5469_p0 = OP1_V_14_fu_2564_p1;

assign r_V_1_13_fu_5469_p1 = OP1_V_1_13_fu_2593_p1;

assign r_V_1_14_fu_5492_p0 = OP1_V_15_fu_2725_p1;

assign r_V_1_14_fu_5492_p1 = OP1_V_1_14_fu_2754_p1;

assign r_V_1_15_fu_5515_p0 = OP1_V_16_fu_2886_p1;

assign r_V_1_15_fu_5515_p1 = OP1_V_1_15_fu_2915_p1;

assign r_V_1_16_fu_5538_p0 = OP1_V_17_fu_3047_p1;

assign r_V_1_16_fu_5538_p1 = OP1_V_1_16_fu_3076_p1;

assign r_V_1_17_fu_5561_p0 = OP1_V_18_fu_3208_p1;

assign r_V_1_17_fu_5561_p1 = OP1_V_1_17_fu_3237_p1;

assign r_V_1_18_fu_5584_p0 = OP1_V_19_fu_3369_p1;

assign r_V_1_18_fu_5584_p1 = OP1_V_1_18_fu_3398_p1;

assign r_V_1_19_fu_5607_p0 = OP1_V_20_fu_3530_p1;

assign r_V_1_19_fu_5607_p1 = OP1_V_1_19_fu_3559_p1;

assign r_V_1_1_fu_5170_p0 = OP1_V_s_fu_471_p1;

assign r_V_1_1_fu_5170_p1 = OP1_V_1_1_fu_500_p1;

assign r_V_1_20_fu_5630_p0 = OP1_V_21_fu_3691_p1;

assign r_V_1_20_fu_5630_p1 = OP1_V_1_20_fu_3720_p1;

assign r_V_1_21_fu_5653_p0 = OP1_V_22_fu_3852_p1;

assign r_V_1_21_fu_5653_p1 = OP1_V_1_21_fu_3881_p1;

assign r_V_1_22_fu_5676_p0 = OP1_V_23_fu_4013_p1;

assign r_V_1_22_fu_5676_p1 = OP1_V_1_22_fu_4042_p1;

assign r_V_1_23_fu_5699_p0 = OP1_V_24_fu_4174_p1;

assign r_V_1_23_fu_5699_p1 = OP1_V_1_23_fu_4203_p1;

assign r_V_1_24_fu_5722_p0 = OP1_V_25_fu_4335_p1;

assign r_V_1_24_fu_5722_p1 = OP1_V_1_24_fu_4364_p1;

assign r_V_1_25_fu_5745_p0 = OP1_V_26_fu_4496_p1;

assign r_V_1_25_fu_5745_p1 = OP1_V_1_25_fu_4525_p1;

assign r_V_1_26_fu_5768_p0 = OP1_V_27_fu_4657_p1;

assign r_V_1_26_fu_5768_p1 = OP1_V_1_26_fu_4686_p1;

assign r_V_1_27_fu_5791_p0 = OP1_V_28_fu_4818_p1;

assign r_V_1_27_fu_5791_p1 = OP1_V_1_27_fu_4847_p1;

assign r_V_1_28_fu_5814_p0 = OP1_V_29_fu_4979_p1;

assign r_V_1_28_fu_5814_p1 = OP1_V_1_28_fu_5008_p1;

assign r_V_1_2_fu_5193_p0 = OP1_V_2_fu_632_p1;

assign r_V_1_2_fu_5193_p1 = OP1_V_1_2_fu_661_p1;

assign r_V_1_3_fu_5216_p0 = OP1_V_3_fu_793_p1;

assign r_V_1_3_fu_5216_p1 = OP1_V_1_3_fu_822_p1;

assign r_V_1_4_fu_5239_p0 = OP1_V_4_fu_954_p1;

assign r_V_1_4_fu_5239_p1 = OP1_V_1_4_fu_983_p1;

assign r_V_1_5_fu_5262_p0 = OP1_V_5_fu_1115_p1;

assign r_V_1_5_fu_5262_p1 = OP1_V_1_5_fu_1144_p1;

assign r_V_1_6_fu_5285_p0 = OP1_V_6_fu_1276_p1;

assign r_V_1_6_fu_5285_p1 = OP1_V_1_6_fu_1305_p1;

assign r_V_1_7_fu_5308_p0 = OP1_V_7_fu_1437_p1;

assign r_V_1_7_fu_5308_p1 = OP1_V_1_7_fu_1466_p1;

assign r_V_1_8_fu_5331_p0 = OP1_V_8_fu_1598_p1;

assign r_V_1_8_fu_5331_p1 = OP1_V_1_8_fu_1627_p1;

assign r_V_1_9_fu_5354_p0 = OP1_V_9_fu_1759_p1;

assign r_V_1_9_fu_5354_p1 = OP1_V_1_9_fu_1788_p1;

assign r_V_1_fu_5147_p0 = OP1_V_fu_302_p1;

assign r_V_1_fu_5147_p1 = OP1_V_1_fu_332_p1;

assign r_V_1_s_fu_5377_p0 = OP1_V_10_fu_1920_p1;

assign r_V_1_s_fu_5377_p1 = OP1_V_1_s_fu_1949_p1;

assign r_V_20_fu_3610_p2 = ($signed(tmp_17_19_fu_3602_p1) + $signed(tmp_18_19_fu_3606_p1));

assign r_V_21_fu_3771_p2 = ($signed(tmp_17_20_fu_3763_p1) + $signed(tmp_18_20_fu_3767_p1));

assign r_V_22_fu_3932_p2 = ($signed(tmp_17_21_fu_3924_p1) + $signed(tmp_18_21_fu_3928_p1));

assign r_V_23_fu_4093_p2 = ($signed(tmp_17_22_fu_4085_p1) + $signed(tmp_18_22_fu_4089_p1));

assign r_V_24_fu_4254_p2 = ($signed(tmp_17_23_fu_4246_p1) + $signed(tmp_18_23_fu_4250_p1));

assign r_V_25_fu_4415_p2 = ($signed(tmp_17_24_fu_4407_p1) + $signed(tmp_18_24_fu_4411_p1));

assign r_V_26_fu_4576_p2 = ($signed(tmp_17_25_fu_4568_p1) + $signed(tmp_18_25_fu_4572_p1));

assign r_V_27_fu_4737_p2 = ($signed(tmp_17_26_fu_4729_p1) + $signed(tmp_18_26_fu_4733_p1));

assign r_V_28_fu_4898_p2 = ($signed(tmp_17_27_fu_4890_p1) + $signed(tmp_18_27_fu_4894_p1));

assign r_V_29_fu_5065_p2 = ($signed(tmp_17_28_fu_5057_p1) + $signed(tmp_18_28_fu_5061_p1));

assign r_V_2_fu_712_p2 = ($signed(tmp_17_2_fu_704_p1) + $signed(tmp_18_2_fu_708_p1));

assign r_V_3_fu_873_p2 = ($signed(tmp_17_3_fu_865_p1) + $signed(tmp_18_3_fu_869_p1));

assign r_V_4_fu_1034_p2 = ($signed(tmp_17_4_fu_1026_p1) + $signed(tmp_18_4_fu_1030_p1));

assign r_V_5_fu_1195_p2 = ($signed(tmp_17_5_fu_1187_p1) + $signed(tmp_18_5_fu_1191_p1));

assign r_V_6_fu_1356_p2 = ($signed(tmp_17_6_fu_1348_p1) + $signed(tmp_18_6_fu_1352_p1));

assign r_V_7_fu_1517_p2 = ($signed(tmp_17_7_fu_1509_p1) + $signed(tmp_18_7_fu_1513_p1));

assign r_V_8_fu_1678_p2 = ($signed(tmp_17_8_fu_1670_p1) + $signed(tmp_18_8_fu_1674_p1));

assign r_V_9_fu_1839_p2 = ($signed(tmp_17_9_fu_1831_p1) + $signed(tmp_18_9_fu_1835_p1));

assign r_V_fu_383_p2 = ($signed(tmp_2_fu_375_p1) + $signed(tmp_s_fu_379_p1));

assign r_V_s_fu_551_p2 = ($signed(tmp_17_1_fu_543_p1) + $signed(tmp_18_1_fu_547_p1));

assign tmp_10_fu_421_p1 = tmp_11_reg_5923;

assign tmp_12_10_fu_2101_p4 = {{p_Val2_14_s_reg_6473[29:12]}};

assign tmp_12_11_fu_2262_p4 = {{p_Val2_14_10_reg_6527[29:12]}};

assign tmp_12_12_fu_2423_p4 = {{p_Val2_14_11_reg_6581[29:12]}};

assign tmp_12_13_fu_2584_p4 = {{p_Val2_14_12_reg_6635[29:12]}};

assign tmp_12_14_fu_2745_p4 = {{p_Val2_14_13_reg_6689[29:12]}};

assign tmp_12_15_fu_2906_p4 = {{p_Val2_14_14_reg_6743[29:12]}};

assign tmp_12_16_fu_3067_p4 = {{p_Val2_14_15_reg_6797[29:12]}};

assign tmp_12_17_fu_3228_p4 = {{p_Val2_14_16_reg_6851[29:12]}};

assign tmp_12_18_fu_3389_p4 = {{p_Val2_14_17_reg_6905[29:12]}};

assign tmp_12_19_fu_3550_p4 = {{p_Val2_14_18_reg_6959[29:12]}};

assign tmp_12_1_fu_491_p4 = {{p_Val2_6_reg_5933[29:12]}};

assign tmp_12_20_fu_3711_p4 = {{p_Val2_14_19_reg_7013[29:12]}};

assign tmp_12_21_fu_3872_p4 = {{p_Val2_14_20_reg_7067[29:12]}};

assign tmp_12_22_fu_4033_p4 = {{p_Val2_14_21_reg_7121[29:12]}};

assign tmp_12_23_fu_4194_p4 = {{p_Val2_14_22_reg_7175[29:12]}};

assign tmp_12_24_fu_4355_p4 = {{p_Val2_14_23_reg_7229[29:12]}};

assign tmp_12_25_fu_4516_p4 = {{p_Val2_14_24_reg_7283[29:12]}};

assign tmp_12_26_fu_4677_p4 = {{p_Val2_14_25_reg_7337[29:12]}};

assign tmp_12_27_fu_4838_p4 = {{p_Val2_14_26_reg_7391[29:12]}};

assign tmp_12_28_fu_4999_p4 = {{p_Val2_14_27_reg_7445[29:12]}};

assign tmp_12_2_fu_652_p4 = {{p_Val2_14_1_reg_5987[29:12]}};

assign tmp_12_3_fu_813_p4 = {{p_Val2_14_2_reg_6041[29:12]}};

assign tmp_12_4_fu_974_p4 = {{p_Val2_14_3_reg_6095[29:12]}};

assign tmp_12_5_fu_1135_p4 = {{p_Val2_14_4_reg_6149[29:12]}};

assign tmp_12_6_fu_1296_p4 = {{p_Val2_14_5_reg_6203[29:12]}};

assign tmp_12_7_fu_1457_p4 = {{p_Val2_14_6_reg_6257[29:12]}};

assign tmp_12_8_fu_1618_p4 = {{p_Val2_14_7_reg_6311[29:12]}};

assign tmp_12_9_fu_1779_p4 = {{p_Val2_14_8_reg_6365[29:12]}};

assign tmp_12_s_fu_1940_p4 = {{p_Val2_14_9_reg_6419[29:12]}};

assign tmp_14_10_fu_2145_p1 = tmp_43_reg_6507;

assign tmp_14_11_fu_2306_p1 = tmp_46_reg_6561;

assign tmp_14_12_fu_2467_p1 = tmp_49_reg_6615;

assign tmp_14_13_fu_2628_p1 = tmp_52_reg_6669;

assign tmp_14_14_fu_2789_p1 = tmp_55_reg_6723;

assign tmp_14_15_fu_2950_p1 = tmp_58_reg_6777;

assign tmp_14_16_fu_3111_p1 = tmp_61_reg_6831;

assign tmp_14_17_fu_3272_p1 = tmp_64_reg_6885;

assign tmp_14_18_fu_3433_p1 = tmp_67_reg_6939;

assign tmp_14_19_fu_3594_p1 = tmp_70_reg_6993;

assign tmp_14_1_fu_535_p1 = tmp_13_reg_5967;

assign tmp_14_20_fu_3755_p1 = tmp_73_reg_7047;

assign tmp_14_21_fu_3916_p1 = tmp_76_reg_7101;

assign tmp_14_22_fu_4077_p1 = tmp_79_reg_7155;

assign tmp_14_23_fu_4238_p1 = tmp_82_reg_7209;

assign tmp_14_24_fu_4399_p1 = tmp_85_reg_7263;

assign tmp_14_25_fu_4560_p1 = tmp_88_reg_7317;

assign tmp_14_26_fu_4721_p1 = tmp_91_reg_7371;

assign tmp_14_27_fu_4882_p1 = tmp_94_reg_7425;

assign tmp_14_28_fu_5049_p1 = tmp_97_reg_7479;

assign tmp_14_2_fu_696_p1 = tmp_16_reg_6021;

assign tmp_14_3_fu_857_p1 = tmp_19_reg_6075;

assign tmp_14_4_fu_1018_p1 = tmp_22_reg_6129;

assign tmp_14_5_fu_1179_p1 = tmp_25_reg_6183;

assign tmp_14_6_fu_1340_p1 = tmp_28_reg_6237;

assign tmp_14_7_fu_1501_p1 = tmp_31_reg_6291;

assign tmp_14_8_fu_1662_p1 = tmp_34_reg_6345;

assign tmp_14_9_fu_1823_p1 = tmp_37_reg_6399;

assign tmp_14_s_fu_1984_p1 = tmp_40_reg_6453;

assign tmp_17_10_fu_2153_p1 = $signed(p_Val2_5_10_fu_2140_p2);

assign tmp_17_11_fu_2314_p1 = $signed(p_Val2_5_11_fu_2301_p2);

assign tmp_17_12_fu_2475_p1 = $signed(p_Val2_5_12_fu_2462_p2);

assign tmp_17_13_fu_2636_p1 = $signed(p_Val2_5_13_fu_2623_p2);

assign tmp_17_14_fu_2797_p1 = $signed(p_Val2_5_14_fu_2784_p2);

assign tmp_17_15_fu_2958_p1 = $signed(p_Val2_5_15_fu_2945_p2);

assign tmp_17_16_fu_3119_p1 = $signed(p_Val2_5_16_fu_3106_p2);

assign tmp_17_17_fu_3280_p1 = $signed(p_Val2_5_17_fu_3267_p2);

assign tmp_17_18_fu_3441_p1 = $signed(p_Val2_5_18_fu_3428_p2);

assign tmp_17_19_fu_3602_p1 = $signed(p_Val2_5_19_fu_3589_p2);

assign tmp_17_1_fu_543_p1 = $signed(p_Val2_5_1_fu_530_p2);

assign tmp_17_20_fu_3763_p1 = $signed(p_Val2_5_20_fu_3750_p2);

assign tmp_17_21_fu_3924_p1 = $signed(p_Val2_5_21_fu_3911_p2);

assign tmp_17_22_fu_4085_p1 = $signed(p_Val2_5_22_fu_4072_p2);

assign tmp_17_23_fu_4246_p1 = $signed(p_Val2_5_23_fu_4233_p2);

assign tmp_17_24_fu_4407_p1 = $signed(p_Val2_5_24_fu_4394_p2);

assign tmp_17_25_fu_4568_p1 = $signed(p_Val2_5_25_fu_4555_p2);

assign tmp_17_26_fu_4729_p1 = $signed(p_Val2_5_26_fu_4716_p2);

assign tmp_17_27_fu_4890_p1 = $signed(p_Val2_5_27_fu_4877_p2);

assign tmp_17_28_fu_5057_p1 = $signed(p_Val2_5_28_fu_5044_p2);

assign tmp_17_2_fu_704_p1 = $signed(p_Val2_5_2_fu_691_p2);

assign tmp_17_3_fu_865_p1 = $signed(p_Val2_5_3_fu_852_p2);

assign tmp_17_4_fu_1026_p1 = $signed(p_Val2_5_4_fu_1013_p2);

assign tmp_17_5_fu_1187_p1 = $signed(p_Val2_5_5_fu_1174_p2);

assign tmp_17_6_fu_1348_p1 = $signed(p_Val2_5_6_fu_1335_p2);

assign tmp_17_7_fu_1509_p1 = $signed(p_Val2_5_7_fu_1496_p2);

assign tmp_17_8_fu_1670_p1 = $signed(p_Val2_5_8_fu_1657_p2);

assign tmp_17_9_fu_1831_p1 = $signed(p_Val2_5_9_fu_1818_p2);

assign tmp_17_s_fu_1992_p1 = $signed(p_Val2_5_s_fu_1979_p2);

assign tmp_18_10_fu_2157_p1 = $signed(p_Val2_9_10_fu_2148_p2);

assign tmp_18_11_fu_2318_p1 = $signed(p_Val2_9_11_fu_2309_p2);

assign tmp_18_12_fu_2479_p1 = $signed(p_Val2_9_12_fu_2470_p2);

assign tmp_18_13_fu_2640_p1 = $signed(p_Val2_9_13_fu_2631_p2);

assign tmp_18_14_fu_2801_p1 = $signed(p_Val2_9_14_fu_2792_p2);

assign tmp_18_15_fu_2962_p1 = $signed(p_Val2_9_15_fu_2953_p2);

assign tmp_18_16_fu_3123_p1 = $signed(p_Val2_9_16_fu_3114_p2);

assign tmp_18_17_fu_3284_p1 = $signed(p_Val2_9_17_fu_3275_p2);

assign tmp_18_18_fu_3445_p1 = $signed(p_Val2_9_18_fu_3436_p2);

assign tmp_18_19_fu_3606_p1 = $signed(p_Val2_9_19_fu_3597_p2);

assign tmp_18_1_fu_547_p1 = $signed(p_Val2_9_1_fu_538_p2);

assign tmp_18_20_fu_3767_p1 = $signed(p_Val2_9_20_fu_3758_p2);

assign tmp_18_21_fu_3928_p1 = $signed(p_Val2_9_21_fu_3919_p2);

assign tmp_18_22_fu_4089_p1 = $signed(p_Val2_9_22_fu_4080_p2);

assign tmp_18_23_fu_4250_p1 = $signed(p_Val2_9_23_fu_4241_p2);

assign tmp_18_24_fu_4411_p1 = $signed(p_Val2_9_24_fu_4402_p2);

assign tmp_18_25_fu_4572_p1 = $signed(p_Val2_9_25_fu_4563_p2);

assign tmp_18_26_fu_4733_p1 = $signed(p_Val2_9_26_fu_4724_p2);

assign tmp_18_27_fu_4894_p1 = $signed(p_Val2_9_27_fu_4885_p2);

assign tmp_18_28_fu_5061_p1 = $signed(p_Val2_9_28_fu_5052_p2);

assign tmp_18_2_fu_708_p1 = $signed(p_Val2_9_2_fu_699_p2);

assign tmp_18_3_fu_869_p1 = $signed(p_Val2_9_3_fu_860_p2);

assign tmp_18_4_fu_1030_p1 = $signed(p_Val2_9_4_fu_1021_p2);

assign tmp_18_5_fu_1191_p1 = $signed(p_Val2_9_5_fu_1182_p2);

assign tmp_18_6_fu_1352_p1 = $signed(p_Val2_9_6_fu_1343_p2);

assign tmp_18_7_fu_1513_p1 = $signed(p_Val2_9_7_fu_1504_p2);

assign tmp_18_8_fu_1674_p1 = $signed(p_Val2_9_8_fu_1665_p2);

assign tmp_18_9_fu_1835_p1 = $signed(p_Val2_9_9_fu_1826_p2);

assign tmp_18_s_fu_1996_p1 = $signed(p_Val2_9_s_fu_1987_p2);

assign tmp_19_10_fu_2219_p1 = val_assign_10_reg_6522;

assign tmp_19_11_fu_2380_p1 = val_assign_11_reg_6576;

assign tmp_19_12_fu_2541_p1 = val_assign_12_reg_6630;

assign tmp_19_13_fu_2702_p1 = val_assign_13_reg_6684;

assign tmp_19_14_fu_2863_p1 = val_assign_14_reg_6738;

assign tmp_19_15_fu_3024_p1 = val_assign_15_reg_6792;

assign tmp_19_16_fu_3185_p1 = val_assign_16_reg_6846;

assign tmp_19_17_fu_3346_p1 = val_assign_17_reg_6900;

assign tmp_19_18_fu_3507_p1 = val_assign_18_reg_6954;

assign tmp_19_19_fu_3668_p1 = val_assign_19_reg_7008;

assign tmp_19_1_fu_609_p1 = val_assign_1_reg_5982;

assign tmp_19_20_fu_3829_p1 = val_assign_20_reg_7062;

assign tmp_19_21_fu_3990_p1 = val_assign_21_reg_7116;

assign tmp_19_22_fu_4151_p1 = val_assign_22_reg_7170;

assign tmp_19_23_fu_4312_p1 = val_assign_23_reg_7224;

assign tmp_19_24_fu_4473_p1 = val_assign_24_reg_7278;

assign tmp_19_25_fu_4634_p1 = val_assign_25_reg_7332;

assign tmp_19_26_fu_4795_p1 = val_assign_26_reg_7386;

assign tmp_19_27_fu_4956_p1 = val_assign_27_reg_7440;

assign tmp_19_28_fu_5123_p1 = val_assign_28_reg_7499;

assign tmp_19_2_fu_770_p1 = val_assign_2_reg_6036;

assign tmp_19_3_fu_931_p1 = val_assign_3_reg_6090;

assign tmp_19_4_fu_1092_p1 = val_assign_4_reg_6144;

assign tmp_19_5_fu_1253_p1 = val_assign_5_reg_6198;

assign tmp_19_6_fu_1414_p1 = val_assign_6_reg_6252;

assign tmp_19_7_fu_1575_p1 = val_assign_7_reg_6306;

assign tmp_19_8_fu_1736_p1 = val_assign_8_reg_6360;

assign tmp_19_9_fu_1897_p1 = val_assign_9_reg_6414;

assign tmp_19_s_fu_2058_p1 = val_assign_s_reg_6468;

assign tmp_1_fu_367_p1 = tmp_9_reg_5913;

assign tmp_20_10_fu_2222_p2 = (tmp_20_s_reg_6483 + tmp_19_10_fu_2219_p1);

assign tmp_20_11_fu_2383_p2 = (tmp_20_10_reg_6537 + tmp_19_11_fu_2380_p1);

assign tmp_20_12_fu_2544_p2 = (tmp_20_11_reg_6591 + tmp_19_12_fu_2541_p1);

assign tmp_20_13_fu_2705_p2 = (tmp_20_12_reg_6645 + tmp_19_13_fu_2702_p1);

assign tmp_20_14_fu_2866_p2 = (tmp_20_13_reg_6699 + tmp_19_14_fu_2863_p1);

assign tmp_20_15_fu_3027_p2 = (tmp_20_14_reg_6753 + tmp_19_15_fu_3024_p1);

assign tmp_20_16_fu_3188_p2 = (tmp_20_15_reg_6807 + tmp_19_16_fu_3185_p1);

assign tmp_20_17_fu_3349_p2 = (tmp_20_16_reg_6861 + tmp_19_17_fu_3346_p1);

assign tmp_20_18_fu_3510_p2 = (tmp_20_17_reg_6915 + tmp_19_18_fu_3507_p1);

assign tmp_20_19_fu_3671_p2 = (tmp_20_18_reg_6969 + tmp_19_19_fu_3668_p1);

assign tmp_20_1_fu_612_p2 = (tmp_6_reg_5943 + tmp_19_1_fu_609_p1);

assign tmp_20_20_fu_3832_p2 = (tmp_20_19_reg_7023 + tmp_19_20_fu_3829_p1);

assign tmp_20_21_fu_3993_p2 = (tmp_20_20_reg_7077 + tmp_19_21_fu_3990_p1);

assign tmp_20_22_fu_4154_p2 = (tmp_20_21_reg_7131 + tmp_19_22_fu_4151_p1);

assign tmp_20_23_fu_4315_p2 = (tmp_20_22_reg_7185 + tmp_19_23_fu_4312_p1);

assign tmp_20_24_fu_4476_p2 = (tmp_20_23_reg_7239 + tmp_19_24_fu_4473_p1);

assign tmp_20_25_fu_4637_p2 = (tmp_20_24_reg_7293 + tmp_19_25_fu_4634_p1);

assign tmp_20_26_fu_4798_p2 = (tmp_20_25_reg_7347 + tmp_19_26_fu_4795_p1);

assign tmp_20_27_fu_4959_p2 = (tmp_20_26_reg_7401 + tmp_19_27_fu_4956_p1);

assign tmp_20_28_fu_5126_p2 = (tmp_20_27_reg_7455 + tmp_19_28_fu_5123_p1);

assign tmp_20_2_fu_773_p2 = (tmp_20_1_reg_5997 + tmp_19_2_fu_770_p1);

assign tmp_20_3_fu_934_p2 = (tmp_20_2_reg_6051 + tmp_19_3_fu_931_p1);

assign tmp_20_4_fu_1095_p2 = (tmp_20_3_reg_6105 + tmp_19_4_fu_1092_p1);

assign tmp_20_5_fu_1256_p2 = (tmp_20_4_reg_6159 + tmp_19_5_fu_1253_p1);

assign tmp_20_6_fu_1417_p2 = (tmp_20_5_reg_6213 + tmp_19_6_fu_1414_p1);

assign tmp_20_7_fu_1578_p2 = (tmp_20_6_reg_6267 + tmp_19_7_fu_1575_p1);

assign tmp_20_8_fu_1739_p2 = (tmp_20_7_reg_6321 + tmp_19_8_fu_1736_p1);

assign tmp_20_9_fu_1900_p2 = (tmp_20_8_reg_6375 + tmp_19_9_fu_1897_p1);

assign tmp_20_s_fu_2061_p2 = (tmp_20_9_reg_6429 + tmp_19_s_fu_2058_p1);

assign tmp_233_10_cast_fu_2180_p1 = p_Val2_11_10_fu_2173_p3;

assign tmp_233_11_cast_fu_2341_p1 = p_Val2_11_11_fu_2334_p3;

assign tmp_233_12_cast_fu_2502_p1 = p_Val2_11_12_fu_2495_p3;

assign tmp_233_13_cast_fu_2663_p1 = p_Val2_11_13_fu_2656_p3;

assign tmp_233_14_cast_fu_2824_p1 = p_Val2_11_14_fu_2817_p3;

assign tmp_233_15_cast_fu_2985_p1 = p_Val2_11_15_fu_2978_p3;

assign tmp_233_16_cast_fu_3146_p1 = p_Val2_11_16_fu_3139_p3;

assign tmp_233_17_cast_fu_3307_p1 = p_Val2_11_17_fu_3300_p3;

assign tmp_233_18_cast_fu_3468_p1 = p_Val2_11_18_fu_3461_p3;

assign tmp_233_19_cast_fu_3629_p1 = p_Val2_11_19_fu_3622_p3;

assign tmp_233_1_cast_fu_570_p1 = p_Val2_11_1_fu_563_p3;

assign tmp_233_20_cast_fu_3790_p1 = p_Val2_11_20_fu_3783_p3;

assign tmp_233_21_cast_fu_3951_p1 = p_Val2_11_21_fu_3944_p3;

assign tmp_233_22_cast_fu_4112_p1 = p_Val2_11_22_fu_4105_p3;

assign tmp_233_23_cast_fu_4273_p1 = p_Val2_11_23_fu_4266_p3;

assign tmp_233_24_cast_fu_4434_p1 = p_Val2_11_24_fu_4427_p3;

assign tmp_233_25_cast_fu_4595_p1 = p_Val2_11_25_fu_4588_p3;

assign tmp_233_26_cast_fu_4756_p1 = p_Val2_11_26_fu_4749_p3;

assign tmp_233_27_cast_fu_4917_p1 = p_Val2_11_27_fu_4910_p3;

assign tmp_233_28_cast_fu_5084_p1 = p_Val2_11_28_fu_5077_p3;

assign tmp_233_2_cast_fu_731_p1 = p_Val2_11_2_fu_724_p3;

assign tmp_233_3_cast_fu_892_p1 = p_Val2_11_3_fu_885_p3;

assign tmp_233_4_cast_fu_1053_p1 = p_Val2_11_4_fu_1046_p3;

assign tmp_233_5_cast_fu_1214_p1 = p_Val2_11_5_fu_1207_p3;

assign tmp_233_6_cast_fu_1375_p1 = p_Val2_11_6_fu_1368_p3;

assign tmp_233_7_cast_fu_1536_p1 = p_Val2_11_7_fu_1529_p3;

assign tmp_233_8_cast_fu_1697_p1 = p_Val2_11_8_fu_1690_p3;

assign tmp_233_9_cast_fu_1858_p1 = p_Val2_11_9_fu_1851_p3;

assign tmp_233_cast_fu_2019_p1 = p_Val2_11_s_fu_2012_p3;

assign tmp_25_10_fu_2199_p1 = tmp_44_reg_6517;

assign tmp_25_11_fu_2360_p1 = tmp_47_reg_6571;

assign tmp_25_12_fu_2521_p1 = tmp_50_reg_6625;

assign tmp_25_13_fu_2682_p1 = tmp_53_reg_6679;

assign tmp_25_14_fu_2843_p1 = tmp_56_reg_6733;

assign tmp_25_15_fu_3004_p1 = tmp_59_reg_6787;

assign tmp_25_16_fu_3165_p1 = tmp_62_reg_6841;

assign tmp_25_17_fu_3326_p1 = tmp_65_reg_6895;

assign tmp_25_18_fu_3487_p1 = tmp_68_reg_6949;

assign tmp_25_19_fu_3648_p1 = tmp_71_reg_7003;

assign tmp_25_1_fu_589_p1 = tmp_14_reg_5977;

assign tmp_25_20_fu_3809_p1 = tmp_74_reg_7057;

assign tmp_25_21_fu_3970_p1 = tmp_77_reg_7111;

assign tmp_25_22_fu_4131_p1 = tmp_80_reg_7165;

assign tmp_25_23_fu_4292_p1 = tmp_83_reg_7219;

assign tmp_25_24_fu_4453_p1 = tmp_86_reg_7273;

assign tmp_25_25_fu_4614_p1 = tmp_89_reg_7327;

assign tmp_25_26_fu_4775_p1 = tmp_92_reg_7381;

assign tmp_25_27_fu_4936_p1 = tmp_95_reg_7435;

assign tmp_25_28_fu_5103_p1 = tmp_98_reg_7489;

assign tmp_25_2_fu_750_p1 = tmp_17_reg_6031;

assign tmp_25_3_fu_911_p1 = tmp_20_reg_6085;

assign tmp_25_4_fu_1072_p1 = tmp_23_reg_6139;

assign tmp_25_5_fu_1233_p1 = tmp_26_reg_6193;

assign tmp_25_6_fu_1394_p1 = tmp_29_reg_6247;

assign tmp_25_7_fu_1555_p1 = tmp_32_reg_6301;

assign tmp_25_8_fu_1716_p1 = tmp_35_reg_6355;

assign tmp_25_9_fu_1877_p1 = tmp_38_reg_6409;

assign tmp_25_s_fu_2038_p1 = tmp_41_reg_6463;

assign tmp_2_fu_375_p1 = $signed(p_Val2_5_fu_362_p2);

assign tmp_31_1_fu_5035_p2 = (t_V_reg_171 + 8'd30);

assign tmp_31_s_fu_450_p2 = (t_V_reg_171 | 8'd1);

assign tmp_3_cast_cast_fu_282_p1 = $signed(tmp_3_fu_274_p3);

assign tmp_3_fu_274_p3 = {{im_V}, {16'd0}};

assign tmp_4_fu_441_p1 = val_assign_reg_5928;

assign tmp_5_fu_322_p4 = {{z_im_V_reg_141[29:12]}};

assign tmp_6_fu_444_p2 = (count_V_reg_159 + tmp_4_fu_441_p1);

assign tmp_7_10_fu_2072_p4 = {{p_Val2_17_s_reg_6478[29:12]}};

assign tmp_7_11_fu_2233_p4 = {{p_Val2_17_10_reg_6532[29:12]}};

assign tmp_7_12_fu_2394_p4 = {{p_Val2_17_11_reg_6586[29:12]}};

assign tmp_7_13_fu_2555_p4 = {{p_Val2_17_12_reg_6640[29:12]}};

assign tmp_7_14_fu_2716_p4 = {{p_Val2_17_13_reg_6694[29:12]}};

assign tmp_7_15_fu_2877_p4 = {{p_Val2_17_14_reg_6748[29:12]}};

assign tmp_7_16_fu_3038_p4 = {{p_Val2_17_15_reg_6802[29:12]}};

assign tmp_7_17_fu_3199_p4 = {{p_Val2_17_16_reg_6856[29:12]}};

assign tmp_7_18_fu_3360_p4 = {{p_Val2_17_17_reg_6910[29:12]}};

assign tmp_7_19_fu_3521_p4 = {{p_Val2_17_18_reg_6964[29:12]}};

assign tmp_7_1_fu_462_p4 = {{p_Val2_11_reg_5938[29:12]}};

assign tmp_7_20_fu_3682_p4 = {{p_Val2_17_19_reg_7018[29:12]}};

assign tmp_7_21_fu_3843_p4 = {{p_Val2_17_20_reg_7072[29:12]}};

assign tmp_7_22_fu_4004_p4 = {{p_Val2_17_21_reg_7126[29:12]}};

assign tmp_7_23_fu_4165_p4 = {{p_Val2_17_22_reg_7180[29:12]}};

assign tmp_7_24_fu_4326_p4 = {{p_Val2_17_23_reg_7234[29:12]}};

assign tmp_7_25_fu_4487_p4 = {{p_Val2_17_24_reg_7288[29:12]}};

assign tmp_7_26_fu_4648_p4 = {{p_Val2_17_25_reg_7342[29:12]}};

assign tmp_7_27_fu_4809_p4 = {{p_Val2_17_26_reg_7396[29:12]}};

assign tmp_7_28_fu_4970_p4 = {{p_Val2_17_27_reg_7450[29:12]}};

assign tmp_7_2_fu_623_p4 = {{p_Val2_17_1_reg_5992[29:12]}};

assign tmp_7_3_fu_784_p4 = {{p_Val2_17_2_reg_6046[29:12]}};

assign tmp_7_4_fu_945_p4 = {{p_Val2_17_3_reg_6100[29:12]}};

assign tmp_7_5_fu_1106_p4 = {{p_Val2_17_4_reg_6154[29:12]}};

assign tmp_7_6_fu_1267_p4 = {{p_Val2_17_5_reg_6208[29:12]}};

assign tmp_7_7_fu_1428_p4 = {{p_Val2_17_6_reg_6262[29:12]}};

assign tmp_7_8_fu_1589_p4 = {{p_Val2_17_7_reg_6316[29:12]}};

assign tmp_7_9_fu_1750_p4 = {{p_Val2_17_8_reg_6370[29:12]}};

assign tmp_7_fu_292_p4 = {{z_re_V_reg_150[29:12]}};

assign tmp_7_s_fu_1911_p4 = {{p_Val2_17_9_reg_6424[29:12]}};

assign tmp_8_10_fu_2137_p1 = tmp_42_reg_6497;

assign tmp_8_11_fu_2298_p1 = tmp_45_reg_6551;

assign tmp_8_12_fu_2459_p1 = tmp_48_reg_6605;

assign tmp_8_13_fu_2620_p1 = tmp_51_reg_6659;

assign tmp_8_14_fu_2781_p1 = tmp_54_reg_6713;

assign tmp_8_15_fu_2942_p1 = tmp_57_reg_6767;

assign tmp_8_16_fu_3103_p1 = tmp_60_reg_6821;

assign tmp_8_17_fu_3264_p1 = tmp_63_reg_6875;

assign tmp_8_18_fu_3425_p1 = tmp_66_reg_6929;

assign tmp_8_19_fu_3586_p1 = tmp_69_reg_6983;

assign tmp_8_1_fu_527_p1 = tmp_12_reg_5957;

assign tmp_8_20_fu_3747_p1 = tmp_72_reg_7037;

assign tmp_8_21_fu_3908_p1 = tmp_75_reg_7091;

assign tmp_8_22_fu_4069_p1 = tmp_78_reg_7145;

assign tmp_8_23_fu_4230_p1 = tmp_81_reg_7199;

assign tmp_8_24_fu_4391_p1 = tmp_84_reg_7253;

assign tmp_8_25_fu_4552_p1 = tmp_87_reg_7307;

assign tmp_8_26_fu_4713_p1 = tmp_90_reg_7361;

assign tmp_8_27_fu_4874_p1 = tmp_93_reg_7415;

assign tmp_8_28_fu_5041_p1 = tmp_96_reg_7469;

assign tmp_8_2_fu_688_p1 = tmp_15_reg_6011;

assign tmp_8_3_fu_849_p1 = tmp_18_reg_6065;

assign tmp_8_4_fu_1010_p1 = tmp_21_reg_6119;

assign tmp_8_5_fu_1171_p1 = tmp_24_reg_6173;

assign tmp_8_6_fu_1332_p1 = tmp_27_reg_6227;

assign tmp_8_7_fu_1493_p1 = tmp_30_reg_6281;

assign tmp_8_8_fu_1654_p1 = tmp_33_reg_6335;

assign tmp_8_9_fu_1815_p1 = tmp_36_reg_6389;

assign tmp_8_fu_359_p1 = tmp_reg_5903;

assign tmp_8_s_fu_1976_p1 = tmp_39_reg_6443;

assign tmp_9_cast_fu_402_p1 = p_Val2_s_fu_395_p3;

assign tmp_s_fu_379_p1 = $signed(p_Val2_9_fu_370_p2);

assign val_assign_10_fu_2167_p2 = (($signed(r_V_11_fu_2161_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_11_fu_2328_p2 = (($signed(r_V_12_fu_2322_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_12_fu_2489_p2 = (($signed(r_V_13_fu_2483_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_13_fu_2650_p2 = (($signed(r_V_14_fu_2644_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_14_fu_2811_p2 = (($signed(r_V_15_fu_2805_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_15_fu_2972_p2 = (($signed(r_V_16_fu_2966_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_16_fu_3133_p2 = (($signed(r_V_17_fu_3127_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_17_fu_3294_p2 = (($signed(r_V_18_fu_3288_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_18_fu_3455_p2 = (($signed(r_V_19_fu_3449_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_19_fu_3616_p2 = (($signed(r_V_20_fu_3610_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_1_fu_557_p2 = (($signed(r_V_s_fu_551_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_20_fu_3777_p2 = (($signed(r_V_21_fu_3771_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_21_fu_3938_p2 = (($signed(r_V_22_fu_3932_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_22_fu_4099_p2 = (($signed(r_V_23_fu_4093_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_23_fu_4260_p2 = (($signed(r_V_24_fu_4254_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_24_fu_4421_p2 = (($signed(r_V_25_fu_4415_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_25_fu_4582_p2 = (($signed(r_V_26_fu_4576_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_26_fu_4743_p2 = (($signed(r_V_27_fu_4737_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_27_fu_4904_p2 = (($signed(r_V_28_fu_4898_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_28_fu_5071_p2 = (($signed(r_V_29_fu_5065_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_2_fu_718_p2 = (($signed(r_V_2_fu_712_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_3_fu_879_p2 = (($signed(r_V_3_fu_873_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_4_fu_1040_p2 = (($signed(r_V_4_fu_1034_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_5_fu_1201_p2 = (($signed(r_V_5_fu_1195_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_6_fu_1362_p2 = (($signed(r_V_6_fu_1356_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_7_fu_1523_p2 = (($signed(r_V_7_fu_1517_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_8_fu_1684_p2 = (($signed(r_V_8_fu_1678_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_9_fu_1845_p2 = (($signed(r_V_9_fu_1839_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_fu_389_p2 = (($signed(r_V_fu_383_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign val_assign_s_fu_2006_p2 = (($signed(r_V_10_fu_2000_p2) < $signed(33'd1073741825)) ? 1'b1 : 1'b0);

assign z0_im_V_cast_fu_270_p1 = $signed(z0_im_V_fu_262_p3);

assign z0_im_V_fu_262_p3 = {{im_V}, {12'd0}};

assign z0_re_V_cast_fu_258_p1 = $signed(z0_re_V_fu_250_p3);

assign z0_re_V_fu_250_p3 = {{re_V}, {12'd0}};

always @ (posedge ap_clk) begin
    z0_re_V_cast_reg_5821[11:0] <= 12'b000000000000;
    tmp_3_cast_cast_reg_5861[15:0] <= 16'b0000000000000000;
end

endmodule //mandel_calc
