


                              Fusion Compiler (TM)

                Version W-2024.09-SP2 for linux64 - Nov 26, 2024
                           Base Build Date: 11/5/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /home/DuongTuong-ST/.synopsys_fc_gui/preferences.tcl
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
#####################################################################
#####	             Route                                 #####
#####################################################################
source -echo /home/DuongTuong-ST/works/Projects/picorv32/setup/setup.tcl 
set DESIGN_NAME         "picorv32"              
set DESIGN_LIBRARY      "${DESIGN_NAME}.dlib"  
set WORK_DIR            "/home/DuongTuong-ST/works/Projects/picorv32"
set TECH_FILE           "${WORK_DIR}/tech/tf/saed14nm_1p9m.tf"
set REFERENCE_LIBRARY	"${WORK_DIR}/libs/saed14rvt/ndm/saed14rvt_frame_timing.ndm"
set OUTPUT_LOCATION     "${WORK_DIR}/results/picorv32.dlib"
set NETLIST_FILE        "${WORK_DIR}/inputs/netlist/picorv32.v"
set DB_FF               "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_ff0p88v125c.db"
set DB_TT  	        "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_tt0p8v25c.db"
set DB_SS               "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_ss0p72vm40c.db"
set TLUP_MIN_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cmin.tlup "
set TLUP_NOM_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cnom.tlup"
set TLUP_MAX_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cmax.tlup"
set LAYER_MAP_FILE      "${WORK_DIR}/tech/map/saed14nm_tf_itf_tluplus.map"
set MCMM_SETUP_SCRIPT   "${WORK_DIR}/inputs/constraints/mcmm_setup.tcl"
set SDC_FILE            "${WORK_DIR}/inputs/constraints/picorv32.sdc"
set DRC_RUNSET_FILE 	"${WORK_DIR}/tech/runsets/saed14nm_1p9m_drc_rules.rs"
set GDS_MAP_FILE	"${WORK_DIR}/tech/map/saed14nm_1p9m_gdsout_mw.map"
set MFILL_RUNSET_FILE	"${WORK_DIR}/tech/runsets/saed14nm_1p9m_mfill_rules.rs "
set GDS_FILE            "${WORK_DIR}/libs/saed14rvt/gds/saed14rvt.gds"
set REPORTS_PATH	"${WORK_DIR}/reports"
source ${WORK_DIR}/setup/utilities.tcl
set_host_options -max_cores 2
1
##open the design library
open_lib ${OUTPUT_LOCATION}
Information: Loading library file '/home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib' (FILE-007)
Information: Loading library file '/home/DuongTuong-ST/works/Projects/picorv32/libs/saed14rvt/ndm/saed14rvt_frame_timing.ndm' (FILE-007)
{picorv32.dlib}
# Copy the imported block
copy_block -from ${DESIGN_NAME}/clock -to ${DESIGN_NAME}/route
Information: User units loaded from library 'saed14rvt_frame_timing' (LNK-040)
{picorv32.dlib:picorv32/route.design}
open_block ${DESIGN_NAME}/route
Information: Incrementing open_count of block 'picorv32.dlib:picorv32/route.design' to 2. (DES-021)
{picorv32.dlib:picorv32/route.design}
set_lib_cell_purpose -include none {*/*_AO21* */*V2LP*}
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_4.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_U_0P5.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_4.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_0P5.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
1
# Setup application options
set_app_options -name route.global.force_rerun_after_global_route_opt -value true
Warning: application option <route.global.force_rerun_after_global_route_opt> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
route.global.force_rerun_after_global_route_opt true
set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_options -name opt.common.user_instance_name_prefix -value route
opt.common.user_instance_name_prefix route
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1 false} {VIA2 true}}
route.common.via_on_grid_by_layer_name {{VIA1 false} {VIA2 true}}
# Routing constraint
set_ignored_layers \
	-min_routing_layer M1 \
	-max_routing_layer M7
Using libraries: picorv32.dlib saed14rvt_frame_timing
Visiting block picorv32.dlib:picorv32/route.design
Information: Cellem using advance interpolation.
Design 'picorv32' was successfully linked.
1
#### Routing flow
sizeof_collection [get_nets -hierarchical *]
6706
report_ignored_layers
****************************************
Report : Ignored Layers
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:55:45 2025
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M1
Max Routing Layer               M7
RC Estimation Ignored Layers    PO M8 M9 MRDL 
1
report_scenarios
****************************************
Report : scenario
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:55:45 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
FUNC_Fast *     FUNC            Fast            true    true   true  true     true     true      true     true     true  true
FUNC_Slow *     FUNC            Slow            true    true   true  true     true     true      true     true     true  true
FUNC_Typical *  FUNC            Typical         true    true   true  true     true     true      true     true     true  true

1
# Check the design
check_routability

=========================================================
==     Check for PG Net Open  ==
=========================================================


>>>>>> No PG net open

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 


================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==             Check for pins             ==
============================================
Warning: pin is off track in the region (52.7490 11.1120) (52.7830 11.4980) on layer M1. (ZRT-761)
Warning: pin is off track in the region (44.1650 12.3120) (44.1990 12.6980) on layer M1. (ZRT-761)
Warning: pin is off track in the region (44.8320 12.8880) (44.8660 13.2880) on layer M1. (ZRT-761)
Warning: pin is off track in the region (43.6480 14.0880) (43.6820 14.4880) on layer M1. (ZRT-761)
Warning: pin is off track in the region (43.9440 14.7120) (43.9780 15.1120) on layer M1. (ZRT-761)
Warning: pin is off track in the region (41.1310 14.1020) (41.1650 14.4880) on layer M1. (ZRT-761)
Warning: pin is off track in the region (41.3530 13.5120) (41.3870 13.8980) on layer M1. (ZRT-761)
Warning: pin is off track in the region (46.8290 12.9020) (46.8630 13.2880) on layer M1. (ZRT-761)
Warning: pin is off track in the region (46.6080 14.1180) (46.6420 14.3130) on layer M1. (ZRT-761)
Warning: pin is off track in the region (48.1620 14.0880) (48.1960 14.4880) on layer M1. (ZRT-761)
Note - message 'ZRT-761' limit (10) exceeded. Remainder will be suppressed.

>>>>>> found 4 pins overlap pins

>>>>>> found 18066 off track pins

====================================================
== Check for the Cut Metal not on Preferred Grid ==
====================================================

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 263

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

=========================================================
==     Check for shapes with no net  ==
=========================================================

>>> No shape with no net.

=========================================================
==     Check for high fanout net  ==
=========================================================

>>> No high fanout net.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
rtapiOptAttrInterf: set attribute check_routability_called=1753862148 
# Global routing
route_global
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Generating Timing information  
Information: Timer using 2 threads
Information: RDE mode is turned on. (TIM-124)
Information: Corner Slow: no PVT mismatches. (PVT-032)
Information: Corner Typical: no PVT mismatches. (PVT-032)
Information: Corner Fast: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6706 nets, 6654 global routed, 50 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6704, routed nets = 6704, across physical hierarchy nets = 0, parasitics cached nets = 6704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Generating Timing information  ... Done
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:01 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 4414 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   60  Alloctr   60  Proc  -24 
[End of Read DB] Total (MB): Used   67  Alloctr   68  Proc 4390 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   71  Alloctr   72  Proc 4390 
Net statistics:
Total number of nets     = 6706
Number of nets to route  = 6681
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
6706 nets are fully connected,
 of which 25 are detail routed and 6643 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Information: 6681 of the existing global routes are deleted. (ZRT-102)
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   73  Alloctr   76  Proc 4390 
Net length statistics: 
Net Count(Ignore Fully Rted) 6681, Total Half Perimeter Wire Length (HPWL) 68624 microns
HPWL   0 ~   50 microns: Net Count     6404	Total HPWL        43690 microns
HPWL  50 ~  100 microns: Net Count      200	Total HPWL        14481 microns
HPWL 100 ~  200 microns: Net Count       77	Total HPWL        10454 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  7.10	 on layer (3)	 M3
Average gCell capacity  5.34	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used   77  Alloctr   80  Proc 4390 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   77  Alloctr   80  Proc 4390 
Number of user frozen nets = 0
Timing criticality report: total 1324 (19.74)% critical nets.
   Number of criticality 1 nets = 1220 (18.19)%
   Number of criticality 2 nets = 104 (1.55)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   10  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   78  Alloctr   81  Proc 4390 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  254  Alloctr  257  Proc 4390 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  259  Alloctr  261  Proc 4390 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    18 Max = 2 GRCs =    24 (0.04%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    18 Max = 2 (GRCs =  7) GRCs =    24 (0.09%)
Initial. Both Dirs: Overflow =  2175 Max = 7 GRCs =  2444 (4.51%)
Initial. H routing: Overflow =   679 Max = 7 (GRCs =  1) GRCs =   880 (3.24%)
Initial. V routing: Overflow =  1496 Max = 5 (GRCs =  6) GRCs =  1564 (5.77%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   554 Max = 7 (GRCs =  1) GRCs =   602 (2.22%)
Initial. M3         Overflow =  1484 Max = 5 (GRCs =  6) GRCs =  1534 (5.66%)
Initial. M4         Overflow =    71 Max = 3 (GRCs =  2) GRCs =   154 (0.57%)
Initial. M5         Overflow =    11 Max = 2 (GRCs =  2) GRCs =    30 (0.11%)
Initial. M6         Overflow =    53 Max = 2 (GRCs =  7) GRCs =   124 (0.46%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.9 0.81 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       46.2 13.6 4.31 8.83 2.65 7.57 5.86 4.08 3.48 0.34 2.20 0.21 0.19 0.36
M3       46.5 6.67 4.74 6.83 1.38 7.99 7.77 4.72 6.12 0.00 5.07 0.52 0.51 1.13
M4       41.5 25.9 0.38 16.3 0.00 7.39 5.58 0.18 1.42 0.00 1.15 0.00 0.01 0.10
M5       62.7 10.5 2.20 13.2 0.00 6.46 3.54 0.46 0.42 0.00 0.45 0.00 0.00 0.02
M6       59.4 15.6 2.50 9.99 0.00 5.12 3.83 0.53 1.42 0.00 1.35 0.00 0.03 0.13
M7       83.1 9.06 1.09 4.65 0.00 1.73 0.29 0.02 0.00 0.00 0.01 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.1 8.45 1.59 6.15 0.41 3.72 2.76 1.03 1.32 0.03 1.05 0.08 0.08 0.18


Initial. Total Wire Length = 74424.70
Initial. Layer M1 wire length = 217.08
Initial. Layer M2 wire length = 17661.56
Initial. Layer M3 wire length = 18568.65
Initial. Layer M4 wire length = 13596.26
Initial. Layer M5 wire length = 9325.76
Initial. Layer M6 wire length = 11283.19
Initial. Layer M7 wire length = 3772.21
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 50037
Initial. Via VIA1_Base count = 16950
Initial. Via VIA2_Base count = 22742
Initial. Via VIA34SQ_C count = 5137
Initial. Via VIA4SQ count = 3174
Initial. Via VIA5SQ_C count = 1386
Initial. Via VIA67SQ_C count = 648
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:55:53 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  259  Alloctr  262  Proc 4390 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     7 Max = 2 GRCs =    12 (0.02%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     7 Max = 2 (GRCs =  2) GRCs =    12 (0.04%)
phase1. Both Dirs: Overflow =   691 Max = 7 GRCs =   883 (1.63%)
phase1. H routing: Overflow =   293 Max = 7 (GRCs =  1) GRCs =   366 (1.35%)
phase1. V routing: Overflow =   398 Max = 4 (GRCs =  1) GRCs =   517 (1.91%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   285 Max = 7 (GRCs =  1) GRCs =   309 (1.14%)
phase1. M3         Overflow =   395 Max = 4 (GRCs =  1) GRCs =   505 (1.86%)
phase1. M4         Overflow =     6 Max = 2 (GRCs =  2) GRCs =    33 (0.12%)
phase1. M5         Overflow =     2 Max = 1 (GRCs = 12) GRCs =    12 (0.04%)
phase1. M6         Overflow =     1 Max = 1 (GRCs = 24) GRCs =    24 (0.09%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.8 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       45.2 14.6 4.58 9.33 2.72 7.48 6.02 4.18 3.59 0.32 1.57 0.09 0.11 0.18
M3       45.9 7.52 4.98 7.12 1.30 8.45 8.40 5.26 7.27 0.00 3.12 0.10 0.18 0.34
M4       39.5 25.8 0.41 16.5 0.00 7.94 6.50 0.21 2.02 0.00 0.99 0.00 0.00 0.00
M5       58.9 10.9 1.95 13.1 0.00 7.72 4.94 0.76 0.92 0.00 0.70 0.00 0.00 0.00
M6       55.3 17.8 2.71 11.2 0.00 5.61 4.03 0.56 1.50 0.00 1.15 0.00 0.00 0.00
M7       78.6 9.92 1.43 5.76 0.00 2.94 1.07 0.08 0.13 0.00 0.05 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.9 8.84 1.65 6.37 0.41 4.05 3.13 1.12 1.56 0.03 0.77 0.02 0.03 0.05


phase1. Total Wire Length = 75967.09
phase1. Layer M1 wire length = 228.58
phase1. Layer M2 wire length = 17166.97
phase1. Layer M3 wire length = 16850.22
phase1. Layer M4 wire length = 13903.82
phase1. Layer M5 wire length = 10662.08
phase1. Layer M6 wire length = 11862.56
phase1. Layer M7 wire length = 5292.27
phase1. Layer M8 wire length = 0.60
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 53539
phase1. Via VIA1_Base count = 16947
phase1. Via VIA2_Base count = 22834
phase1. Via VIA34SQ_C count = 6399
phase1. Via VIA4SQ count = 4418
phase1. Via VIA5SQ_C count = 1832
phase1. Via VIA67SQ_C count = 1107
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:55:54 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  259  Alloctr  262  Proc 4390 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    37 Max = 2 GRCs =    42 (0.08%)
phase2. H routing: Overflow =    26 Max = 2 (GRCs =  2) GRCs =    30 (0.11%)
phase2. V routing: Overflow =    11 Max = 1 (GRCs = 12) GRCs =    12 (0.04%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    26 Max = 2 (GRCs =  2) GRCs =    30 (0.11%)
phase2. M3         Overflow =    11 Max = 1 (GRCs = 12) GRCs =    12 (0.04%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.8 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       45.3 16.9 5.77 12.1 3.54 8.62 4.44 1.58 0.74 0.00 0.78 0.00 0.00 0.05
M3       48.4 9.71 6.17 9.78 1.68 10.0 7.55 3.73 1.99 0.00 0.91 0.00 0.00 0.03
M4       40.7 26.3 0.45 16.3 0.00 7.42 6.08 0.14 1.79 0.00 0.65 0.00 0.00 0.00
M5       58.7 10.9 1.93 12.8 0.00 7.61 5.33 0.83 1.04 0.00 0.70 0.00 0.00 0.00
M6       55.5 17.5 2.68 11.1 0.00 5.71 4.18 0.62 1.35 0.00 1.16 0.00 0.00 0.00
M7       77.9 9.79 1.49 6.18 0.00 3.12 1.11 0.13 0.12 0.00 0.08 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.3 9.31 1.89 6.91 0.53 4.29 2.90 0.71 0.71 0.00 0.43 0.00 0.00 0.01


phase2. Total Wire Length = 76291.91
phase2. Layer M1 wire length = 228.58
phase2. Layer M2 wire length = 17184.00
phase2. Layer M3 wire length = 16666.06
phase2. Layer M4 wire length = 14074.12
phase2. Layer M5 wire length = 10818.01
phase2. Layer M6 wire length = 11791.74
phase2. Layer M7 wire length = 5528.80
phase2. Layer M8 wire length = 0.60
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 54184
phase2. Via VIA1_Base count = 16947
phase2. Via VIA2_Base count = 22930
phase2. Via VIA34SQ_C count = 6591
phase2. Via VIA4SQ count = 4612
phase2. Via VIA5SQ_C count = 1927
phase2. Via VIA67SQ_C count = 1175
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:55:55 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  259  Alloctr  262  Proc 4390 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    30 Max = 2 GRCs =    34 (0.06%)
phase3. H routing: Overflow =    25 Max = 2 (GRCs =  2) GRCs =    29 (0.11%)
phase3. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.02%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    25 Max = 2 (GRCs =  2) GRCs =    29 (0.11%)
phase3. M3         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.02%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.8 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       45.4 16.9 5.77 12.1 3.53 8.59 4.46 1.59 0.74 0.00 0.79 0.00 0.00 0.04
M3       48.4 9.70 6.16 9.76 1.68 10.0 7.57 3.74 1.98 0.00 0.94 0.00 0.00 0.02
M4       40.7 26.3 0.45 16.3 0.00 7.40 6.06 0.14 1.80 0.00 0.69 0.00 0.00 0.00
M5       58.7 10.9 1.93 12.8 0.00 7.63 5.32 0.81 1.04 0.00 0.69 0.00 0.00 0.00
M6       55.5 17.5 2.68 11.1 0.00 5.76 4.18 0.58 1.35 0.00 1.14 0.00 0.00 0.00
M7       77.9 9.79 1.49 6.18 0.00 3.12 1.11 0.13 0.12 0.00 0.08 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.3 9.30 1.89 6.91 0.53 4.29 2.90 0.70 0.71 0.00 0.44 0.00 0.00 0.01


phase3. Total Wire Length = 76299.43
phase3. Layer M1 wire length = 228.58
phase3. Layer M2 wire length = 17196.19
phase3. Layer M3 wire length = 16671.94
phase3. Layer M4 wire length = 14086.25
phase3. Layer M5 wire length = 10812.72
phase3. Layer M6 wire length = 11774.34
phase3. Layer M7 wire length = 5528.80
phase3. Layer M8 wire length = 0.60
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 54184
phase3. Via VIA1_Base count = 16947
phase3. Via VIA2_Base count = 22934
phase3. Via VIA34SQ_C count = 6592
phase3. Via VIA4SQ count = 4609
phase3. Via VIA5SQ_C count = 1925
phase3. Via VIA67SQ_C count = 1175
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  191  Alloctr  193  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  259  Alloctr  262  Proc 4390 

Congestion utilization per direction:
Average vertical track utilization   = 14.84 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 13.97 %
Peak    horizontal track utilization = 66.67 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  186  Alloctr  188  Proc    0 
[End of Global Routing] Total (MB): Used  255  Alloctr  259  Proc 4390 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -62  Alloctr  -66  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4390 
rtapiOptAttrInterf: set attribute check_routability_called=1753862155 
# Track assignment and net routing
route_track

Start track assignment

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 2 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   65  Alloctr   65  Proc    0 
[Track Assign: TA init] Total (MB): Used   68  Alloctr   69  Proc 4390 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 58793 of 86974


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   66  Alloctr   68  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   72  Proc 4390 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   67  Alloctr   68  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   72  Proc 4390 

Number of wires with overlap after iteration 1 = 40382 of 63244


Wire length and via report:
---------------------------
Number of M1 wires: 2968 		  : 0
Number of M2 wires: 27087 		 VIA1_Base: 17494
Number of M3 wires: 21213 		 VIA2_Base: 28226
Number of M4 wires: 6907 		 VIA34SQ_C: 7599
Number of M5 wires: 3034 		 VIA4SQ: 4608
Number of M6 wires: 1416 		 VIA5SQ_C: 1977
Number of M7 wires: 619 		 VIA67SQ_C: 1120
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 63244 		 vias: 61024

Total M1 wire length: 383.3
Total M2 wire length: 16579.2
Total M3 wire length: 16750.5
Total M4 wire length: 15219.5
Total M5 wire length: 10800.6
Total M6 wire length: 11848.1
Total M7 wire length: 5392.2
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 76973.4

Longest M1 wire length: 26.8
Longest M2 wire length: 112.6
Longest M3 wire length: 31.6
Longest M4 wire length: 116.8
Longest M5 wire length: 46.9
Longest M6 wire length: 115.0
Longest M7 wire length: 49.4
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    1  Proc 4390 
# Detail routing and DRC fixing
route_detail 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   75  Alloctr   76  Proc   44 
[Dr init] Total (MB): Used   79  Alloctr   80  Proc 4435 
Total number of nets = 6706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	11/276 Partitions, Violations =	31
Routed	12/276 Partitions, Violations =	35
Routed	13/276 Partitions, Violations =	35
Routed	14/276 Partitions, Violations =	35
Routed	15/276 Partitions, Violations =	43
Routed	16/276 Partitions, Violations =	94
Routed	17/276 Partitions, Violations =	103
Routed	18/276 Partitions, Violations =	132
Routed	19/276 Partitions, Violations =	169
Routed	20/276 Partitions, Violations =	176
Routed	21/276 Partitions, Violations =	165
Routed	22/276 Partitions, Violations =	165
Routed	23/276 Partitions, Violations =	165
Routed	24/276 Partitions, Violations =	165
Routed	25/276 Partitions, Violations =	165
Routed	26/276 Partitions, Violations =	165
Routed	27/276 Partitions, Violations =	165
Routed	28/276 Partitions, Violations =	168
Routed	29/276 Partitions, Violations =	168
Routed	30/276 Partitions, Violations =	168
Routed	31/276 Partitions, Violations =	168
Routed	32/276 Partitions, Violations =	168
Routed	33/276 Partitions, Violations =	168
Routed	34/276 Partitions, Violations =	168
Routed	35/276 Partitions, Violations =	168
Routed	36/276 Partitions, Violations =	170
Routed	37/276 Partitions, Violations =	175
Routed	38/276 Partitions, Violations =	175
Routed	39/276 Partitions, Violations =	175
Routed	40/276 Partitions, Violations =	192
Routed	41/276 Partitions, Violations =	206
Routed	42/276 Partitions, Violations =	227
Routed	43/276 Partitions, Violations =	228
Routed	44/276 Partitions, Violations =	233
Routed	45/276 Partitions, Violations =	271
Routed	46/276 Partitions, Violations =	271
Routed	47/276 Partitions, Violations =	312
Routed	48/276 Partitions, Violations =	328
Routed	49/276 Partitions, Violations =	344
Routed	50/276 Partitions, Violations =	359
Routed	51/276 Partitions, Violations =	359
Routed	52/276 Partitions, Violations =	372
Routed	53/276 Partitions, Violations =	374
Routed	54/276 Partitions, Violations =	374
Routed	55/276 Partitions, Violations =	374
Routed	56/276 Partitions, Violations =	374
Routed	57/276 Partitions, Violations =	378
Routed	58/276 Partitions, Violations =	378
Routed	59/276 Partitions, Violations =	378
Routed	60/276 Partitions, Violations =	378
Routed	61/276 Partitions, Violations =	380
Routed	62/276 Partitions, Violations =	380
Routed	63/276 Partitions, Violations =	430
Routed	64/276 Partitions, Violations =	411
Routed	65/276 Partitions, Violations =	434
Routed	66/276 Partitions, Violations =	441
Routed	67/276 Partitions, Violations =	478
Routed	68/276 Partitions, Violations =	484
Routed	69/276 Partitions, Violations =	510
Routed	70/276 Partitions, Violations =	540
Routed	71/276 Partitions, Violations =	529
Routed	72/276 Partitions, Violations =	529
Routed	73/276 Partitions, Violations =	529
Routed	74/276 Partitions, Violations =	539
Routed	75/276 Partitions, Violations =	539
Routed	76/276 Partitions, Violations =	510
Routed	77/276 Partitions, Violations =	532
Routed	78/276 Partitions, Violations =	581
Routed	79/276 Partitions, Violations =	581
Routed	80/276 Partitions, Violations =	585
Routed	81/276 Partitions, Violations =	599
Routed	82/276 Partitions, Violations =	599
Routed	83/276 Partitions, Violations =	599
Routed	84/276 Partitions, Violations =	664
Routed	85/276 Partitions, Violations =	664
Routed	86/276 Partitions, Violations =	664
Routed	87/276 Partitions, Violations =	664
Routed	88/276 Partitions, Violations =	722
Routed	89/276 Partitions, Violations =	765
Routed	90/276 Partitions, Violations =	780
Routed	91/276 Partitions, Violations =	780
Routed	92/276 Partitions, Violations =	780
Routed	93/276 Partitions, Violations =	835
Routed	94/276 Partitions, Violations =	843
Routed	95/276 Partitions, Violations =	834
Routed	96/276 Partitions, Violations =	834
Routed	97/276 Partitions, Violations =	860
Routed	98/276 Partitions, Violations =	860
Routed	99/276 Partitions, Violations =	870
Routed	100/276 Partitions, Violations =	870
Routed	101/276 Partitions, Violations =	870
Routed	102/276 Partitions, Violations =	870
Routed	103/276 Partitions, Violations =	917
Routed	104/276 Partitions, Violations =	931
Routed	105/276 Partitions, Violations =	965
Routed	106/276 Partitions, Violations =	956
Routed	107/276 Partitions, Violations =	993
Routed	108/276 Partitions, Violations =	991
Routed	109/276 Partitions, Violations =	998
Routed	110/276 Partitions, Violations =	1013
Routed	111/276 Partitions, Violations =	1013
Routed	112/276 Partitions, Violations =	1013
Routed	113/276 Partitions, Violations =	1022
Routed	114/276 Partitions, Violations =	1022
Routed	115/276 Partitions, Violations =	1022
Routed	116/276 Partitions, Violations =	1022
Routed	117/276 Partitions, Violations =	1022
Routed	118/276 Partitions, Violations =	1024
Routed	119/276 Partitions, Violations =	1036
Routed	120/276 Partitions, Violations =	1035
Routed	121/276 Partitions, Violations =	1038
Routed	122/276 Partitions, Violations =	1041
Routed	123/276 Partitions, Violations =	1040
Routed	124/276 Partitions, Violations =	1050
Routed	125/276 Partitions, Violations =	1049
Routed	126/276 Partitions, Violations =	1080
Routed	127/276 Partitions, Violations =	1077
Routed	128/276 Partitions, Violations =	1089
Routed	129/276 Partitions, Violations =	1089
Routed	130/276 Partitions, Violations =	1124
Routed	131/276 Partitions, Violations =	1077
Routed	132/276 Partitions, Violations =	1080
Routed	133/276 Partitions, Violations =	1064
Routed	134/276 Partitions, Violations =	1064
Routed	135/276 Partitions, Violations =	1064
Routed	136/276 Partitions, Violations =	1069
Routed	137/276 Partitions, Violations =	1093
Routed	138/276 Partitions, Violations =	1082
Routed	139/276 Partitions, Violations =	1082
Routed	140/276 Partitions, Violations =	1082
Routed	141/276 Partitions, Violations =	1074
Routed	142/276 Partitions, Violations =	1106
Routed	143/276 Partitions, Violations =	1109
Routed	144/276 Partitions, Violations =	1109
Routed	145/276 Partitions, Violations =	1109
Routed	146/276 Partitions, Violations =	1098
Routed	147/276 Partitions, Violations =	1093
Routed	148/276 Partitions, Violations =	1133
Routed	149/276 Partitions, Violations =	1120
Routed	150/276 Partitions, Violations =	1124
Routed	151/276 Partitions, Violations =	1137
Routed	152/276 Partitions, Violations =	1084
Routed	153/276 Partitions, Violations =	1091
Routed	154/276 Partitions, Violations =	1091
Routed	155/276 Partitions, Violations =	1096
Routed	156/276 Partitions, Violations =	1096
Routed	157/276 Partitions, Violations =	1096
Routed	158/276 Partitions, Violations =	1096
Routed	159/276 Partitions, Violations =	1096
Routed	160/276 Partitions, Violations =	1067
Routed	161/276 Partitions, Violations =	1088
Routed	162/276 Partitions, Violations =	1102
Routed	163/276 Partitions, Violations =	1051
Routed	164/276 Partitions, Violations =	1037
Routed	165/276 Partitions, Violations =	1047
Routed	166/276 Partitions, Violations =	1040
Routed	167/276 Partitions, Violations =	1068
Routed	168/276 Partitions, Violations =	1072
Routed	169/276 Partitions, Violations =	1072
Routed	170/276 Partitions, Violations =	1057
Routed	171/276 Partitions, Violations =	1058
Routed	172/276 Partitions, Violations =	1066
Routed	173/276 Partitions, Violations =	1066
Routed	174/276 Partitions, Violations =	1073
Routed	175/276 Partitions, Violations =	1063
Routed	176/276 Partitions, Violations =	1096
Routed	177/276 Partitions, Violations =	1096
Routed	178/276 Partitions, Violations =	1086
Routed	179/276 Partitions, Violations =	1094
Routed	180/276 Partitions, Violations =	1098
Routed	181/276 Partitions, Violations =	1112
Routed	182/276 Partitions, Violations =	1128
Routed	183/276 Partitions, Violations =	1128
Routed	184/276 Partitions, Violations =	1161
Routed	185/276 Partitions, Violations =	1157
Routed	186/276 Partitions, Violations =	1179
Routed	187/276 Partitions, Violations =	1189
Routed	188/276 Partitions, Violations =	1180
Routed	189/276 Partitions, Violations =	1180
Routed	190/276 Partitions, Violations =	1180
Routed	191/276 Partitions, Violations =	1180
Routed	192/276 Partitions, Violations =	1180
Routed	193/276 Partitions, Violations =	1180
Routed	194/276 Partitions, Violations =	1180
Routed	195/276 Partitions, Violations =	1180
Routed	196/276 Partitions, Violations =	1180
Routed	197/276 Partitions, Violations =	1180
Routed	198/276 Partitions, Violations =	1203
Routed	199/276 Partitions, Violations =	1193
Routed	200/276 Partitions, Violations =	1193
Routed	201/276 Partitions, Violations =	1193
Routed	202/276 Partitions, Violations =	1193
Routed	203/276 Partitions, Violations =	1176
Routed	204/276 Partitions, Violations =	1156
Routed	205/276 Partitions, Violations =	1166
Routed	206/276 Partitions, Violations =	1125
Routed	207/276 Partitions, Violations =	1162
Routed	208/276 Partitions, Violations =	1159
Routed	209/276 Partitions, Violations =	1136
Routed	210/276 Partitions, Violations =	1130
Routed	211/276 Partitions, Violations =	1140
Routed	212/276 Partitions, Violations =	1140
Routed	213/276 Partitions, Violations =	1140
Routed	214/276 Partitions, Violations =	1121
Routed	215/276 Partitions, Violations =	1078
Routed	216/276 Partitions, Violations =	1058
Routed	217/276 Partitions, Violations =	1058
Routed	218/276 Partitions, Violations =	1058
Routed	219/276 Partitions, Violations =	1058
Routed	220/276 Partitions, Violations =	1041
Routed	221/276 Partitions, Violations =	1043
Routed	222/276 Partitions, Violations =	1008
Routed	223/276 Partitions, Violations =	983
Routed	224/276 Partitions, Violations =	977
Routed	225/276 Partitions, Violations =	968
Routed	226/276 Partitions, Violations =	914
Routed	227/276 Partitions, Violations =	914
Routed	228/276 Partitions, Violations =	874
Routed	229/276 Partitions, Violations =	874
Routed	230/276 Partitions, Violations =	874
Routed	231/276 Partitions, Violations =	874
Routed	232/276 Partitions, Violations =	874
Routed	233/276 Partitions, Violations =	860
Routed	234/276 Partitions, Violations =	837
Routed	235/276 Partitions, Violations =	824
Routed	236/276 Partitions, Violations =	824
Routed	237/276 Partitions, Violations =	821
Routed	238/276 Partitions, Violations =	789
Routed	239/276 Partitions, Violations =	785
Routed	240/276 Partitions, Violations =	762
Routed	241/276 Partitions, Violations =	762
Routed	242/276 Partitions, Violations =	752
Routed	243/276 Partitions, Violations =	727
Routed	244/276 Partitions, Violations =	727
Routed	245/276 Partitions, Violations =	715
Routed	246/276 Partitions, Violations =	677
Routed	247/276 Partitions, Violations =	681
Routed	248/276 Partitions, Violations =	657
Routed	249/276 Partitions, Violations =	652
Routed	250/276 Partitions, Violations =	648
Routed	251/276 Partitions, Violations =	656
Routed	252/276 Partitions, Violations =	656
Routed	253/276 Partitions, Violations =	589
Routed	254/276 Partitions, Violations =	589
Routed	255/276 Partitions, Violations =	589
Routed	256/276 Partitions, Violations =	589
Routed	257/276 Partitions, Violations =	600
Routed	258/276 Partitions, Violations =	600
Routed	259/276 Partitions, Violations =	568
Routed	260/276 Partitions, Violations =	568
Routed	261/276 Partitions, Violations =	575
Routed	262/276 Partitions, Violations =	527
Routed	263/276 Partitions, Violations =	566
Routed	264/276 Partitions, Violations =	553
Routed	265/276 Partitions, Violations =	504
Routed	266/276 Partitions, Violations =	486
Routed	267/276 Partitions, Violations =	486
Routed	268/276 Partitions, Violations =	412
Routed	269/276 Partitions, Violations =	404
Routed	270/276 Partitions, Violations =	404
Routed	271/276 Partitions, Violations =	354
Routed	272/276 Partitions, Violations =	354
Routed	273/276 Partitions, Violations =	345
Routed	274/276 Partitions, Violations =	345
Routed	275/276 Partitions, Violations =	352
Routed	276/276 Partitions, Violations =	352

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	352
	Diff net spacing : 199
	Diff net var rule spacing : 19
	Diff net via-cut spacing : 23
	Edge-line via spacing : 1
	End of line enclosure : 28
	Less than minimum area : 5
	Less than minimum width : 10
	Less than NDR width : 11
	Off-grid : 21
	Same net spacing : 7
	Same net via-cut spacing : 10
	Short : 18

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Iter 0] Stage (MB): Used  156  Alloctr  157  Proc   44 
[Iter 0] Total (MB): Used  159  Alloctr  161  Proc 4435 

End DR iteration 0 with 276 parts

Start DR iteration 1: non-uniform partition
Routed	1/138 Partitions, Violations =	339
Routed	2/138 Partitions, Violations =	338
Routed	3/138 Partitions, Violations =	334
Routed	4/138 Partitions, Violations =	338
Routed	5/138 Partitions, Violations =	337
Routed	6/138 Partitions, Violations =	337
Routed	7/138 Partitions, Violations =	334
Routed	8/138 Partitions, Violations =	333
Routed	9/138 Partitions, Violations =	334
Routed	10/138 Partitions, Violations =	331
Routed	11/138 Partitions, Violations =	323
Routed	12/138 Partitions, Violations =	322
Routed	13/138 Partitions, Violations =	322
Routed	14/138 Partitions, Violations =	323
Routed	15/138 Partitions, Violations =	325
Routed	16/138 Partitions, Violations =	325
Routed	17/138 Partitions, Violations =	322
Routed	18/138 Partitions, Violations =	318
Routed	19/138 Partitions, Violations =	319
Routed	20/138 Partitions, Violations =	319
Routed	21/138 Partitions, Violations =	318
Routed	22/138 Partitions, Violations =	317
Routed	23/138 Partitions, Violations =	311
Routed	24/138 Partitions, Violations =	309
Routed	25/138 Partitions, Violations =	309
Routed	26/138 Partitions, Violations =	300
Routed	27/138 Partitions, Violations =	299
Routed	28/138 Partitions, Violations =	297
Routed	29/138 Partitions, Violations =	296
Routed	30/138 Partitions, Violations =	295
Routed	31/138 Partitions, Violations =	295
Routed	32/138 Partitions, Violations =	294
Routed	33/138 Partitions, Violations =	293
Routed	34/138 Partitions, Violations =	293
Routed	35/138 Partitions, Violations =	294
Routed	36/138 Partitions, Violations =	291
Routed	37/138 Partitions, Violations =	291
Routed	38/138 Partitions, Violations =	290
Routed	39/138 Partitions, Violations =	285
Routed	40/138 Partitions, Violations =	284
Routed	41/138 Partitions, Violations =	284
Routed	42/138 Partitions, Violations =	284
Routed	43/138 Partitions, Violations =	282
Routed	44/138 Partitions, Violations =	282
Routed	45/138 Partitions, Violations =	272
Routed	46/138 Partitions, Violations =	271
Routed	47/138 Partitions, Violations =	271
Routed	48/138 Partitions, Violations =	268
Routed	49/138 Partitions, Violations =	265
Routed	50/138 Partitions, Violations =	270
Routed	51/138 Partitions, Violations =	270
Routed	52/138 Partitions, Violations =	269
Routed	53/138 Partitions, Violations =	269
Routed	54/138 Partitions, Violations =	270
Routed	55/138 Partitions, Violations =	270
Routed	56/138 Partitions, Violations =	269
Routed	57/138 Partitions, Violations =	268
Routed	58/138 Partitions, Violations =	277
Routed	59/138 Partitions, Violations =	279
Routed	60/138 Partitions, Violations =	279
Routed	61/138 Partitions, Violations =	276
Routed	62/138 Partitions, Violations =	276
Routed	63/138 Partitions, Violations =	274
Routed	64/138 Partitions, Violations =	274
Routed	65/138 Partitions, Violations =	274
Routed	66/138 Partitions, Violations =	271
Routed	67/138 Partitions, Violations =	271
Routed	68/138 Partitions, Violations =	270
Routed	69/138 Partitions, Violations =	273
Routed	70/138 Partitions, Violations =	261
Routed	71/138 Partitions, Violations =	262
Routed	72/138 Partitions, Violations =	261
Routed	73/138 Partitions, Violations =	238
Routed	74/138 Partitions, Violations =	244
Routed	75/138 Partitions, Violations =	244
Routed	76/138 Partitions, Violations =	244
Routed	77/138 Partitions, Violations =	238
Routed	78/138 Partitions, Violations =	238
Routed	79/138 Partitions, Violations =	238
Routed	80/138 Partitions, Violations =	232
Routed	81/138 Partitions, Violations =	237
Routed	82/138 Partitions, Violations =	237
Routed	83/138 Partitions, Violations =	235
Routed	84/138 Partitions, Violations =	233
Routed	85/138 Partitions, Violations =	232
Routed	86/138 Partitions, Violations =	234
Routed	87/138 Partitions, Violations =	232
Routed	88/138 Partitions, Violations =	230
Routed	89/138 Partitions, Violations =	231
Routed	90/138 Partitions, Violations =	231
Routed	91/138 Partitions, Violations =	230
Routed	92/138 Partitions, Violations =	224
Routed	93/138 Partitions, Violations =	224
Routed	94/138 Partitions, Violations =	223
Routed	95/138 Partitions, Violations =	222
Routed	96/138 Partitions, Violations =	222
Routed	97/138 Partitions, Violations =	212
Routed	98/138 Partitions, Violations =	204
Routed	99/138 Partitions, Violations =	204
Routed	100/138 Partitions, Violations =	204
Routed	101/138 Partitions, Violations =	202
Routed	102/138 Partitions, Violations =	207
Routed	103/138 Partitions, Violations =	204
Routed	104/138 Partitions, Violations =	201
Routed	105/138 Partitions, Violations =	201
Routed	106/138 Partitions, Violations =	200
Routed	107/138 Partitions, Violations =	193
Routed	108/138 Partitions, Violations =	183
Routed	109/138 Partitions, Violations =	183
Routed	110/138 Partitions, Violations =	182
Routed	111/138 Partitions, Violations =	146
Routed	112/138 Partitions, Violations =	142
Routed	113/138 Partitions, Violations =	156
Routed	114/138 Partitions, Violations =	156
Routed	115/138 Partitions, Violations =	157
Routed	116/138 Partitions, Violations =	146
Routed	117/138 Partitions, Violations =	145
Routed	118/138 Partitions, Violations =	145
Routed	119/138 Partitions, Violations =	145
Routed	120/138 Partitions, Violations =	134
Routed	121/138 Partitions, Violations =	137
Routed	122/138 Partitions, Violations =	122
Routed	123/138 Partitions, Violations =	120
Routed	124/138 Partitions, Violations =	143
Routed	125/138 Partitions, Violations =	143
Routed	126/138 Partitions, Violations =	144
Routed	127/138 Partitions, Violations =	118
Routed	128/138 Partitions, Violations =	114
Routed	129/138 Partitions, Violations =	116
Routed	130/138 Partitions, Violations =	115
Routed	131/138 Partitions, Violations =	108
Routed	132/138 Partitions, Violations =	107
Routed	133/138 Partitions, Violations =	108
Routed	134/138 Partitions, Violations =	106
Routed	135/138 Partitions, Violations =	98
Routed	136/138 Partitions, Violations =	95
Routed	137/138 Partitions, Violations =	93
Routed	138/138 Partitions, Violations =	93

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	93
	Diff net spacing : 36
	Diff net var rule spacing : 8
	Diff net via-cut spacing : 15
	End of line enclosure : 5
	Less than minimum width : 2
	Less than NDR width : 9
	Off-grid : 9
	Same net via-cut spacing : 1
	Short : 8

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Iter 1] Stage (MB): Used  156  Alloctr  157  Proc   44 
[Iter 1] Total (MB): Used  159  Alloctr  161  Proc 4435 

End DR iteration 1 with 138 parts

Start DR iteration 2: non-uniform partition
Routed	1/34 Partitions, Violations =	89
Routed	2/34 Partitions, Violations =	88
Routed	3/34 Partitions, Violations =	84
Routed	4/34 Partitions, Violations =	80
Routed	5/34 Partitions, Violations =	81
Routed	6/34 Partitions, Violations =	76
Routed	7/34 Partitions, Violations =	76
Routed	8/34 Partitions, Violations =	74
Routed	9/34 Partitions, Violations =	74
Routed	10/34 Partitions, Violations =	46
Routed	11/34 Partitions, Violations =	45
Routed	12/34 Partitions, Violations =	44
Routed	13/34 Partitions, Violations =	42
Routed	14/34 Partitions, Violations =	42
Routed	15/34 Partitions, Violations =	42
Routed	16/34 Partitions, Violations =	41
Routed	17/34 Partitions, Violations =	36
Routed	18/34 Partitions, Violations =	31
Routed	19/34 Partitions, Violations =	30
Routed	20/34 Partitions, Violations =	29
Routed	21/34 Partitions, Violations =	28
Routed	22/34 Partitions, Violations =	28
Routed	23/34 Partitions, Violations =	26
Routed	24/34 Partitions, Violations =	27
Routed	25/34 Partitions, Violations =	25
Routed	26/34 Partitions, Violations =	25
Routed	27/34 Partitions, Violations =	17
Routed	28/34 Partitions, Violations =	16
Routed	29/34 Partitions, Violations =	10
Routed	30/34 Partitions, Violations =	9
Routed	31/34 Partitions, Violations =	6
Routed	32/34 Partitions, Violations =	6
Routed	33/34 Partitions, Violations =	5
Routed	34/34 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Diff net spacing : 2
	End of line enclosure : 1
	Off-grid : 1

[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 2] Stage (MB): Used  156  Alloctr  157  Proc   44 
[Iter 2] Total (MB): Used  159  Alloctr  161  Proc 4435 

End DR iteration 2 with 34 parts

Start DR iteration 3: non-uniform partition
Routed	1/4 Partitions, Violations =	3
Routed	2/4 Partitions, Violations =	1
Routed	3/4 Partitions, Violations =	0
Routed	4/4 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Off-grid : 1

[Iter 3] Elapsed real time: 0:00:17 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 3] Stage (MB): Used  156  Alloctr  157  Proc   44 
[Iter 3] Total (MB): Used  159  Alloctr  161  Proc 4435 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Short : 4

[Iter 4] Elapsed real time: 0:00:17 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 4] Stage (MB): Used  156  Alloctr  157  Proc   44 
[Iter 4] Total (MB): Used  159  Alloctr  161  Proc 4435 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 5] Elapsed real time: 0:00:17 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 5] Stage (MB): Used  156  Alloctr  157  Proc   44 
[Iter 5] Total (MB): Used  159  Alloctr  161  Proc 4435 

End DR iteration 5 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:18 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[DRC CHECK] Stage (MB): Used  156  Alloctr  157  Proc   69 
[DRC CHECK] Total (MB): Used  159  Alloctr  161  Proc 4459 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:18 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[DR] Stage (MB): Used   61  Alloctr   62  Proc   69 
[DR] Total (MB): Used   64  Alloctr   66  Proc 4459 
[DR: Done] Elapsed real time: 0:00:18 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:35
[DR: Done] Stage (MB): Used   61  Alloctr   62  Proc   69 
[DR: Done] Total (MB): Used   64  Alloctr   66  Proc 4459 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84749 micron
Total Number of Contacts =             61882
Total Number of Wires =                75823
Total Number of PtConns =              9651
Total Number of Routed Wires =       75708
Total Routed Wire Length =           84088 micron
Total Number of Routed Contacts =       61882
	Layer               M1 :        636 micron
	Layer               M2 :      19263 micron
	Layer               M3 :      18883 micron
	Layer               M4 :      15785 micron
	Layer               M5 :      11724 micron
	Layer               M6 :      12507 micron
	Layer               M7 :       5289 micron
	Layer               M8 :          0 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via          VIA67SQ_C :       1123
	Via           VIA5SQ_C :       2308
	Via           VIA4LG_C :          1
	Via             VIA4SQ :       4898
	Via          VIA34SQ_C :       8552
	Via     VIA34SQ_C(rot) :          3
	Via       VIA34SQ(rot) :          1
	Via          VIA2_Base :      27397
	Via          VIA23SQ_C :         78
	Via          VIA12SQ_C :          5
	Via     VIA12SQ_C(rot) :        349
	Via          VIA1_Base :      17159
	Via   VIA12BAR2_C(rot) :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 61882 vias)
 
    Layer VIA1       =  0.00% (0      / 17521   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17521   vias)
    Layer VIA2       =  0.00% (0      / 27475   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27475   vias)
    Layer VIA3       =  0.00% (0      / 8556    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8556    vias)
    Layer VIA4       =  0.00% (0      / 4899    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4899    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1123    vias)
 
  Total double via conversion rate    =  0.00% (0 / 61882 vias)
 
    Layer VIA1       =  0.00% (0      / 17521   vias)
    Layer VIA2       =  0.00% (0      / 27475   vias)
    Layer VIA3       =  0.00% (0      / 8556    vias)
    Layer VIA4       =  0.00% (0      / 4899    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 61882 vias)
 
    Layer VIA1       =  0.00% (0      / 17521   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17521   vias)
    Layer VIA2       =  0.00% (0      / 27475   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27475   vias)
    Layer VIA3       =  0.00% (0      / 8556    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8556    vias)
    Layer VIA4       =  0.00% (0      / 4899    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4899    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1123    vias)
 

Total number of nets = 6706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
# route_auto command will run above 3 steps
#### Routing optimization
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-07-30 14:56:18 / Session:  00:00:38 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1005 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:    58 s (  0.02 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:  1004 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6706 nets, 0 global routed, 6704 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'picorv32'. (NEX-022)
---extraction options---
Corner: Fast
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Typical
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Slow
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 2
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: picorv32 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 6704 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6704, routed nets = 6704, across physical hierarchy nets = 0, parasitics cached nets = 6704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQB_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)

Route-opt timing update complete          CPU:    63 s (  0.02 hr )  ELAPSE:    43 s (  0.01 hr )  MEM-PEAK:  1004 MB
INFO: Propagating Switching Activities
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0131     0.3225    128
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0131     0.3225    128        0     0.0000        0  156111712           0
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 112024.906           0
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1481369.38           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0131     0.3225    128        0     0.0000        1  156111712      3442.73       6002           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0131     0.3225    128        0        1  156111712      3442.73       6002
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Route-opt initialization complete         CPU:    69 s (  0.02 hr )  ELAPSE:    46 s (  0.01 hr )  MEM-PEAK:  1004 MB
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7626 total shapes.
Layer M2: cached 3307 shapes out of 39625 total shapes.
Layer M3: cached 3307 shapes out of 29061 total shapes.
Cached 9921 vias out of 78237 total vias.
Total 0.0914 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/route): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/route): 3116
Total 0.0733 seconds to load 7304 cell instances into cellmap
Moveable cells: 5942; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
6643 out of 6643 data nets are detail routed, 61 out of 61 clock nets are detail routed and total 6704 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.9560, cell height 0.6000, cell area 0.5736 for total 6002 placed and application fixed cells
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.37         0       3442.73  156111712.00        6002              0.01      1004

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.37         0       3441.89  156075424.00        5999              0.01      1004
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.37         0       3443.35  155876320.00        5999              0.01      1004
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1005
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
INFO: New Levelizer turned on
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.37         0       3443.49  155882016.00        5999              0.01      1006
INFO: New Levelizer turned on

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.37         0       3452.68  155424160.00        5999              0.01      1006

INFO: New Levelizer turned on
Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.37         0       3447.62  155284256.00        5980              0.01      1006
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.37         0       3447.62  155284256.00        5980              0.01      1006
Route-opt optimization Phase 14 Iter  3         0.00        0.00      0.37         0       3447.62  155284256.00        5980              0.01      1006
Route-opt optimization Phase 14 Iter  4         0.00        0.00      0.37         0       3447.62  155284256.00        5980              0.01      1006

Route-opt optimization Phase 15 Iter  1         0.00        0.00      0.37         0       3447.62  155284256.00        5980              0.01      1006
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       3477.76  156074496.00        5980              0.02      1006
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

Route-opt route preserve complete         CPU:    87 s (  0.02 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:  1024 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Generating Timing information  ... Done
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7894 total shapes.
Layer M2: cached 3307 shapes out of 39839 total shapes.
Layer M3: cached 3307 shapes out of 29071 total shapes.
Cached 9921 vias out of 78679 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0287 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         7382        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7382
number of references:               156
number of site rows:                104
number of locations attempted:   126289
number of locations failed:         637  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        875       331 ( 37.8%)        668       306 ( 45.8%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        875       331 ( 37.8%)        668       306 ( 45.8%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        6020 (77110 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.046 um ( 0.08 row height)
rms weighted cell displacement:   0.046 um ( 0.08 row height)
max cell displacement:            0.705 um ( 1.17 row height)
avg cell displacement:            0.008 um ( 0.01 row height)
avg weighted cell displacement:   0.008 um ( 0.01 row height)
number of cells moved:              466
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: routeropt_h_inst_22391 (SAEDRVT14_BUF_S_0P5)
  Input location: (109.784,8.6)
  Legal location: (109.414,8)
  Displacement:   0.705 um ( 1.17 row height)
Cell: placeHFSINV_2548_7956 (SAEDRVT14_INV_0P5)
  Input location: (104.012,32.6)
  Legal location: (104.308,33.2)
  Displacement:   0.669 um ( 1.12 row height)
Cell: routeropt_h_inst_22378 (SAEDRVT14_BUF_S_0P5)
  Input location: (106.898,8.6)
  Legal location: (106.602,9.2)
  Displacement:   0.669 um ( 1.12 row height)
Cell: routeropt_h_inst_22341 (SAEDRVT14_BUF_S_0P5)
  Input location: (103.05,14.6)
  Legal location: (102.828,14)
  Displacement:   0.640 um ( 1.07 row height)
Cell: routeropt_h_inst_22351 (SAEDRVT14_BUF_U_0P5)
  Input location: (110.894,24.2)
  Legal location: (111.116,23.6)
  Displacement:   0.640 um ( 1.07 row height)
Cell: routeropt_h_inst_22336 (SAEDRVT14_BUF_S_0P5)
  Input location: (109.044,12.8)
  Legal location: (109.266,13.4)
  Displacement:   0.640 um ( 1.07 row height)
Cell: routeropt_h_inst_22306 (SAEDRVT14_BUF_S_0P5)
  Input location: (89.36,27.8)
  Legal location: (89.582,28.4)
  Displacement:   0.640 um ( 1.07 row height)
Cell: routeropt_h_inst_22329 (SAEDRVT14_BUF_S_0P5)
  Input location: (90.544,15.2)
  Legal location: (90.766,15.8)
  Displacement:   0.640 um ( 1.07 row height)
Cell: routeropt_h_inst_22311 (SAEDRVT14_BUF_S_0P5)
  Input location: (117.11,25.4)
  Legal location: (116.962,24.8)
  Displacement:   0.618 um ( 1.03 row height)
Cell: routeropt_h_inst_22325 (SAEDRVT14_BUF_S_0P5)
  Input location: (120.662,36.8)
  Legal location: (120.81,36.2)
  Displacement:   0.618 um ( 1.03 row height)

Legalization succeeded.
Total Legalizer CPU: 0.956
Total Legalizer Wall Time: 0.957
----------------------------------------------------------------

Route-opt legalization complete           CPU:    88 s (  0.02 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1026 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   55  Alloctr   56  Proc 4517 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   55  Alloctr   56  Proc 4517 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   52  Alloctr   54  Proc 4517 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   57  Alloctr   58  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   60  Alloctr   62  Proc 4517 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   57  Alloctr   58  Proc    0 
[ECO: Analysis] Total (MB): Used   60  Alloctr   62  Proc 4517 
Num of eco nets = 6784
Num of open eco nets = 1282
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   58  Alloctr   58  Proc    0 
[ECO: Init] Total (MB): Used   62  Alloctr   63  Proc 4517 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   66  Alloctr   67  Proc 4517 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 4517 
Net statistics:
Total number of nets     = 6784
Number of nets to route  = 1282
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
1282 nets are partially connected,
 of which 1255 are detail routed and 195 are global routed.
5502 nets are fully connected,
 of which 5473 are detail routed and 1 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   78  Alloctr   80  Proc 4517 
Net length statistics: 
Net Count(Ignore Fully Rted) 1282, Total Half Perimeter Wire Length (HPWL) 16309 microns
HPWL   0 ~   50 microns: Net Count     1214	Total HPWL        10121 microns
HPWL  50 ~  100 microns: Net Count       45	Total HPWL         3191 microns
HPWL 100 ~  200 microns: Net Count       23	Total HPWL         2997 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.56	 on layer (2)	 M2
Average gCell capacity  7.09	 on layer (3)	 M3
Average gCell capacity  5.32	 on layer (4)	 M4
Average gCell capacity  5.00	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   83  Alloctr   84  Proc 4517 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   83  Alloctr   84  Proc 4517 
Number of user frozen nets = 0
Timing criticality report: total 31 (0.46)% critical nets.
   Number of criticality 1 nets = 21 (0.31)%
   Number of criticality 2 nets = 7 (0.10)%
   Number of criticality 3 nets = 3 (0.04)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   83  Alloctr   84  Proc 4517 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  160 
[End of Blocked Pin Detection] Total (MB): Used  259  Alloctr  260  Proc 4677 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  259  Alloctr  261  Proc 4677 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    15 (0.03%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    15 (0.06%)
Initial. Both Dirs: Overflow =  1240 Max = 5 GRCs =  1307 (2.41%)
Initial. H routing: Overflow =   546 Max = 5 (GRCs =  2) GRCs =   594 (2.19%)
Initial. V routing: Overflow =   693 Max = 5 (GRCs =  2) GRCs =   713 (2.63%)
Initial. M1         Overflow =   172 Max = 4 (GRCs =  1) GRCs =   135 (0.50%)
Initial. M2         Overflow =   364 Max = 5 (GRCs =  2) GRCs =   315 (1.16%)
Initial. M3         Overflow =   457 Max = 5 (GRCs =  2) GRCs =   483 (1.78%)
Initial. M4         Overflow =   151 Max = 3 (GRCs =  2) GRCs =   244 (0.90%)
Initial. M5         Overflow =    64 Max = 2 (GRCs =  3) GRCs =    95 (0.35%)
Initial. M6         Overflow =    30 Max = 2 (GRCs =  2) GRCs =    35 (0.13%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.3 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.50
M2       45.8 14.8 5.24 10.1 2.88 8.17 5.48 3.24 2.01 0.07 1.39 0.10 0.17 0.50
M3       47.8 9.32 6.15 9.06 1.67 9.14 7.32 3.30 2.72 0.00 2.47 0.14 0.21 0.66
M4       42.9 23.8 0.45 16.2 0.00 6.76 5.30 0.20 1.68 0.00 2.13 0.01 0.06 0.37
M5       59.5 11.2 2.09 12.0 0.00 6.40 4.76 0.69 1.19 0.00 1.79 0.00 0.01 0.20
M6       57.3 16.3 2.25 10.6 0.00 5.62 4.11 0.60 1.51 0.00 1.54 0.02 0.01 0.07
M7       78.9 9.33 1.27 5.93 0.00 3.06 1.01 0.06 0.25 0.00 0.15 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.2 9.48 1.96 7.08 0.50 4.33 3.09 0.90 1.04 0.01 1.05 0.03 0.05 0.25


Initial. Total Wire Length = 156.15
Initial. Layer M1 wire length = 25.28
Initial. Layer M2 wire length = 101.35
Initial. Layer M3 wire length = 24.69
Initial. Layer M4 wire length = 4.44
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.38
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 803
Initial. Via VIA1_Base count = 643
Initial. Via VIA2_Base count = 117
Initial. Via VIA34SQ_C count = 31
Initial. Via VIA4SQ count = 10
Initial. Via VIA5SQ_C count = 2
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:56:38 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  259  Alloctr  261  Proc 4677 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    15 (0.03%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    15 (0.06%)
phase1. Both Dirs: Overflow =  1226 Max = 5 GRCs =  1300 (2.40%)
phase1. H routing: Overflow =   541 Max = 5 (GRCs =  2) GRCs =   589 (2.17%)
phase1. V routing: Overflow =   684 Max = 5 (GRCs =  2) GRCs =   711 (2.62%)
phase1. M1         Overflow =   163 Max = 4 (GRCs =  1) GRCs =   132 (0.49%)
phase1. M2         Overflow =   359 Max = 5 (GRCs =  2) GRCs =   310 (1.14%)
phase1. M3         Overflow =   457 Max = 5 (GRCs =  2) GRCs =   484 (1.78%)
phase1. M4         Overflow =   151 Max = 3 (GRCs =  2) GRCs =   244 (0.90%)
phase1. M5         Overflow =    64 Max = 2 (GRCs =  3) GRCs =    95 (0.35%)
phase1. M6         Overflow =    30 Max = 2 (GRCs =  2) GRCs =    35 (0.13%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.3 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.49
M2       45.8 14.8 5.25 10.1 2.88 8.17 5.49 3.24 2.02 0.07 1.38 0.09 0.17 0.50
M3       47.8 9.33 6.14 9.06 1.67 9.14 7.31 3.30 2.72 0.00 2.47 0.14 0.21 0.66
M4       42.9 23.8 0.45 16.2 0.00 6.76 5.30 0.20 1.68 0.00 2.13 0.01 0.06 0.37
M5       59.5 11.2 2.09 12.0 0.00 6.40 4.76 0.69 1.19 0.00 1.79 0.00 0.01 0.20
M6       57.3 16.3 2.25 10.6 0.00 5.62 4.11 0.60 1.51 0.00 1.54 0.02 0.01 0.07
M7       78.9 9.33 1.27 5.93 0.00 3.06 1.01 0.06 0.25 0.00 0.15 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.2 9.47 1.96 7.08 0.50 4.33 3.09 0.89 1.04 0.01 1.05 0.03 0.05 0.25


phase1. Total Wire Length = 156.66
phase1. Layer M1 wire length = 25.28
phase1. Layer M2 wire length = 100.87
phase1. Layer M3 wire length = 25.20
phase1. Layer M4 wire length = 4.92
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.38
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 793
phase1. Via VIA1_Base count = 631
phase1. Via VIA2_Base count = 115
phase1. Via VIA34SQ_C count = 35
phase1. Via VIA4SQ count = 10
phase1. Via VIA5SQ_C count = 2
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:56:38 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  259  Alloctr  261  Proc 4677 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    15 (0.03%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    15 (0.06%)
phase2. Both Dirs: Overflow =  1220 Max = 5 GRCs =  1293 (2.38%)
phase2. H routing: Overflow =   541 Max = 5 (GRCs =  2) GRCs =   588 (2.17%)
phase2. V routing: Overflow =   678 Max = 5 (GRCs =  2) GRCs =   705 (2.60%)
phase2. M1         Overflow =   157 Max = 4 (GRCs =  1) GRCs =   126 (0.46%)
phase2. M2         Overflow =   359 Max = 5 (GRCs =  2) GRCs =   309 (1.14%)
phase2. M3         Overflow =   457 Max = 5 (GRCs =  2) GRCs =   484 (1.78%)
phase2. M4         Overflow =   151 Max = 3 (GRCs =  2) GRCs =   244 (0.90%)
phase2. M5         Overflow =    64 Max = 2 (GRCs =  3) GRCs =    95 (0.35%)
phase2. M6         Overflow =    30 Max = 2 (GRCs =  2) GRCs =    35 (0.13%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.3 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.46
M2       45.8 14.8 5.25 10.1 2.88 8.17 5.48 3.24 2.02 0.07 1.38 0.09 0.17 0.50
M3       47.8 9.33 6.14 9.06 1.67 9.14 7.32 3.30 2.72 0.00 2.47 0.14 0.21 0.66
M4       42.9 23.8 0.45 16.2 0.00 6.76 5.30 0.20 1.68 0.00 2.13 0.01 0.06 0.37
M5       59.5 11.2 2.09 12.0 0.00 6.40 4.76 0.69 1.19 0.00 1.79 0.00 0.01 0.20
M6       57.3 16.3 2.25 10.6 0.00 5.62 4.11 0.60 1.51 0.00 1.54 0.02 0.01 0.07
M7       78.9 9.33 1.27 5.93 0.00 3.06 1.01 0.06 0.25 0.00 0.15 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.2 9.47 1.96 7.07 0.50 4.32 3.09 0.89 1.04 0.01 1.05 0.03 0.05 0.25


phase2. Total Wire Length = 157.21
phase2. Layer M1 wire length = 25.28
phase2. Layer M2 wire length = 100.74
phase2. Layer M3 wire length = 25.88
phase2. Layer M4 wire length = 4.92
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.38
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 793
phase2. Via VIA1_Base count = 626
phase2. Via VIA2_Base count = 120
phase2. Via VIA34SQ_C count = 35
phase2. Via VIA4SQ count = 10
phase2. Via VIA5SQ_C count = 2
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:56:38 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  259  Alloctr  261  Proc 4677 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    15 (0.03%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    15 (0.06%)
phase3. Both Dirs: Overflow =  1219 Max = 5 GRCs =  1292 (2.38%)
phase3. H routing: Overflow =   541 Max = 5 (GRCs =  2) GRCs =   588 (2.17%)
phase3. V routing: Overflow =   678 Max = 5 (GRCs =  2) GRCs =   704 (2.60%)
phase3. M1         Overflow =   157 Max = 4 (GRCs =  1) GRCs =   126 (0.46%)
phase3. M2         Overflow =   359 Max = 5 (GRCs =  2) GRCs =   309 (1.14%)
phase3. M3         Overflow =   457 Max = 5 (GRCs =  2) GRCs =   483 (1.78%)
phase3. M4         Overflow =   151 Max = 3 (GRCs =  2) GRCs =   244 (0.90%)
phase3. M5         Overflow =    64 Max = 2 (GRCs =  3) GRCs =    95 (0.35%)
phase3. M6         Overflow =    30 Max = 2 (GRCs =  2) GRCs =    35 (0.13%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.3 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.46
M2       45.8 14.8 5.25 10.1 2.88 8.17 5.48 3.24 2.02 0.07 1.38 0.09 0.17 0.50
M3       47.8 9.33 6.14 9.05 1.67 9.14 7.33 3.29 2.73 0.00 2.47 0.14 0.21 0.66
M4       42.9 23.8 0.45 16.2 0.00 6.76 5.30 0.20 1.68 0.00 2.13 0.01 0.06 0.37
M5       59.5 11.2 2.09 12.0 0.00 6.40 4.76 0.69 1.19 0.00 1.79 0.00 0.01 0.20
M6       57.3 16.3 2.25 10.6 0.00 5.62 4.11 0.60 1.51 0.00 1.54 0.02 0.01 0.07
M7       78.9 9.33 1.27 5.93 0.00 3.06 1.01 0.06 0.25 0.00 0.15 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.2 9.47 1.96 7.07 0.50 4.32 3.09 0.89 1.04 0.01 1.05 0.03 0.05 0.25


phase3. Total Wire Length = 158.85
phase3. Layer M1 wire length = 25.28
phase3. Layer M2 wire length = 101.56
phase3. Layer M3 wire length = 25.88
phase3. Layer M4 wire length = 5.75
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.38
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 793
phase3. Via VIA1_Base count = 626
phase3. Via VIA2_Base count = 120
phase3. Via VIA34SQ_C count = 35
phase3. Via VIA4SQ count = 10
phase3. Via VIA5SQ_C count = 2
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  189  Alloctr  190  Proc  160 
[End of Whole Chip Routing] Total (MB): Used  259  Alloctr  261  Proc 4677 

Congestion utilization per direction:
Average vertical track utilization   = 16.11 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 15.23 %
Peak    horizontal track utilization = 92.31 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  184  Alloctr  185  Proc  160 
[End of Global Routing] Total (MB): Used  256  Alloctr  257  Proc 4677 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   99  Alloctr  101  Proc 4677 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   96  Alloctr   97  Proc  160 
[ECO: GR] Total (MB): Used   99  Alloctr  101  Proc 4677 
[GR excluding DbIn] Elapsed real time: 0:00:01 
[GR excluding DbIn] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR excluding DbIn] Stage (MB): Used   44  Alloctr   44  Proc  160 
[GR excluding DbIn] Total (MB): Used   99  Alloctr  101  Proc 4677 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.timing_driven                                     :	 true                

Information: Using 2 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   68  Alloctr   69  Proc 4677 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 2303 of 4223


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   69  Alloctr   71  Proc 4677 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   69  Alloctr   71  Proc 4677 

Number of wires with overlap after iteration 1 = 1424 of 3660


Wire length and via report:
---------------------------
Number of M1 wires: 1026 		  : 0
Number of M2 wires: 1962 		 VIA1_Base: 1646
Number of M3 wires: 549 		 VIA2_Base: 788
Number of M4 wires: 107 		 VIA34SQ_C: 145
Number of M5 wires: 10 		 VIA4SQ: 12
Number of M6 wires: 6 		 VIA5SQ_C: 2
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 3660 		 vias: 2593

Total M1 wire length: 66.0
Total M2 wire length: 273.9
Total M3 wire length: 98.8
Total M4 wire length: 13.2
Total M5 wire length: 1.1
Total M6 wire length: 0.7
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 453.7

Longest M1 wire length: 0.2
Longest M2 wire length: 0.8
Longest M3 wire length: 1.1
Longest M4 wire length: 0.6
Longest M5 wire length: 0.3
Longest M6 wire length: 0.3
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   63  Alloctr   65  Proc 4677 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   59  Alloctr   60  Proc  160 
[ECO: CDR] Total (MB): Used   63  Alloctr   65  Proc 4677 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	11/276 Partitions, Violations =	2
Routed	12/276 Partitions, Violations =	2
Routed	13/276 Partitions, Violations =	2
Routed	14/276 Partitions, Violations =	2
Routed	15/276 Partitions, Violations =	2
Routed	16/276 Partitions, Violations =	9
Routed	17/276 Partitions, Violations =	21
Routed	18/276 Partitions, Violations =	25
Routed	19/276 Partitions, Violations =	25
Routed	20/276 Partitions, Violations =	25
Routed	21/276 Partitions, Violations =	25
Routed	22/276 Partitions, Violations =	25
Routed	23/276 Partitions, Violations =	25
Routed	24/276 Partitions, Violations =	25
Routed	25/276 Partitions, Violations =	48
Routed	26/276 Partitions, Violations =	48
Routed	27/276 Partitions, Violations =	47
Routed	28/276 Partitions, Violations =	47
Routed	29/276 Partitions, Violations =	47
Routed	30/276 Partitions, Violations =	57
Routed	31/276 Partitions, Violations =	57
Routed	32/276 Partitions, Violations =	57
Routed	33/276 Partitions, Violations =	57
Routed	34/276 Partitions, Violations =	57
Routed	35/276 Partitions, Violations =	61
Routed	36/276 Partitions, Violations =	61
Routed	37/276 Partitions, Violations =	61
Routed	38/276 Partitions, Violations =	61
Routed	39/276 Partitions, Violations =	61
Routed	40/276 Partitions, Violations =	61
Routed	41/276 Partitions, Violations =	61
Routed	42/276 Partitions, Violations =	61
Routed	43/276 Partitions, Violations =	62
Routed	44/276 Partitions, Violations =	62
Routed	45/276 Partitions, Violations =	62
Routed	46/276 Partitions, Violations =	62
Routed	47/276 Partitions, Violations =	62
Routed	48/276 Partitions, Violations =	80
Routed	49/276 Partitions, Violations =	81
Routed	50/276 Partitions, Violations =	81
Routed	51/276 Partitions, Violations =	81
Routed	52/276 Partitions, Violations =	75
Routed	53/276 Partitions, Violations =	75
Routed	54/276 Partitions, Violations =	80
Routed	55/276 Partitions, Violations =	86
Routed	56/276 Partitions, Violations =	92
Routed	57/276 Partitions, Violations =	92
Routed	58/276 Partitions, Violations =	70
Routed	59/276 Partitions, Violations =	70
Routed	60/276 Partitions, Violations =	71
Routed	61/276 Partitions, Violations =	71
Routed	62/276 Partitions, Violations =	76
Routed	63/276 Partitions, Violations =	98
Routed	64/276 Partitions, Violations =	98
Routed	65/276 Partitions, Violations =	98
Routed	66/276 Partitions, Violations =	98
Routed	67/276 Partitions, Violations =	98
Routed	68/276 Partitions, Violations =	98
Routed	69/276 Partitions, Violations =	94
Routed	70/276 Partitions, Violations =	94
Routed	71/276 Partitions, Violations =	94
Routed	72/276 Partitions, Violations =	94
Routed	73/276 Partitions, Violations =	80
Routed	74/276 Partitions, Violations =	80
Routed	75/276 Partitions, Violations =	80
Routed	76/276 Partitions, Violations =	80
Routed	77/276 Partitions, Violations =	112
Routed	78/276 Partitions, Violations =	115
Routed	79/276 Partitions, Violations =	115
Routed	80/276 Partitions, Violations =	117
Routed	81/276 Partitions, Violations =	109
Routed	82/276 Partitions, Violations =	110
Routed	83/276 Partitions, Violations =	122
Routed	84/276 Partitions, Violations =	118
Routed	85/276 Partitions, Violations =	133
Routed	86/276 Partitions, Violations =	134
Routed	87/276 Partitions, Violations =	137
Routed	88/276 Partitions, Violations =	137
Routed	89/276 Partitions, Violations =	125
Routed	90/276 Partitions, Violations =	125
Routed	91/276 Partitions, Violations =	125
Routed	92/276 Partitions, Violations =	125
Routed	93/276 Partitions, Violations =	125
Routed	94/276 Partitions, Violations =	125
Routed	95/276 Partitions, Violations =	125
Routed	96/276 Partitions, Violations =	125
Routed	97/276 Partitions, Violations =	125
Routed	98/276 Partitions, Violations =	133
Routed	99/276 Partitions, Violations =	187
Routed	100/276 Partitions, Violations =	187
Routed	101/276 Partitions, Violations =	192
Routed	102/276 Partitions, Violations =	199
Routed	103/276 Partitions, Violations =	216
Routed	104/276 Partitions, Violations =	219
Routed	105/276 Partitions, Violations =	219
Routed	106/276 Partitions, Violations =	219
Routed	107/276 Partitions, Violations =	220
Routed	108/276 Partitions, Violations =	220
Routed	109/276 Partitions, Violations =	220
Routed	110/276 Partitions, Violations =	220
Routed	111/276 Partitions, Violations =	220
Routed	112/276 Partitions, Violations =	220
Routed	113/276 Partitions, Violations =	220
Routed	114/276 Partitions, Violations =	220
Routed	115/276 Partitions, Violations =	222
Routed	116/276 Partitions, Violations =	222
Routed	117/276 Partitions, Violations =	220
Routed	118/276 Partitions, Violations =	220
Routed	119/276 Partitions, Violations =	220
Routed	120/276 Partitions, Violations =	220
Routed	121/276 Partitions, Violations =	220
Routed	122/276 Partitions, Violations =	204
Routed	123/276 Partitions, Violations =	204
Routed	124/276 Partitions, Violations =	204
Routed	125/276 Partitions, Violations =	205
Routed	126/276 Partitions, Violations =	205
Routed	127/276 Partitions, Violations =	215
Routed	128/276 Partitions, Violations =	219
Routed	129/276 Partitions, Violations =	223
Routed	130/276 Partitions, Violations =	223
Routed	131/276 Partitions, Violations =	222
Routed	132/276 Partitions, Violations =	169
Routed	133/276 Partitions, Violations =	169
Routed	134/276 Partitions, Violations =	169
Routed	135/276 Partitions, Violations =	169
Routed	136/276 Partitions, Violations =	161
Routed	137/276 Partitions, Violations =	161
Routed	138/276 Partitions, Violations =	161
Routed	139/276 Partitions, Violations =	161
Routed	140/276 Partitions, Violations =	161
Routed	141/276 Partitions, Violations =	161
Routed	142/276 Partitions, Violations =	153
Routed	143/276 Partitions, Violations =	160
Routed	144/276 Partitions, Violations =	160
Routed	145/276 Partitions, Violations =	150
Routed	146/276 Partitions, Violations =	150
Routed	147/276 Partitions, Violations =	150
Routed	148/276 Partitions, Violations =	169
Routed	149/276 Partitions, Violations =	171
Routed	150/276 Partitions, Violations =	173
Routed	151/276 Partitions, Violations =	173
Routed	152/276 Partitions, Violations =	173
Routed	153/276 Partitions, Violations =	183
Routed	154/276 Partitions, Violations =	183
Routed	155/276 Partitions, Violations =	165
Routed	156/276 Partitions, Violations =	166
Routed	157/276 Partitions, Violations =	166
Routed	158/276 Partitions, Violations =	170
Routed	159/276 Partitions, Violations =	170
Routed	160/276 Partitions, Violations =	170
Routed	161/276 Partitions, Violations =	170
Routed	162/276 Partitions, Violations =	170
Routed	163/276 Partitions, Violations =	169
Routed	164/276 Partitions, Violations =	169
Routed	165/276 Partitions, Violations =	169
Routed	166/276 Partitions, Violations =	169
Routed	167/276 Partitions, Violations =	169
Routed	168/276 Partitions, Violations =	169
Routed	169/276 Partitions, Violations =	169
Routed	170/276 Partitions, Violations =	169
Routed	171/276 Partitions, Violations =	169
Routed	172/276 Partitions, Violations =	169
Routed	173/276 Partitions, Violations =	182
Routed	174/276 Partitions, Violations =	185
Routed	175/276 Partitions, Violations =	189
Routed	176/276 Partitions, Violations =	189
Routed	177/276 Partitions, Violations =	182
Routed	178/276 Partitions, Violations =	178
Routed	179/276 Partitions, Violations =	178
Routed	180/276 Partitions, Violations =	183
Routed	181/276 Partitions, Violations =	167
Routed	182/276 Partitions, Violations =	167
Routed	183/276 Partitions, Violations =	168
Routed	184/276 Partitions, Violations =	173
Routed	185/276 Partitions, Violations =	171
Routed	186/276 Partitions, Violations =	171
Routed	187/276 Partitions, Violations =	171
Routed	188/276 Partitions, Violations =	171
Routed	189/276 Partitions, Violations =	171
Routed	190/276 Partitions, Violations =	186
Routed	191/276 Partitions, Violations =	186
Routed	192/276 Partitions, Violations =	175
Routed	193/276 Partitions, Violations =	175
Routed	194/276 Partitions, Violations =	176
Routed	195/276 Partitions, Violations =	176
Routed	196/276 Partitions, Violations =	176
Routed	197/276 Partitions, Violations =	176
Routed	198/276 Partitions, Violations =	180
Routed	199/276 Partitions, Violations =	180
Routed	200/276 Partitions, Violations =	180
Routed	201/276 Partitions, Violations =	180
Routed	202/276 Partitions, Violations =	180
Routed	203/276 Partitions, Violations =	180
Routed	204/276 Partitions, Violations =	180
Routed	205/276 Partitions, Violations =	180
Routed	206/276 Partitions, Violations =	180
Routed	207/276 Partitions, Violations =	152
Routed	208/276 Partitions, Violations =	153
Routed	209/276 Partitions, Violations =	154
Routed	210/276 Partitions, Violations =	157
Routed	211/276 Partitions, Violations =	167
Routed	212/276 Partitions, Violations =	166
Routed	213/276 Partitions, Violations =	158
Routed	214/276 Partitions, Violations =	148
Routed	215/276 Partitions, Violations =	148
Routed	216/276 Partitions, Violations =	148
Routed	217/276 Partitions, Violations =	148
Routed	218/276 Partitions, Violations =	148
Routed	219/276 Partitions, Violations =	148
Routed	220/276 Partitions, Violations =	148
Routed	221/276 Partitions, Violations =	149
Routed	222/276 Partitions, Violations =	150
Routed	223/276 Partitions, Violations =	150
Routed	224/276 Partitions, Violations =	150
Routed	225/276 Partitions, Violations =	146
Routed	226/276 Partitions, Violations =	147
Routed	227/276 Partitions, Violations =	147
Routed	228/276 Partitions, Violations =	147
Routed	229/276 Partitions, Violations =	147
Routed	230/276 Partitions, Violations =	147
Routed	231/276 Partitions, Violations =	147
Routed	232/276 Partitions, Violations =	147
Routed	233/276 Partitions, Violations =	147
Routed	234/276 Partitions, Violations =	132
Routed	235/276 Partitions, Violations =	132
Routed	236/276 Partitions, Violations =	133
Routed	237/276 Partitions, Violations =	133
Routed	238/276 Partitions, Violations =	129
Routed	239/276 Partitions, Violations =	144
Routed	240/276 Partitions, Violations =	141
Routed	241/276 Partitions, Violations =	141
Routed	242/276 Partitions, Violations =	141
Routed	243/276 Partitions, Violations =	141
Routed	244/276 Partitions, Violations =	141
Routed	245/276 Partitions, Violations =	141
Routed	246/276 Partitions, Violations =	141
Routed	247/276 Partitions, Violations =	136
Routed	248/276 Partitions, Violations =	137
Routed	249/276 Partitions, Violations =	138
Routed	250/276 Partitions, Violations =	115
Routed	251/276 Partitions, Violations =	115
Routed	252/276 Partitions, Violations =	154
Routed	253/276 Partitions, Violations =	154
Routed	254/276 Partitions, Violations =	154
Routed	255/276 Partitions, Violations =	154
Routed	256/276 Partitions, Violations =	154
Routed	257/276 Partitions, Violations =	154
Routed	258/276 Partitions, Violations =	154
Routed	259/276 Partitions, Violations =	145
Routed	260/276 Partitions, Violations =	145
Routed	261/276 Partitions, Violations =	154
Routed	262/276 Partitions, Violations =	154
Routed	263/276 Partitions, Violations =	154
Routed	264/276 Partitions, Violations =	154
Routed	265/276 Partitions, Violations =	157
Routed	266/276 Partitions, Violations =	148
Routed	267/276 Partitions, Violations =	148
Routed	268/276 Partitions, Violations =	146
Routed	269/276 Partitions, Violations =	146
Routed	270/276 Partitions, Violations =	140
Routed	271/276 Partitions, Violations =	140
Routed	272/276 Partitions, Violations =	140
Routed	273/276 Partitions, Violations =	140
Routed	274/276 Partitions, Violations =	140
Routed	275/276 Partitions, Violations =	101
Routed	276/276 Partitions, Violations =	101

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	101
	Diff net spacing : 88
	Diff net via-cut spacing : 2
	End of line enclosure : 3
	Less than minimum area : 1
	Less than minimum width : 2
	Off-grid : 4
	Short : 1

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   95  Alloctr   95  Proc  103 
[Iter 0] Total (MB): Used  159  Alloctr  161  Proc 4781 

End DR iteration 0 with 276 parts

Start DR iteration 1: non-uniform partition
Routed	1/56 Partitions, Violations =	101
Routed	2/56 Partitions, Violations =	101
Routed	3/56 Partitions, Violations =	100
Routed	4/56 Partitions, Violations =	98
Routed	5/56 Partitions, Violations =	97
Routed	6/56 Partitions, Violations =	95
Routed	7/56 Partitions, Violations =	94
Routed	8/56 Partitions, Violations =	93
Routed	9/56 Partitions, Violations =	92
Routed	10/56 Partitions, Violations =	91
Routed	11/56 Partitions, Violations =	90
Routed	12/56 Partitions, Violations =	88
Routed	13/56 Partitions, Violations =	88
Routed	14/56 Partitions, Violations =	88
Routed	15/56 Partitions, Violations =	86
Routed	16/56 Partitions, Violations =	84
Routed	17/56 Partitions, Violations =	83
Routed	18/56 Partitions, Violations =	82
Routed	19/56 Partitions, Violations =	77
Routed	20/56 Partitions, Violations =	77
Routed	21/56 Partitions, Violations =	76
Routed	22/56 Partitions, Violations =	76
Routed	23/56 Partitions, Violations =	73
Routed	24/56 Partitions, Violations =	71
Routed	25/56 Partitions, Violations =	72
Routed	26/56 Partitions, Violations =	71
Routed	27/56 Partitions, Violations =	69
Routed	28/56 Partitions, Violations =	74
Routed	29/56 Partitions, Violations =	74
Routed	30/56 Partitions, Violations =	73
Routed	31/56 Partitions, Violations =	65
Routed	32/56 Partitions, Violations =	62
Routed	33/56 Partitions, Violations =	60
Routed	34/56 Partitions, Violations =	61
Routed	35/56 Partitions, Violations =	59
Routed	36/56 Partitions, Violations =	53
Routed	37/56 Partitions, Violations =	50
Routed	38/56 Partitions, Violations =	48
Routed	39/56 Partitions, Violations =	45
Routed	40/56 Partitions, Violations =	43
Routed	41/56 Partitions, Violations =	43
Routed	42/56 Partitions, Violations =	41
Routed	43/56 Partitions, Violations =	32
Routed	44/56 Partitions, Violations =	38
Routed	45/56 Partitions, Violations =	33
Routed	46/56 Partitions, Violations =	30
Routed	47/56 Partitions, Violations =	33
Routed	48/56 Partitions, Violations =	26
Routed	49/56 Partitions, Violations =	26
Routed	50/56 Partitions, Violations =	24
Routed	51/56 Partitions, Violations =	18
Routed	52/56 Partitions, Violations =	19
Routed	53/56 Partitions, Violations =	18
Routed	54/56 Partitions, Violations =	18
Routed	55/56 Partitions, Violations =	16
Routed	56/56 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 12
	Diff net via-cut spacing : 2
	Less than NDR width : 2

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   95  Alloctr   95  Proc  103 
[Iter 1] Total (MB): Used  159  Alloctr  161  Proc 4781 

End DR iteration 1 with 56 parts

Start DR iteration 2: non-uniform partition
Routed	1/9 Partitions, Violations =	14
Routed	2/9 Partitions, Violations =	14
Routed	3/9 Partitions, Violations =	12
Routed	4/9 Partitions, Violations =	10
Routed	5/9 Partitions, Violations =	10
Routed	6/9 Partitions, Violations =	5
Routed	7/9 Partitions, Violations =	4
Routed	8/9 Partitions, Violations =	3
Routed	9/9 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:04 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used   95  Alloctr   95  Proc  103 
[Iter 2] Total (MB): Used  159  Alloctr  161  Proc 4781 

End DR iteration 2 with 9 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:05 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[DRC CHECK] Stage (MB): Used   95  Alloctr   95  Proc  128 
[DRC CHECK] Total (MB): Used  159  Alloctr  161  Proc 4806 
Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = clk_clock_gate_count_cycle_reg_clock_gate_count_cycle_reg_33
Net 2 = clk_clock_gate_count_cycle_reg
Net 3 = phfnn_3319
Net 4 = ctmn_13234
Net 5 = ctmn_12074
Net 6 = ctmn_12076
Net 7 = N2674
Net 8 = ctmn_2897
Net 9 = ctmn_13394
Net 10 = ctmn_12083
Net 11 = clkgt_enable_net_43
Net 12 = SEQMAP_NET_45
Net 13 = SEQMAP_NET_46
Net 14 = ctmn_12087
Net 15 = phfnn_3318
Net 16 = ctmn_12901
Net 17 = ctmn_12089
Net 18 = ctmn_12450
Net 19 = ctmn_12451
Net 20 = ctmn_12839
Net 21 = phfnn_3445
Net 22 = ctmn_14068
Net 23 = clk
Net 24 = resetn
Net 25 = mem_wdata[13]
Net 26 = mem_rdata[31]
Net 27 = mem_rdata[28]
Net 28 = mem_rdata[26]
Net 29 = mem_rdata[20]
Net 30 = mem_rdata[18]
Net 31 = mem_rdata[17]
Net 32 = mem_rdata[16]
Net 33 = mem_rdata[13]
Net 34 = mem_rdata[12]
Net 35 = mem_rdata[5]
Net 36 = mem_la_write
Net 37 = mem_la_addr[30]
Net 38 = mem_la_addr[26]
Net 39 = mem_la_addr[25]
Net 40 = mem_la_addr[23]
Net 41 = mem_la_addr[20]
Net 42 = mem_la_addr[17]
Net 43 = mem_la_addr[16]
Net 44 = mem_la_addr[2]
Net 45 = mem_la_wdata[13]
Net 46 = pcpi_rs1[30]
Net 47 = pcpi_rs1[29]
Net 48 = pcpi_rs1[28]
Net 49 = pcpi_rs1[26]
Net 50 = pcpi_rs1[25]
Net 51 = pcpi_rs1[23]
Net 52 = pcpi_rs1[22]
Net 53 = pcpi_rs1[21]
Net 54 = pcpi_rs1[20]
Net 55 = pcpi_rs1[18]
Net 56 = pcpi_rs1[17]
Net 57 = pcpi_rs1[16]
Net 58 = pcpi_rs1[14]
Net 59 = pcpi_rs1[13]
Net 60 = copt_gre_net_5197
Net 61 = copt_gre_net_5196
Net 62 = pcpi_rs1[7]
Net 63 = pcpi_rs1[4]
Net 64 = pcpi_rs1[3]
Net 65 = pcpi_rs1[2]
Net 66 = pcpi_rs1[1]
Net 67 = pcpi_rs1[0]
Net 68 = pcpi_rs2[28]
Net 69 = pcpi_rs2[19]
Net 70 = pcpi_rs2[5]
Net 71 = pcpi_rs2[2]
Net 72 = ctmn_14067
Net 73 = ctmn_14072
Net 74 = ctmn_14679
Net 75 = ctmn_12750
Net 76 = ctmn_14091
Net 77 = ctmn_12288
Net 78 = copt_gre_net_5213
Net 79 = ctmn_14108
Net 80 = ctmn_14110
Net 81 = mem_wordsize[1]
Net 82 = mem_wordsize[0]
Net 83 = mem_rdata_word[23]
Net 84 = mem_rdata_q[28]
Net 85 = mem_rdata_q[26]
Net 86 = mem_rdata_q[22]
Net 87 = mem_rdata_q[18]
Net 88 = mem_rdata_q[17]
Net 89 = mem_rdata_q[16]
Net 90 = mem_rdata_q[15]
Net 91 = mem_rdata_q[13]
Net 92 = mem_rdata_q[12]
Net 93 = mem_rdata_q[11]
Net 94 = mem_rdata_q[8]
Net 95 = mem_rdata_q[5]
Net 96 = mem_state[1]
Net 97 = mem_state[0]
Net 98 = decoded_imm_j[31]
Net 99 = decoded_imm_j[17]
Net 100 = decoded_imm_j[9]
.... and 1336 other nets
Total number of changed nets = 1436 (out of 6784)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  128 
[DR: Done] Total (MB): Used   63  Alloctr   66  Proc 4806 
[ECO: DR] Elapsed real time: 0:00:07 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: DR] Stage (MB): Used   60  Alloctr   61  Proc  288 
[ECO: DR] Total (MB): Used   63  Alloctr   66  Proc 4806 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84908 micron
Total Number of Contacts =             62183
Total Number of Wires =                76896
Total Number of PtConns =              9709
Total Number of Routed Wires =       76772
Total Routed Wire Length =           84247 micron
Total Number of Routed Contacts =       62183
	Layer               M1 :        674 micron
	Layer               M2 :      19394 micron
	Layer               M3 :      18915 micron
	Layer               M4 :      15748 micron
	Layer               M5 :      11717 micron
	Layer               M6 :      12509 micron
	Layer               M7 :       5290 micron
	Layer               M8 :          0 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via          VIA67SQ_C :       1123
	Via           VIA5SQ_C :       2308
	Via           VIA4LG_C :          1
	Via             VIA4SQ :       4912
	Via          VIA34SQ_C :       8560
	Via     VIA34SQ_C(rot) :          3
	Via       VIA34SQ(rot) :          1
	Via          VIA2_Base :      27551
	Via          VIA23SQ_C :         77
	Via          VIA12SQ_C :          5
	Via     VIA12SQ_C(rot) :        333
	Via          VIA1_Base :      17301
	Via   VIA12BAR2_C(rot) :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 62183 vias)
 
    Layer VIA1       =  0.00% (0      / 17647   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17647   vias)
    Layer VIA2       =  0.00% (0      / 27628   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27628   vias)
    Layer VIA3       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA4       =  0.00% (0      / 4913    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4913    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1123    vias)
 
  Total double via conversion rate    =  0.00% (0 / 62183 vias)
 
    Layer VIA1       =  0.00% (0      / 17647   vias)
    Layer VIA2       =  0.00% (0      / 27628   vias)
    Layer VIA3       =  0.00% (0      / 8564    vias)
    Layer VIA4       =  0.00% (0      / 4913    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 62183 vias)
 
    Layer VIA1       =  0.00% (0      / 17647   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17647   vias)
    Layer VIA2       =  0.00% (0      / 27628   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27628   vias)
    Layer VIA3       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA4       =  0.00% (0      / 4913    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4913    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1123    vias)
 

Total number of nets = 6784
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    84908 micron
Total Number of Contacts =             62183
Total Number of Wires =                76896
Total Number of PtConns =              9709
Total Number of Routed Wires =       76772
Total Routed Wire Length =           84247 micron
Total Number of Routed Contacts =       62183
	Layer               M1 :        674 micron
	Layer               M2 :      19394 micron
	Layer               M3 :      18915 micron
	Layer               M4 :      15748 micron
	Layer               M5 :      11717 micron
	Layer               M6 :      12509 micron
	Layer               M7 :       5290 micron
	Layer               M8 :          0 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via          VIA67SQ_C :       1123
	Via           VIA5SQ_C :       2308
	Via           VIA4LG_C :          1
	Via             VIA4SQ :       4912
	Via          VIA34SQ_C :       8560
	Via     VIA34SQ_C(rot) :          3
	Via       VIA34SQ(rot) :          1
	Via          VIA2_Base :      27551
	Via          VIA23SQ_C :         77
	Via          VIA12SQ_C :          5
	Via     VIA12SQ_C(rot) :        333
	Via          VIA1_Base :      17301
	Via   VIA12BAR2_C(rot) :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 62183 vias)
 
    Layer VIA1       =  0.00% (0      / 17647   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17647   vias)
    Layer VIA2       =  0.00% (0      / 27628   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27628   vias)
    Layer VIA3       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA4       =  0.00% (0      / 4913    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4913    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1123    vias)
 
  Total double via conversion rate    =  0.00% (0 / 62183 vias)
 
    Layer VIA1       =  0.00% (0      / 17647   vias)
    Layer VIA2       =  0.00% (0      / 27628   vias)
    Layer VIA3       =  0.00% (0      / 8564    vias)
    Layer VIA4       =  0.00% (0      / 4913    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 62183 vias)
 
    Layer VIA1       =  0.00% (0      / 17647   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17647   vias)
    Layer VIA2       =  0.00% (0      / 27628   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (27628   vias)
    Layer VIA3       =  0.00% (0      / 8564    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8564    vias)
    Layer VIA4       =  0.00% (0      / 4913    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4913    vias)
    Layer VIA5       =  0.00% (0      / 2308    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2308    vias)
    Layer VIA6       =  0.00% (0      / 1123    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1123    vias)
 
Updating the database ...
...updated 1436 nets with eco mode
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  288 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4806 
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6784 nets, 0 global routed, 6782 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/picorv32_22497_580670900.timdat

Route-opt ECO routing complete            CPU:   101 s (  0.03 hr )  ELAPSE:    65 s (  0.02 hr )  MEM-PEAK:  1315 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050001652  3.179565865929  5.567226554587  2.894454387461  6.565921217863  9.017937605874  46.657879209339  8.634639261675  0.781839840852  7.442083411238
3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589281122  24.724681569609  6.373758372586  0.014444588138  4.045006444037
5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305672003  0.238797747245  3.284511389705  9.611151237147  0.128739689272  0.513551316982  83.958830668118  3.725434075027  4.436997144586  7.609731622717
3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494880240  44.768368316139  8.525784879427  2.100150001274  7.185896554570
7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  62.549057861198  1.344954609447  7.231709615816  7.536577674860
4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  50.485880819704  1.709856339123  0.067932446609  2.308426814269
0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  71.040824690979  4.097299828359  1.369420031397  7.635100721709
6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826730  8.833424349383  2.924350216216  9.183179612142  4.225277311156  7.821040823519  29.640004161612  8.669624568728  6.928915931325  8.584450248025
5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318338724  6.508164485577  3.718848483731  1.254829368010  5.503386714941  39.703622830531  6.610244000350  0.112829710717  8.452560747110
9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050820  2.625075468503  0.179196142141  1.696278130334  1.418335537515  5.650943790989  41.507337302642  5.459364547831  4.649467371495  1.177467457734
0.473171274721  4.219815920740  0.444331414637  1.380413524984  3.613309910198  6.197452798206  1.031902827924  5.295623407259  5.477269363008  6.963367403103  83.958137015157  0.274457609197  7.669931369766  5.052395659210
8.748021896473  8.238944014638  3.245316104193  4.216051556578  0.381737302479  6.392872777744  1.875404010485  0.500003533179  5.658337845567  2.147545872894  50.916947765659  2.121020638702  3.750076331046  7.080093398634
3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.022122693871  8.402961931424  2.940666909687  5.278996466131  95.265600414657  8.793569944350  8.918601119113  5.103696096373
4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299622529  1.167950701360  8.473971886224  3.056717040238  7.977150003284  5.095897059611  20.641139301287  3.968261966673  5.121186278351  3.982681183725
1.909973334436  4.082445867609  7.316227173894  3.853649669819  9.997617591487  3.470877632106  3.932667679078  0.633269831314  2.886301878805  8.179283230072  49.871337862700  3.732914265042  9.478512039281  7.363161398525
4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882078269871  5.367847527737  1.826368190279  2.637726098236  5.283406261425  3.867463816766  67.437333347402  2.495395026117  6.621090757061  8.562611981344
6.103618147231  2.107158167536  5.776748604182  2.107958456246  9.756204172733  7.119392116084  7.338065448868  2.345947245890  2.409336848439  4.994489711154  05.803209749244  4.522347870369  6.919693345907  6.892197041709
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6784 nets, 0 global routed, 6782 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'picorv32'. (NEX-022)
---extraction options---
Corner: Fast
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Typical
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Slow
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 2
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: picorv32 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 6782 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6782, routed nets = 6782, across physical hierarchy nets = 0, parasitics cached nets = 6782, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0001      3
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0001      3        0     0.0000        0  156074496           0
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 112177.680           0
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1481592.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0001      3        0     0.0000        0  156074496      3477.76       6080           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0001      3        0        0  156074496      3477.76       6080

Route-opt optimization complete                 0.00        0.00      0.00         0       3477.76  156074496.00        6080              0.02      1315

Route-opt command complete                CPU:   104 s (  0.03 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:  1315 MB
Route-opt command statistics  CPU=47 sec (0.01 hr) ELAPSED=27 sec (0.01 hr) MEM-PEAK=1.284 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-07-30 14:56:45 / Session:  00:01:06 / Command:  00:00:27 / CPU:  00:00:46 / Memory: 1315 MB (FLW-8100)
1
#### Add redundant VIAs
add_redundant_vias 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   78  Proc 4789 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12SQ_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA1_Base    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12BAR1_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12BAR1_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12BAR2_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12BAR2_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12LG_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12LG_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

     VIA12SQ    -> VIA1_Base_1x2    VIA1_Base_2x1   

     VIA12SQ(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12BAR1    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12BAR1(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12BAR2    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12BAR2(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

     VIA12LG    -> VIA1_Base_1x2    VIA1_Base_2x1   

     VIA12LG(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32SQ_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32SQ_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR1_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR1_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR2_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR2_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32LG_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32LG_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA1_32SQ    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA1_32SQ(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR1    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR1(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR2    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32BAR2(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA1_32LG    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA1_32LG(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3SQ_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3SQ_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR1_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR1_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR2_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR2_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3LG_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3LG_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12_3SQ    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12_3SQ(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR1    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR1(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR2    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA12_3BAR2(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12_3LG    -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA12_3LG(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3SQ_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3SQ_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR1_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR1_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR2_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR2_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3LG_C    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3LG_C(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3SQ    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3SQ(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR1    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR1(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR2    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3BAR2(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3LG    -> VIA1_Base_1x2    VIA1_Base_2x1   

  VIA1_32_3LG(r) -> VIA1_Base_1x2    VIA1_Base_2x1   

   VIA2_Base    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23SQ_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23SQ_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23BAR1_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23BAR1_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23BAR2_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23BAR2_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23LG_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23LG_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

     VIA23SQ    -> VIA2_Base_2x1    VIA2_Base_1x2   

     VIA23SQ(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23BAR1    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23BAR1(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23BAR2    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23BAR2(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

     VIA23LG    -> VIA2_Base_2x1    VIA2_Base_1x2   

     VIA23LG(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33SQ_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33SQ_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR1_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR1_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR2_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR2_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33LG_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33LG_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA2_33SQ    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA2_33SQ(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR1    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR1(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR2    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33BAR2(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA2_33LG    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA2_33LG(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3SQ_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3SQ_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR1_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR1_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR2_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR2_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3LG_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3LG_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23_3SQ    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23_3SQ(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR1    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR1(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR2    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA23_3BAR2(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23_3LG    -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA23_3LG(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3SQ_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3SQ_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR1_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR1_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR2_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR2_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3LG_C    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3LG_C(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3SQ    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3SQ(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR1    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR1(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR2    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3BAR2(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3LG    -> VIA2_Base_2x1    VIA2_Base_1x2   

  VIA2_33_3LG(r) -> VIA2_Base_2x1    VIA2_Base_1x2   

   VIA34SQ_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34SQ_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA34BAR1_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA34BAR2_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34LG_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34LG_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

     VIA34SQ    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

     VIA34SQ(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34BAR1    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34BAR1(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34BAR2    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA34BAR2(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

     VIA34LG    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

     VIA34LG(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34SQ_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34SQ_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR1_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR2_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34LG_C    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA3_34SQ    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

   VIA3_34SQ(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR1    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR1(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR2    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA3_34BAR2(r) -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

    VIA3_4LG    -> VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   
                   VIA34BAR1_C_1x2   

  VIA4BAR1_C    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

  VIA4BAR1_C(r) -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

  VIA4BAR2_C    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

  VIA4BAR2_C(r) -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

    VIA4LG_C    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

      VIA4SQ    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

    VIA4BAR1    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

    VIA4BAR1(r) -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

    VIA4BAR2    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

    VIA4BAR2(r) -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

      VIA4LG    -> VIA4SQ_2x1    VIA4BAR1_C_1x2   

    VIA5SQ_C    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5SQ_C(r) -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

  VIA5BAR1_C    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

  VIA5BAR1_C(r) -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

  VIA5BAR2_C    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

  VIA5BAR2_C(r) -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5LG_C    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5LG_C(r) -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

      VIA5SQ    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5BAR1    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5BAR1(r) -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5BAR2    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

    VIA5BAR2(r) -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

      VIA5LG    -> VIA5SQ_C_1x2    VIA5SQ_C_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_C_1x2   

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



	There were 0 out of 25971 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Technology Processing] Total (MB): Used   78  Alloctr   79  Proc 4789 

Begin Redundant via insertion ...

Routed	1/24 Partitions, Violations =	0
Routed	2/24 Partitions, Violations =	20
Routed	3/24 Partitions, Violations =	29
Routed	4/24 Partitions, Violations =	102
Routed	5/24 Partitions, Violations =	102
Routed	6/24 Partitions, Violations =	150
Routed	7/24 Partitions, Violations =	285
Routed	8/24 Partitions, Violations =	285
Routed	9/24 Partitions, Violations =	285
Routed	10/24 Partitions, Violations =	312
Routed	11/24 Partitions, Violations =	312
Routed	12/24 Partitions, Violations =	315
Routed	13/24 Partitions, Violations =	310
Routed	14/24 Partitions, Violations =	359
Routed	15/24 Partitions, Violations =	380
Routed	16/24 Partitions, Violations =	395
Routed	17/24 Partitions, Violations =	402
Routed	18/24 Partitions, Violations =	402
Routed	19/24 Partitions, Violations =	402
Routed	20/24 Partitions, Violations =	402
Routed	21/24 Partitions, Violations =	402
Routed	22/24 Partitions, Violations =	428
Routed	23/24 Partitions, Violations =	430
Routed	24/24 Partitions, Violations =	445

RedundantVia finished with 445 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	445
	Diff net spacing : 86
	Diff net var rule spacing : 42
	Edge-line via spacing : 13
	End of line enclosure : 4
	Less than minimum area : 5
	Less than minimum enclosed area : 26
	Less than minimum width : 16
	Less than NDR width : 196
	Off-grid : 35
	Same net spacing : 20
	Short : 2


Total Wire Length =                    84344 micron
Total Number of Contacts =             61897
Total Number of Wires =                74556
Total Number of PtConns =              12234
Total Number of Routed Wires =       73010
Total Routed Wire Length =           83731 micron
Total Number of Routed Contacts =       61897
	Layer                 M1 :        718 micron
	Layer                 M2 :      19170 micron
	Layer                 M3 :      18826 micron
	Layer                 M4 :      15553 micron
	Layer                 M5 :      11677 micron
	Layer                 M6 :      12497 micron
	Layer                 M7 :       5290 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA67SQ_C :        484
	Via        VIA67SQ_C_1x2 :        229
	Via        VIA67SQ_C_2x1 :        410
	Via             VIA5SQ_C :       1068
	Via         VIA5SQ_C_1x2 :        765
	Via         VIA5SQ_C_2x1 :        475
	Via               VIA4SQ :       2074
	Via       VIA4BAR1_C_1x2 :        782
	Via           VIA4SQ_2x1 :       2057
	Via            VIA34SQ_C :       2475
	Via       VIA34SQ_C(rot) :          2
	Via   VIA34SQ_C(rot)_2x1 :       1474
	Via        VIA34SQ_C_2x1 :         29
	Via      VIA34BAR1_C_1x2 :       3408
	Via     VIA34SQ(rot)_2x1 :         54
	Via          VIA34SQ_2x1 :       1115
	Via            VIA2_Base :       6583
	Via            VIA23SQ_C :         32
	Via        VIA2_Base_1x2 :       7495
	Via        VIA2_Base_2x1 :      13242
	Via       VIA12SQ_C(rot) :        226
	Via            VIA1_Base :      11796
	Via     VIA12BAR2_C(rot) :          8
	Via        VIA1_Base_1x2 :       2472
	Via        VIA1_Base_2x1 :       3142

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 60.02% (37149 / 61897 vias)
 
    Layer VIA1       = 31.82% (5614   / 17644   vias)
        Weight 1     = 31.82% (5614    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.18% (12030   vias)
    Layer VIA2       = 75.82% (20737  / 27352   vias)
        Weight 1     = 75.82% (20737   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.18% (6615    vias)
    Layer VIA3       = 71.05% (6080   / 8557    vias)
        Weight 1     = 71.05% (6080    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 28.95% (2477    vias)
    Layer VIA4       = 57.79% (2839   / 4913    vias)
        Weight 1     = 57.79% (2839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.21% (2074    vias)
    Layer VIA5       = 53.73% (1240   / 2308    vias)
        Weight 1     = 53.73% (1240    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.27% (1068    vias)
    Layer VIA6       = 56.90% (639    / 1123    vias)
        Weight 1     = 56.90% (639     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.10% (484     vias)
 
  Total double via conversion rate    = 60.02% (37149 / 61897 vias)
 
    Layer VIA1       = 31.82% (5614   / 17644   vias)
    Layer VIA2       = 75.82% (20737  / 27352   vias)
    Layer VIA3       = 71.05% (6080   / 8557    vias)
    Layer VIA4       = 57.79% (2839   / 4913    vias)
    Layer VIA5       = 53.73% (1240   / 2308    vias)
    Layer VIA6       = 56.90% (639    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 60.02% (37149 / 61897 vias)
 
    Layer VIA1       = 31.82% (5614   / 17644   vias)
        Weight 1     = 31.82% (5614    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.18% (12030   vias)
    Layer VIA2       = 75.82% (20737  / 27352   vias)
        Weight 1     = 75.82% (20737   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.18% (6615    vias)
    Layer VIA3       = 71.05% (6080   / 8557    vias)
        Weight 1     = 71.05% (6080    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 28.95% (2477    vias)
    Layer VIA4       = 57.79% (2839   / 4913    vias)
        Weight 1     = 57.79% (2839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.21% (2074    vias)
    Layer VIA5       = 53.73% (1240   / 2308    vias)
        Weight 1     = 53.73% (1240    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.27% (1068    vias)
    Layer VIA6       = 56.90% (639    / 1123    vias)
        Weight 1     = 56.90% (639     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.10% (484     vias)
 

[RedundantVia] Elapsed real time: 0:00:17 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[RedundantVia] Stage (MB): Used  100  Alloctr  100  Proc   85 
[RedundantVia] Total (MB): Used  160  Alloctr  162  Proc 4874 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:17 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Dr init] Stage (MB): Used  100  Alloctr  100  Proc   85 
[Dr init] Total (MB): Used  160  Alloctr  162  Proc 4874 
Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 1: non-uniform partition
Routed	1/132 Partitions, Violations =	440
Routed	2/132 Partitions, Violations =	438
Routed	3/132 Partitions, Violations =	438
Routed	4/132 Partitions, Violations =	436
Routed	5/132 Partitions, Violations =	428
Routed	6/132 Partitions, Violations =	428
Routed	7/132 Partitions, Violations =	426
Routed	8/132 Partitions, Violations =	416
Routed	9/132 Partitions, Violations =	414
Routed	10/132 Partitions, Violations =	414
Routed	11/132 Partitions, Violations =	411
Routed	12/132 Partitions, Violations =	411
Routed	13/132 Partitions, Violations =	409
Routed	14/132 Partitions, Violations =	409
Routed	15/132 Partitions, Violations =	407
Routed	16/132 Partitions, Violations =	408
Routed	17/132 Partitions, Violations =	404
Routed	18/132 Partitions, Violations =	404
Routed	19/132 Partitions, Violations =	402
Routed	20/132 Partitions, Violations =	402
Routed	21/132 Partitions, Violations =	401
Routed	22/132 Partitions, Violations =	393
Routed	23/132 Partitions, Violations =	391
Routed	24/132 Partitions, Violations =	391
Routed	25/132 Partitions, Violations =	388
Routed	26/132 Partitions, Violations =	388
Routed	27/132 Partitions, Violations =	386
Routed	28/132 Partitions, Violations =	386
Routed	29/132 Partitions, Violations =	383
Routed	30/132 Partitions, Violations =	383
Routed	31/132 Partitions, Violations =	383
Routed	32/132 Partitions, Violations =	378
Routed	33/132 Partitions, Violations =	378
Routed	34/132 Partitions, Violations =	373
Routed	35/132 Partitions, Violations =	373
Routed	36/132 Partitions, Violations =	366
Routed	37/132 Partitions, Violations =	366
Routed	38/132 Partitions, Violations =	363
Routed	39/132 Partitions, Violations =	363
Routed	40/132 Partitions, Violations =	363
Routed	41/132 Partitions, Violations =	355
Routed	42/132 Partitions, Violations =	355
Routed	43/132 Partitions, Violations =	355
Routed	44/132 Partitions, Violations =	355
Routed	45/132 Partitions, Violations =	351
Routed	46/132 Partitions, Violations =	347
Routed	47/132 Partitions, Violations =	347
Routed	48/132 Partitions, Violations =	347
Routed	49/132 Partitions, Violations =	343
Routed	50/132 Partitions, Violations =	343
Routed	51/132 Partitions, Violations =	338
Routed	52/132 Partitions, Violations =	337
Routed	53/132 Partitions, Violations =	337
Routed	54/132 Partitions, Violations =	336
Routed	55/132 Partitions, Violations =	335
Routed	56/132 Partitions, Violations =	335
Routed	57/132 Partitions, Violations =	335
Routed	58/132 Partitions, Violations =	330
Routed	59/132 Partitions, Violations =	328
Routed	60/132 Partitions, Violations =	328
Routed	61/132 Partitions, Violations =	323
Routed	62/132 Partitions, Violations =	323
Routed	63/132 Partitions, Violations =	304
Routed	64/132 Partitions, Violations =	304
Routed	65/132 Partitions, Violations =	300
Routed	66/132 Partitions, Violations =	300
Routed	67/132 Partitions, Violations =	299
Routed	68/132 Partitions, Violations =	298
Routed	69/132 Partitions, Violations =	290
Routed	70/132 Partitions, Violations =	286
Routed	71/132 Partitions, Violations =	281
Routed	72/132 Partitions, Violations =	281
Routed	73/132 Partitions, Violations =	278
Routed	74/132 Partitions, Violations =	278
Routed	75/132 Partitions, Violations =	274
Routed	76/132 Partitions, Violations =	272
Routed	77/132 Partitions, Violations =	272
Routed	78/132 Partitions, Violations =	256
Routed	79/132 Partitions, Violations =	256
Routed	80/132 Partitions, Violations =	250
Routed	81/132 Partitions, Violations =	247
Routed	82/132 Partitions, Violations =	247
Routed	83/132 Partitions, Violations =	246
Routed	84/132 Partitions, Violations =	247
Routed	85/132 Partitions, Violations =	245
Routed	86/132 Partitions, Violations =	231
Routed	87/132 Partitions, Violations =	227
Routed	88/132 Partitions, Violations =	227
Routed	89/132 Partitions, Violations =	223
Routed	90/132 Partitions, Violations =	223
Routed	91/132 Partitions, Violations =	221
Routed	92/132 Partitions, Violations =	221
Routed	93/132 Partitions, Violations =	220
Routed	94/132 Partitions, Violations =	218
Routed	95/132 Partitions, Violations =	218
Routed	96/132 Partitions, Violations =	217
Routed	97/132 Partitions, Violations =	217
Routed	98/132 Partitions, Violations =	212
Routed	99/132 Partitions, Violations =	212
Routed	100/132 Partitions, Violations =	208
Routed	101/132 Partitions, Violations =	208
Routed	102/132 Partitions, Violations =	208
Routed	103/132 Partitions, Violations =	89
Routed	104/132 Partitions, Violations =	89
Routed	105/132 Partitions, Violations =	93
Routed	106/132 Partitions, Violations =	89
Routed	107/132 Partitions, Violations =	89
Routed	108/132 Partitions, Violations =	87
Routed	109/132 Partitions, Violations =	87
Routed	110/132 Partitions, Violations =	84
Routed	111/132 Partitions, Violations =	84
Routed	112/132 Partitions, Violations =	80
Routed	113/132 Partitions, Violations =	80
Routed	114/132 Partitions, Violations =	52
Routed	115/132 Partitions, Violations =	52
Routed	116/132 Partitions, Violations =	55
Routed	117/132 Partitions, Violations =	55
Routed	118/132 Partitions, Violations =	51
Routed	119/132 Partitions, Violations =	51
Routed	120/132 Partitions, Violations =	47
Routed	121/132 Partitions, Violations =	49
Routed	122/132 Partitions, Violations =	49
Routed	123/132 Partitions, Violations =	48
Routed	124/132 Partitions, Violations =	41
Routed	125/132 Partitions, Violations =	41
Routed	126/132 Partitions, Violations =	40
Routed	127/132 Partitions, Violations =	38
Routed	128/132 Partitions, Violations =	36
Routed	129/132 Partitions, Violations =	34
Routed	130/132 Partitions, Violations =	28
Routed	131/132 Partitions, Violations =	27
Routed	132/132 Partitions, Violations =	25

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	25
	Diff net spacing : 14
	Edge-line via spacing : 1
	Less than NDR width : 10

[Iter 1] Elapsed real time: 0:00:18 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 1] Stage (MB): Used  179  Alloctr  180  Proc   85 
[Iter 1] Total (MB): Used  240  Alloctr  241  Proc 4874 

End DR iteration 1 with 132 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	23
Routed	2/13 Partitions, Violations =	23
Routed	3/13 Partitions, Violations =	17
Routed	4/13 Partitions, Violations =	17
Routed	5/13 Partitions, Violations =	15
Routed	6/13 Partitions, Violations =	14
Routed	7/13 Partitions, Violations =	12
Routed	8/13 Partitions, Violations =	12
Routed	9/13 Partitions, Violations =	5
Routed	10/13 Partitions, Violations =	4
Routed	11/13 Partitions, Violations =	4
Routed	12/13 Partitions, Violations =	0
Routed	13/13 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:18 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 2] Stage (MB): Used  179  Alloctr  180  Proc   85 
[Iter 2] Total (MB): Used  240  Alloctr  241  Proc 4874 

End DR iteration 2 with 13 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:19 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DRC CHECK] Stage (MB): Used  179  Alloctr  180  Proc  112 
[DRC CHECK] Total (MB): Used  240  Alloctr  241  Proc 4901 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DR] Stage (MB): Used   84  Alloctr   85  Proc  112 
[DR] Total (MB): Used  145  Alloctr  146  Proc 4901 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84345 micron
Total Number of Contacts =             61866
Total Number of Wires =                74581
Total Number of PtConns =              12162
Total Number of Routed Wires =       73090
Total Routed Wire Length =           83738 micron
Total Number of Routed Contacts =       61866
	Layer                   M1 :        719 micron
	Layer                   M2 :      19186 micron
	Layer                   M3 :      18827 micron
	Layer                   M4 :      15539 micron
	Layer                   M5 :      11675 micron
	Layer                   M6 :      12501 micron
	Layer                   M7 :       5291 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        485
	Via          VIA67SQ_C_1x2 :        229
	Via          VIA67SQ_C_2x1 :        409
	Via               VIA5SQ_C :       1075
	Via           VIA5SQ_C_1x2 :        759
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_2x1 :        475
	Via                 VIA4SQ :       2088
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2046
	Via              VIA34SQ_C :       2513
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1459
	Via          VIA34SQ_C_2x1 :         30
	Via        VIA34BAR1_C_1x2 :       3387
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1106
	Via              VIA2_Base :       6709
	Via              VIA23SQ_C :         32
	Via          VIA2_Base_1x2 :       7451
	Via          VIA2_Base_2x1 :      13136
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11817
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_1x2 :       2458
	Via          VIA1_Base_2x1 :       3132

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.66% (36911 / 61866 vias)
 
    Layer VIA1       = 31.69% (5590   / 17641   vias)
        Weight 1     = 31.69% (5590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.31% (12051   vias)
    Layer VIA2       = 75.33% (20587  / 27328   vias)
        Weight 1     = 75.33% (20587   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.67% (6741    vias)
    Layer VIA3       = 70.59% (6037   / 8552    vias)
        Weight 1     = 70.59% (6037    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (2515    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
        Weight 1     = 57.49% (2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.51% (2088    vias)
    Layer VIA5       = 53.46% (1235   / 2310    vias)
        Weight 1     = 53.46% (1235    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.54% (1075    vias)
    Layer VIA6       = 56.81% (638    / 1123    vias)
        Weight 1     = 56.81% (638     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.19% (485     vias)
 
  Total double via conversion rate    = 59.66% (36911 / 61866 vias)
 
    Layer VIA1       = 31.69% (5590   / 17641   vias)
    Layer VIA2       = 75.33% (20587  / 27328   vias)
    Layer VIA3       = 70.59% (6037   / 8552    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
    Layer VIA5       = 53.46% (1235   / 2310    vias)
    Layer VIA6       = 56.81% (638    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.66% (36911 / 61866 vias)
 
    Layer VIA1       = 31.69% (5590   / 17641   vias)
        Weight 1     = 31.69% (5590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.31% (12051   vias)
    Layer VIA2       = 75.33% (20587  / 27328   vias)
        Weight 1     = 75.33% (20587   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.67% (6741    vias)
    Layer VIA3       = 70.59% (6037   / 8552    vias)
        Weight 1     = 70.59% (6037    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (2515    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
        Weight 1     = 57.49% (2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.51% (2088    vias)
    Layer VIA5       = 53.46% (1235   / 2310    vias)
        Weight 1     = 53.46% (1235    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.54% (1075    vias)
    Layer VIA6       = 56.81% (638    / 1123    vias)
        Weight 1     = 56.81% (638     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.19% (485     vias)
 

Total number of nets = 6784
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
#### ECO routing fix
route_eco
Generating Timing information  
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6784 nets, 0 global routed, 6782 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'picorv32'. (NEX-022)
---extraction options---
Corner: Fast
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Typical
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Slow
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 2
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: picorv32 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 6782 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6782, routed nets = 6782, across physical hierarchy nets = 0, parasitics cached nets = 6782, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Warning: Current dominant scenario FUNC_Slow for timing driven route  is different from dominant scenario for the previous timing driven route which is FUNC_Fast. (ZRT-647)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/picorv32_22497_580670900.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:01 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   54  Alloctr   56  Proc 4901 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   54  Alloctr   56  Proc 4901 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   52  Alloctr   54  Proc 4901 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   63  Alloctr   64  Proc 4901 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: Analysis] Total (MB): Used   63  Alloctr   64  Proc 4901 
Num of eco nets = 6784
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   61  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   65  Proc 4901 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	1
Checked	3/18 Partitions, Violations =	2
Checked	4/18 Partitions, Violations =	2
Checked	5/18 Partitions, Violations =	2
Checked	6/18 Partitions, Violations =	3
Checked	7/18 Partitions, Violations =	3
Checked	8/18 Partitions, Violations =	3
Checked	9/18 Partitions, Violations =	4
Checked	10/18 Partitions, Violations =	5
Checked	11/18 Partitions, Violations =	5
Checked	12/18 Partitions, Violations =	5
Checked	13/18 Partitions, Violations =	5
Checked	14/18 Partitions, Violations =	5
Checked	15/18 Partitions, Violations =	5
Checked	16/18 Partitions, Violations =	5
Checked	17/18 Partitions, Violations =	6
Checked	18/18 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  212 
[DRC CHECK] Total (MB): Used  161  Alloctr  162  Proc 5113 

Total Wire Length =                    84387 micron
Total Number of Contacts =             61866
Total Number of Wires =                73914
Total Number of PtConns =              12501
Total Number of Routed Wires =       72897
Total Routed Wire Length =           83789 micron
Total Number of Routed Contacts =       61866
	Layer                   M1 :        719 micron
	Layer                   M2 :      19192 micron
	Layer                   M3 :      18841 micron
	Layer                   M4 :      15564 micron
	Layer                   M5 :      11678 micron
	Layer                   M6 :      12504 micron
	Layer                   M7 :       5291 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        485
	Via          VIA67SQ_C_1x2 :        229
	Via          VIA67SQ_C_2x1 :        409
	Via               VIA5SQ_C :       1075
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        475
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2088
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2046
	Via              VIA34SQ_C :       2513
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1106
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3387
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1459
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6709
	Via              VIA23SQ_C :         32
	Via          VIA2_Base_1x2 :       7451
	Via          VIA2_Base_2x1 :      13136
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11817
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3132
	Via          VIA1_Base_1x2 :       2458

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.66% (36911 / 61866 vias)
 
    Layer VIA1       = 31.69% (5590   / 17641   vias)
        Weight 1     = 31.69% (5590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.31% (12051   vias)
    Layer VIA2       = 75.33% (20587  / 27328   vias)
        Weight 1     = 75.33% (20587   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.67% (6741    vias)
    Layer VIA3       = 70.59% (6037   / 8552    vias)
        Weight 1     = 70.59% (6037    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (2515    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
        Weight 1     = 57.49% (2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.51% (2088    vias)
    Layer VIA5       = 53.46% (1235   / 2310    vias)
        Weight 1     = 53.46% (1235    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.54% (1075    vias)
    Layer VIA6       = 56.81% (638    / 1123    vias)
        Weight 1     = 56.81% (638     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.19% (485     vias)
 
  Total double via conversion rate    = 59.66% (36911 / 61866 vias)
 
    Layer VIA1       = 31.69% (5590   / 17641   vias)
    Layer VIA2       = 75.33% (20587  / 27328   vias)
    Layer VIA3       = 70.59% (6037   / 8552    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
    Layer VIA5       = 53.46% (1235   / 2310    vias)
    Layer VIA6       = 56.81% (638    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.66% (36911 / 61866 vias)
 
    Layer VIA1       = 31.69% (5590   / 17641   vias)
        Weight 1     = 31.69% (5590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.31% (12051   vias)
    Layer VIA2       = 75.33% (20587  / 27328   vias)
        Weight 1     = 75.33% (20587   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.67% (6741    vias)
    Layer VIA3       = 70.59% (6037   / 8552    vias)
        Weight 1     = 70.59% (6037    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.41% (2515    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
        Weight 1     = 57.49% (2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.51% (2088    vias)
    Layer VIA5       = 53.46% (1235   / 2310    vias)
        Weight 1     = 53.46% (1235    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.54% (1075    vias)
    Layer VIA6       = 56.81% (638    / 1123    vias)
        Weight 1     = 56.81% (638     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.19% (485     vias)
 
Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/8 Partitions, Violations =	6
Routed	2/8 Partitions, Violations =	6
Routed	3/8 Partitions, Violations =	4
Routed	4/8 Partitions, Violations =	4
Routed	5/8 Partitions, Violations =	2
Routed	6/8 Partitions, Violations =	4
Routed	7/8 Partitions, Violations =	5
Routed	8/8 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Less than NDR width : 1
	Multiple pin connections : 1
	Same net via-cut spacing : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 0] Total (MB): Used  161  Alloctr  162  Proc 5113 

End DR iteration 0 with 8 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 1] Total (MB): Used  161  Alloctr  162  Proc 5113 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84388 micron
Total Number of Contacts =             61866
Total Number of Wires =                73927
Total Number of PtConns =              12497
Total Number of Routed Wires =       72908
Total Routed Wire Length =           83789 micron
Total Number of Routed Contacts =       61866
	Layer                   M1 :        719 micron
	Layer                   M2 :      19192 micron
	Layer                   M3 :      18841 micron
	Layer                   M4 :      15565 micron
	Layer                   M5 :      11678 micron
	Layer                   M6 :      12504 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1076
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        474
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2088
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2046
	Via              VIA34SQ_C :       2523
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1105
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3384
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1454
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6729
	Via              VIA23SQ_C :         32
	Via          VIA2_Base_1x2 :       7444
	Via          VIA2_Base_2x1 :      13123
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11822
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3130
	Via          VIA1_Base_1x2 :       2454

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.60% (36873 / 61866 vias)
 
    Layer VIA1       = 31.66% (5584   / 17640   vias)
        Weight 1     = 31.66% (5584    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.34% (12056   vias)
    Layer VIA2       = 75.26% (20567  / 27328   vias)
        Weight 1     = 75.26% (20567   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.74% (6761    vias)
    Layer VIA3       = 70.48% (6028   / 8553    vias)
        Weight 1     = 70.48% (6028    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.52% (2525    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
        Weight 1     = 57.49% (2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.51% (2088    vias)
    Layer VIA5       = 53.42% (1234   / 2310    vias)
        Weight 1     = 53.42% (1234    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.58% (1076    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.60% (36873 / 61866 vias)
 
    Layer VIA1       = 31.66% (5584   / 17640   vias)
    Layer VIA2       = 75.26% (20567  / 27328   vias)
    Layer VIA3       = 70.48% (6028   / 8553    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
    Layer VIA5       = 53.42% (1234   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.60% (36873 / 61866 vias)
 
    Layer VIA1       = 31.66% (5584   / 17640   vias)
        Weight 1     = 31.66% (5584    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.34% (12056   vias)
    Layer VIA2       = 75.26% (20567  / 27328   vias)
        Weight 1     = 75.26% (20567   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 24.74% (6761    vias)
    Layer VIA3       = 70.48% (6028   / 8553    vias)
        Weight 1     = 70.48% (6028    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.52% (2525    vias)
    Layer VIA4       = 57.49% (2824   / 4912    vias)
        Weight 1     = 57.49% (2824    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.51% (2088    vias)
    Layer VIA5       = 53.42% (1234   / 2310    vias)
        Weight 1     = 53.42% (1234    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.58% (1076    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   17  Alloctr   17  Proc  212 
[Dr init] Total (MB): Used   81  Alloctr   83  Proc 5113 

Begin timing soft drc check ...

Created 166 soft drcs

Information: Merged away 22 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	144
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   82  Alloctr   83  Proc 5113 
Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/8 Partitions, Violations =	1
Routed	2/8 Partitions, Violations =	3
Routed	3/8 Partitions, Violations =	4
Routed	4/8 Partitions, Violations =	4
Routed	5/8 Partitions, Violations =	4
Routed	6/8 Partitions, Violations =	4
Routed	7/8 Partitions, Violations =	4
Routed	8/8 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	59
	Diff net via-cut spacing : 2
	Off-grid : 1
	Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 0] Total (MB): Used  161  Alloctr  163  Proc 5113 

End DR iteration 0 with 8 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	59
	Diff net via-cut spacing : 2
	Off-grid : 1
	Same net via-cut spacing : 1

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 1] Total (MB): Used  161  Alloctr  163  Proc 5113 

End DR iteration 1 with 0 parts

Incremental DRC patching:

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	59
	Diff net via-cut spacing : 2
	Off-grid : 1
	Same net via-cut spacing : 1

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)
Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  161  Alloctr  163  Proc 5113 
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    2  Alloctr    2  Proc  212 
[DR] Total (MB): Used   66  Alloctr   67  Proc 5113 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc  212 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5113 
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used   17  Alloctr   18  Proc  212 
[Dr init] Total (MB): Used   81  Alloctr   83  Proc 5113 
Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/2 Partitions, Violations =	5
Routed	2/2 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Off-grid : 1
	Short : 2

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 0] Total (MB): Used  161  Alloctr  162  Proc 5113 

End DR iteration 0 with 2 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net via-cut spacing : 1

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 1] Total (MB): Used  161  Alloctr  162  Proc 5113 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 2] Stage (MB): Used   97  Alloctr   97  Proc  212 
[Iter 2] Total (MB): Used  161  Alloctr  162  Proc 5113 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    2  Alloctr    2  Proc  212 
[DR] Total (MB): Used   66  Alloctr   67  Proc 5113 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc  212 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5113 

Nets that have been changed:
Net 1 = clk_clock_gate_reg_next_pc_reg_clock_gate_reg_next_pc_reg_32
Net 2 = ctmn_13394
Net 3 = pcpi_rs1[5]
Net 4 = decoded_imm_j[31]
Net 5 = decoded_imm_j[13]
Net 6 = decoded_imm_j[11]
Net 7 = decoded_imm_j[4]
Net 8 = decoded_imm_j[3]
Net 9 = decoded_imm[4]
Net 10 = ctmn_12150
Net 11 = phfnn_3373
Net 12 = ctmn_12177
Net 13 = ctmn_2940
Net 14 = ctmn_2942
Net 15 = ctmn_2943
Net 16 = ctmn_2949
Net 17 = N2593
Net 18 = N2611
Net 19 = ctmn_13949
Net 20 = reg_pc[19]
Net 21 = reg_next_pc[23]
Net 22 = reg_next_pc[19]
Net 23 = reg_next_pc[16]
Net 24 = reg_next_pc[14]
Net 25 = reg_next_pc[13]
Net 26 = reg_next_pc[2]
Net 27 = reg_out[28]
Net 28 = reg_out[26]
Net 29 = reg_out[19]
Net 30 = reg_out[9]
Net 31 = reg_out[5]
Net 32 = reg_out[3]
Net 33 = alu_out_q[30]
Net 34 = alu_out_q[25]
Net 35 = alu_out_q[24]
Net 36 = alu_out_q[23]
Net 37 = alu_out_q[22]
Net 38 = alu_out_q[17]
Net 39 = alu_out_q[15]
Net 40 = alu_out_q[12]
Net 41 = ctmn_13955
Net 42 = ctmn_2959
Net 43 = ctmn_13516
Net 44 = ctmn_11934
Net 45 = N1370
Net 46 = ctmn_13536
Net 47 = ctmn_13537
Net 48 = ctmn_13540
Net 49 = ctmn_11944
Net 50 = ctmn_13550
Net 51 = clk_clock_gate_reg_next_pc_reg
Net 52 = clk_clock_gate_cpuregs_reg_25
Net 53 = ctmn_24750
Net 54 = clk_clock_gate_cpuregs_reg_26
Net 55 = clk_clock_gate_cpuregs_reg_29
Net 56 = clk_clock_gate_cpuregs_reg
Net 57 = N2632
Net 58 = clk_clock_gate_cpuregs_reg_8
Net 59 = clk_clock_gate_cpuregs_reg_14
Net 60 = clk_clock_gate_cpuregs_reg_16
Net 61 = clk_clock_gate_cpuregs_reg_19
Net 62 = clk_clock_gate_cpuregs_reg_22
Net 63 = N2723
Net 64 = N1497
Net 65 = ctmn_13565
Net 66 = ctmn_13566
Net 67 = ctmn_13569
Net 68 = clk_clock_gate_reg_pc_reg
Net 69 = N453
Net 70 = ctmn_2932
Net 71 = clk_clock_gate_reg_op1_reg
Net 72 = ctmn_23678
Net 73 = placeHFSNET_4
Net 74 = ctmn_23708
Net 75 = N576
Net 76 = ctmn_23711
Net 77 = ctmn_13586
Net 78 = ctmn_23554
Net 79 = latched_branch
Net 80 = ctmn_13632
Net 81 = phfnn_3331
Net 82 = ctmn_13811
Net 83 = phfnn_857
Net 84 = phfnn_858
Net 85 = ctmn_13938
Net 86 = ctmn_12476
Net 87 = ctmn_12479
Net 88 = ctmn_12480
Net 89 = ctmn_12489
Net 90 = ctmn_12493
Net 91 = phfnn_3343
Net 92 = ctmn_12072
Net 93 = phfnn_3538
Net 94 = phfnn_3423
Net 95 = N1356
Net 96 = N3841
Net 97 = ctmn_3014
Net 98 = ctmn_3015
Net 99 = N3087
Net 100 = ctmn_3021
.... and 49 other nets
Total number of changed nets = 149 (out of 6784)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc  212 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5113 
[ECO: DR] Elapsed real time: 0:00:04 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: DR] Stage (MB): Used   62  Alloctr   63  Proc  212 
[ECO: DR] Total (MB): Used   66  Alloctr   67  Proc 5113 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84398 micron
Total Number of Contacts =             61903
Total Number of Wires =                74042
Total Number of PtConns =              12526
Total Number of Routed Wires =       73027
Total Routed Wire Length =           83797 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19187 micron
	Layer                   M3 :      18812 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1100
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3378
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3116
	Via          VIA1_Base_1x2 :       2445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 

Total number of nets = 6784
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    84398 micron
Total Number of Contacts =             61903
Total Number of Wires =                74042
Total Number of PtConns =              12526
Total Number of Routed Wires =       73027
Total Routed Wire Length =           83797 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19187 micron
	Layer                   M3 :      18812 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1100
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3378
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3116
	Via          VIA1_Base_1x2 :       2445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
Updating the database ...
...updated 149 nets with eco mode
[ECO: End] Elapsed real time: 0:00:04 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  212 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5113 
#### Check the routing
check_routes
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6784 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5113 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5113 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84384 micron
Total Number of Contacts =             61903
Total Number of Wires =                74307
Total Number of PtConns =              12555
Total Number of Routed Wires =       73274
Total Routed Wire Length =           83781 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19186 micron
	Layer                   M3 :      18806 micron
	Layer                   M4 :      15561 micron
	Layer                   M5 :      11706 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3378
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1100
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_1x2 :       2445
	Via          VIA1_Base_2x1 :       3116

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


check_lvs
Information: Using 2 threads for LVS
[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02
Information: Detected short violation. Cell1: ctmi_13279. Cell2: ctmi_13330. BBox: (97.1970 56.4030)(97.2110 56.4370). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6784.
Total number of short violations is 1.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:02, CPU =    0:00:03
1
#### Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
# Analyze the design
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7879 total shapes.
Layer M2: cached 3307 shapes out of 35776 total shapes.
Layer M3: cached 3307 shapes out of 27505 total shapes.
Cached 9921 vias out of 78258 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0259 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (23 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:57:17 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1687 |     5 |    1292  ( 2.38%) |       4
H routing |     768 |     5 |     588  ( 2.17%) |       2
V routing |     919 |     5 |     704  ( 2.60%) |       2

1
report_utilization
****************************************
Report : report_utilization
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:57:17 2025
****************************************
Utilization Ratio:			0.4428
Utilization options:
 - Area calculation based on:		site_row of block picorv32/route
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				7854.5376
Total Capacity Area:			7854.5376
Total Area of cells:			3477.7632
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.4428

0.4428
collect_reports route
Collecting reports for route stage...
Reports are generated for route stage.
get_blocks -all
{picorv32.dlib:picorv32.design picorv32.dlib:picorv32/netlist_read.design picorv32.dlib:picorv32/import.design picorv32.dlib:picorv32/floorplan.design picorv32.dlib:picorv32/place.design picorv32.dlib:picorv32/clock.design picorv32.dlib:picorv32/route.design}
list_blocks
Lib picorv32.dlib /home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib tech current
  -   0 picorv32.design Jul-30-14:33
  -   0 picorv32/clock.design Jul-30-14:46
  -   0 picorv32/floorplan.design Jul-30-14:33
  -   0 picorv32/import.design Jul-30-14:33
  -   0 picorv32/netlist_read.design Jul-30-14:33
  -   0 picorv32/place.design Jul-30-14:42
  *>  0 picorv32/route.design Jul-30-14:57 current
7
Information: 1 out of 6 LGL-050 messages were not printed due to limit 5  (MSG-3913)
Information: 1305 out of 1315 POW-046 messages were not printed due to limit 10  (MSG-3913)
Information: 2 out of 12 POW-069 messages were not printed due to limit 10  (MSG-3913)
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
7
fc_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:57:29 2025
****************************************

  Startpoint: reg_op2_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_out_q_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Slow
  Scenario: FUNC_Slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  reg_op2_reg[1]/CK (SAEDRVT14_FSDPMQ_LP_0P5)      0.00      0.09 r
  reg_op2_reg[1]/Q (SAEDRVT14_FSDPMQ_LP_0P5)       0.06      0.15 r
  ctmi_6578/X (SAEDRVT14_INV_S_0P5)                0.04      0.19 f
  ctmi_12383/X (SAEDRVT14_OAI22_0P5)               0.03      0.22 r
  ctmi_12379/X (SAEDRVT14_OAI22_0P5)               0.03      0.25 f
  ctmi_12377/X (SAEDRVT14_AOI21_0P75)              0.02      0.27 r
  ctmi_12376/X (SAEDRVT14_OAI22_0P5)               0.02      0.29 f
  ctmi_12374/X (SAEDRVT14_AOI21_0P75)              0.02      0.31 r
  ctmi_12373/X (SAEDRVT14_OAI21_0P5)               0.02      0.33 f
  ctmi_12370/X (SAEDRVT14_AOI21_0P75)              0.02      0.35 r
  ctmi_12369/X (SAEDRVT14_OAI22_0P5)               0.02      0.36 f
  ctmi_12368/X (SAEDRVT14_AOI21_0P75)              0.02      0.38 r
  placectmTdsLR_2_9761/X (SAEDRVT14_OA221_U_0P5)   0.03      0.42 r
  A6192/X (SAEDRVT14_OA21_MM_1)                    0.02      0.43 r
  ctmi_12360/X (SAEDRVT14_OAI22_0P5)               0.02      0.45 f
  ctmi_12359/X (SAEDRVT14_AOI21_0P75)              0.03      0.48 r
  A6248/X (SAEDRVT14_OA21_1)                       0.02      0.50 r
  A6193/X (SAEDRVT14_OA21_MM_1)                    0.01      0.52 r
  ctmi_12351/X (SAEDRVT14_OAI22_0P5)               0.02      0.54 f
  ctmi_12350/X (SAEDRVT14_AOI21_0P75)              0.02      0.56 r
  ctmi_12349/X (SAEDRVT14_OAI22_0P5)               0.02      0.58 f
  ctmi_12348/X (SAEDRVT14_AOI21_0P75)              0.02      0.60 r
  ctmi_12347/X (SAEDRVT14_OAI22_0P5)               0.02      0.62 f
  ctmi_12346/X (SAEDRVT14_AOI21_0P75)              0.03      0.65 r
  ctmi_12345/X (SAEDRVT14_OAI21_0P5)               0.04      0.69 f
  A6249/X (SAEDRVT14_NR2_MM_0P5)                   0.03      0.72 r
  A6194/X (SAEDRVT14_AN4_0P5)                      0.04      0.76 r
  ctmi_12343/X (SAEDRVT14_AOI21_0P75)              0.02      0.78 f
  ctmi_12415/X (SAEDRVT14_OAI21_0P5)               0.02      0.81 r
  ctmi_12341/X (SAEDRVT14_MUX2_MM_0P5)             0.03      0.83 r
  ctmi_12340/X (SAEDRVT14_MUXI2_U_0P5)             0.01      0.85 f
  ctmi_12339/X (SAEDRVT14_MUXI2_U_0P5)             0.02      0.86 r
  ctmi_12338/X (SAEDRVT14_MUXI2_U_0P5)             0.02      0.88 f
  placectmTdsLR_1_21590/X (SAEDRVT14_OAI21_0P5)    0.02      0.90 r
  phfnr_buf_7392/X (SAEDRVT14_INV_0P5)             0.03      0.93 f
  ctmi_13445/X (SAEDRVT14_AO32_U_0P5)              0.03      0.96 f
  ctmi_13444/X (SAEDRVT14_OA33_U_0P5)              0.03      0.99 f
  alu_out_q_reg[0]/D (SAEDRVT14_FSDPQ_V2_0P5)      0.00      0.99 f
  data arrival time                                          0.99

  clock clk (rise edge)                            1.20      1.20
  clock network delay (propagated)                 0.06      1.26
  alu_out_q_reg[0]/CK (SAEDRVT14_FSDPQ_V2_0P5)     0.00      1.26 r
  clock uncertainty                               -0.25      1.01
  library setup time                              -0.02      0.98
  data required time                                         0.98
  ------------------------------------------------------------------------
  data required time                                         0.98
  data arrival time                                         -0.99
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01


1
fc_shell> check_route
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6784 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5113 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5113 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84384 micron
Total Number of Contacts =             61903
Total Number of Wires =                74307
Total Number of PtConns =              12555
Total Number of Routed Wires =       73274
Total Routed Wire Length =           83781 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19186 micron
	Layer                   M3 :      18806 micron
	Layer                   M4 :      15561 micron
	Layer                   M5 :      11706 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3378
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1100
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_1x2 :       2445
	Via          VIA1_Base_2x1 :       3116

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6784, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> check_lvs
Information: Using 2 threads for LVS
[Check Net] Init	[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02
Information: Detected short violation. Cell1: ctmi_13279. Cell2: ctmi_13330. BBox: (97.1970 56.4030)(97.2110 56.4370). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6784.
Total number of short violations is 1.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:02, CPU =    0:00:03
1
fc_shell> route_eco
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Generating Timing information  
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/picorv32_22497_580670900.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   54  Alloctr   56  Proc 5113 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   54  Alloctr   56  Proc 5113 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   52  Alloctr   54  Proc 5113 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   63  Alloctr   64  Proc 5113 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: Analysis] Total (MB): Used   63  Alloctr   64  Proc 5113 
Num of eco nets = 6784
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   60  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   65  Proc 5113 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  161  Alloctr  162  Proc 5113 

Total Wire Length =                    84398 micron
Total Number of Contacts =             61903
Total Number of Wires =                74039
Total Number of PtConns =              12527
Total Number of Routed Wires =       73025
Total Routed Wire Length =           83798 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19187 micron
	Layer                   M3 :      18812 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1100
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3378
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3116
	Via          VIA1_Base_1x2 :       2445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84398 micron
Total Number of Contacts =             61903
Total Number of Wires =                74039
Total Number of PtConns =              12527
Total Number of Routed Wires =       73025
Total Routed Wire Length =           83798 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19187 micron
	Layer                   M3 :      18812 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1100
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3378
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3116
	Via          VIA1_Base_1x2 :       2445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   83  Proc 5113 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   81  Alloctr   83  Proc 5113 
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   67  Proc 5113 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5113 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 6784)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5113 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: DR] Stage (MB): Used   62  Alloctr   63  Proc    0 
[ECO: DR] Total (MB): Used   66  Alloctr   67  Proc 5113 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84398 micron
Total Number of Contacts =             61903
Total Number of Wires =                74039
Total Number of PtConns =              12527
Total Number of Routed Wires =       73025
Total Routed Wire Length =           83798 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19187 micron
	Layer                   M3 :      18812 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1100
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3378
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3116
	Via          VIA1_Base_1x2 :       2445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 

Total number of nets = 6784
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    84398 micron
Total Number of Contacts =             61903
Total Number of Wires =                74039
Total Number of PtConns =              12527
Total Number of Routed Wires =       73025
Total Routed Wire Length =           83798 micron
Total Number of Routed Contacts =       61903
	Layer                   M1 :        722 micron
	Layer                   M2 :      19187 micron
	Layer                   M3 :      18812 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2041
	Via              VIA34SQ_C :       2561
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1100
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3378
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6848
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7399
	Via          VIA2_Base_2x1 :      13042
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11847
	Via       VIA12BAR2_C(rot) :          8
	Via          VIA1_Base_2x1 :       3116
	Via          VIA1_Base_1x2 :       2445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.29% (36701 / 61903 vias)
 
    Layer VIA1       = 31.52% (5561   / 17642   vias)
        Weight 1     = 31.52% (5561    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.48% (12081   vias)
    Layer VIA2       = 74.82% (20441  / 27322   vias)
        Weight 1     = 74.82% (20441   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.18% (6881    vias)
    Layer VIA3       = 70.11% (6011   / 8574    vias)
        Weight 1     = 70.11% (6011    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.89% (2563    vias)
    Layer VIA4       = 57.18% (2819   / 4930    vias)
        Weight 1     = 57.18% (2819    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.82% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5113 
fc_shell> chck[K[Keck_lvs
Information: Using 2 threads for LVS
[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02
Information: Detected short violation. Cell1: ctmi_13279. Cell2: ctmi_13330. BBox: (97.1970 56.4030)(97.2110 56.4370). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6784.
Total number of short violations is 1.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:02, CPU =    0:00:03
1
fc_shell> check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7879 total shapes.
Layer M2: cached 3307 shapes out of 35776 total shapes.
Layer M3: cached 3307 shapes out of 27505 total shapes.
Cached 9921 vias out of 78258 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0253 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (23 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 succeeded!


check_legality succeeded.

**************************

1
fc_shell> route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-07-30 14:58:18 / Session:  00:02:39 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1640 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Deserialized np data
INFO: timer data loaded from /tmp/picorv32_22497_580670900.timdat
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:   167 s (  0.05 hr )  ELAPSE:   159 s (  0.04 hr )  MEM-PEAK:  1639 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)

Route-opt timing update complete          CPU:   167 s (  0.05 hr )  ELAPSE:   159 s (  0.04 hr )  MEM-PEAK:  1639 MB
INFO: Propagating Switching Activities
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0003     0.0003      1
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0072     0.0072      1   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0003     0.0003      1        0     0.0000        0  156074528           0
    2   *   0.0072     0.0072   0.0072      1   0.0000     0.0000      0        0     0.0000       14 112177.680           0
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1481592.25           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     CellEMV
    *   *   0.0072     0.0072   0.0072      1   0.0003     0.0003      1        0     0.0000       14  156074528      3477.76       6080           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0072     0.0072   0.0072      1   0.0003     0.0003      1        0       14  156074528      3477.76       6080
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Route-opt initialization complete         CPU:   172 s (  0.05 hr )  ELAPSE:   162 s (  0.04 hr )  MEM-PEAK:  1639 MB
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7879 total shapes.
Layer M2: cached 3307 shapes out of 35776 total shapes.
Layer M3: cached 3307 shapes out of 27505 total shapes.
Cached 9921 vias out of 78258 total vias.
Total 0.0849 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/route): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/route): 3116
Total 0.0794 seconds to load 7382 cell instances into cellmap
Moveable cells: 6020; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
6721 out of 6721 data nets are detail routed, 61 out of 61 clock nets are detail routed and total 6782 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.9533, cell height 0.6000, cell area 0.5720 for total 6080 placed and application fixed cells
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


INFO: New Levelizer turned on
Route-opt optimization Phase 2 Iter  1          0.01        0.01      0.00        91       3477.76  156074528.00        6080              0.05      1639
Route-opt optimization Phase 2 Iter  2          0.01        0.01      0.00        91       3477.76  156074528.00        6080              0.05      1639
Route-opt optimization Phase 2 Iter  3          0.01        0.01      0.00        91       3477.76  156074528.00        6080              0.05      1639

Route-opt optimization Phase 3 Iter  1          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization Phase 3 Iter  2          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization Phase 3 Iter  3          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization Phase 3 Iter  4          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 3 Iter  5          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization Phase 3 Iter  6          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization Phase 3 Iter  7          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639
Route-opt optimization Phase 3 Iter  8          0.01        0.01      0.00        28       3478.61  156117680.00        6081              0.05      1639

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter  9          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter 10          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter 11          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter 12          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter 13          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Route-opt optimization Phase 4 Iter 14          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_1
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_2
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_6
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPRB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_1
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_4
   saed14rvt_frame_timing/SAEDRVT14_FDPSQB_2
   saed14rvt_frame_timing/SAEDRVT14_FDPS_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_3
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_6
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_8
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_4
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_3
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_6
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_8
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_2
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_4
   saed14rvt_frame_timing/SAEDRVT14_LDPRSQB_1
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_1
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_2
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_1
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_2
   saed14rvt_frame_timing/SAEDRVT14_SRLD_3

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.013064, elapsed 0.012711, speed up 1.027771.

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 10953), data (VR 1, GR 0, DR 76491); stage = auto, isPostRoute = TRUE
Total power = 1.353478, Leakage = 0.157731, Internal = 0.775171, Switching = 0.420577
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000369, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.000298, TNHS = -0.000298, NHVP = 1

    Scenario FUNC_Slow  WNS = 0.000369, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.000298, TNHS = -0.000298, NHVP = 1
    Scenario FUNC_Fast
    Scenario FUNC_Slow
       Path Group clk  WNS = 0.000369, TNS = 0.000000, NVP = 0
    Scenario FUNC_Typical
    Scenario FUNC_Fast
       Path Group clk  WNHS = -0.000298, TNHS = -0.000298, NHVP = 1
    Scenario FUNC_Slow
    Scenario FUNC_Typical
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.000, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.000, TNHS = -0.000, NHVP = 1, UNWEIGHTED_TNHS = -0.000, R2R(wns=0.000369, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9927

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000369, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.000298, TNHS = -0.000298, NHVP = 1

    Scenario FUNC_Slow  WNS = 0.000369, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.000298, TNHS = -0.000298, NHVP = 1
    Scenario FUNC_Fast
    Scenario FUNC_Slow
       Path Group clk  WNS = 0.000369, TNS = 0.000000, NVP = 0
    Scenario FUNC_Typical
    Scenario FUNC_Fast
       Path Group clk  WNHS = -0.000298, TNHS = -0.000298, NHVP = 1
    Scenario FUNC_Slow
    Scenario FUNC_Typical
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.000, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.000, TNHS = -0.000, NHVP = 1, UNWEIGHTED_TNHS = -0.000, R2R(wns=0.000369, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.
 CCD flow runtime: cpu 0.794387, elapsed 0.455492, speed up 1.744020.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        28       3478.96  156136496.00        6081              0.05      1639
INFO: New Levelizer turned on


INFO: New Levelizer turned on
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        28       3479.41  156113392.00        6081              0.05      1639
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        28       3479.41  156113392.00        6081              0.05      1639
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        28       3479.41  156113392.00        6081              0.05      1639

Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        28       3479.45  156124752.00        6081              0.05      1639
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00        28       3479.45  156124752.00        6081              0.05      1639
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.558000


Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

Route-opt route preserve complete         CPU:   179 s (  0.05 hr )  ELAPSE:   166 s (  0.05 hr )  MEM-PEAK:  1639 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Warning: Current dominant scenario FUNC_Fast for timing driven route  is different from dominant scenario for the previous timing driven route which is FUNC_Slow. (ZRT-647)
Generating Timing information  ... Done
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7903 total shapes.
Layer M2: cached 3307 shapes out of 35798 total shapes.
Layer M3: cached 3307 shapes out of 27506 total shapes.
Cached 9921 vias out of 78294 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0256 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         7392        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7392
number of references:               156
number of site rows:                104
number of locations attempted:   123910
number of locations failed:         607  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        859       319 ( 37.1%)        644       288 ( 44.7%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        859       319 ( 37.1%)        644       288 ( 44.7%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        6030 (77202 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.015 um ( 0.02 row height)
rms weighted cell displacement:   0.015 um ( 0.02 row height)
max cell displacement:            0.600 um ( 1.00 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               30
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: routeropt_h_inst_22394 (SAEDRVT14_BUF_U_0P5)
  Input location: (117.924,33.2)
  Legal location: (117.924,32.6)
  Displacement:   0.600 um ( 1.00 row height)
Cell: routeropt_h_inst_22400 (SAEDRVT14_BUF_S_0P5)
  Input location: (109.044,20)
  Legal location: (109.044,20.6)
  Displacement:   0.600 um ( 1.00 row height)
Cell: routeropt_h_inst_22398 (SAEDRVT14_BUF_U_0P5)
  Input location: (122.438,30.8)
  Legal location: (122.438,30.2)
  Displacement:   0.600 um ( 1.00 row height)
Cell: routeropt_h_inst_22395 (SAEDRVT14_BUF_U_0P5)
  Input location: (126.064,42.8)
  Legal location: (126.064,43.4)
  Displacement:   0.600 um ( 1.00 row height)
Cell: routeropt_h_inst_22396 (SAEDRVT14_BUF_U_0P5)
  Input location: (118.738,34.4)
  Legal location: (118.738,33.8)
  Displacement:   0.600 um ( 1.00 row height)
Cell: routeropt_mt_inst_22393 (SAEDRVT14_DEL_R2V1_2)
  Input location: (95.724,33.8)
  Legal location: (95.354,33.8)
  Displacement:   0.370 um ( 0.62 row height)
Cell: ctmi_13927 (SAEDRVT14_AO221_0P5)
  Input location: (95.65,33.8)
  Legal location: (95.946,33.8)
  Displacement:   0.296 um ( 0.49 row height)
Cell: ctmi_15711 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (113.188,44.6)
  Legal location: (113.484,44.6)
  Displacement:   0.296 um ( 0.49 row height)
Cell: placecopt_h_inst_21892 (SAEDRVT14_DEL_R2V2_1)
  Input location: (113.854,44.6)
  Legal location: (114.15,44.6)
  Displacement:   0.296 um ( 0.49 row height)
Cell: ctmi_12740 (SAEDRVT14_ND2_CDC_1)
  Input location: (115.038,44.6)
  Legal location: (115.26,44.6)
  Displacement:   0.222 um ( 0.37 row height)

Legalization succeeded.
Total Legalizer CPU: 0.934
Total Legalizer Wall Time: 0.936
----------------------------------------------------------------

Route-opt legalization complete           CPU:   180 s (  0.05 hr )  ELAPSE:   167 s (  0.05 hr )  MEM-PEAK:  1639 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   55  Alloctr   56  Proc 5129 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   55  Alloctr   56  Proc 5129 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   52  Alloctr   54  Proc 5129 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   63  Alloctr   64  Proc 5129 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: Analysis] Total (MB): Used   63  Alloctr   64  Proc 5129 
Num of eco nets = 6794
Num of open eco nets = 115
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   61  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   65  Proc 5129 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   68  Alloctr   69  Proc 5129 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   76  Proc 5129 
Net statistics:
Total number of nets     = 6794
Number of nets to route  = 115
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
115 nets are partially connected,
 of which 115 are detail routed and 17 are global routed.
6679 nets are fully connected,
 of which 6676 are detail routed and 1 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   81  Alloctr   82  Proc 5129 
Net length statistics: 
Net Count(Ignore Fully Rted) 115, Total Half Perimeter Wire Length (HPWL) 1140 microns
HPWL   0 ~   50 microns: Net Count      109	Total HPWL          668 microns
HPWL  50 ~  100 microns: Net Count        5	Total HPWL          334 microns
HPWL 100 ~  200 microns: Net Count        1	Total HPWL          137 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.50	 on layer (2)	 M2
Average gCell capacity  7.01	 on layer (3)	 M3
Average gCell capacity  5.31	 on layer (4)	 M4
Average gCell capacity  4.99	 on layer (5)	 M5
Average gCell capacity  4.57	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   85  Alloctr   86  Proc 5129 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   85  Alloctr   86  Proc 5129 
Number of user frozen nets = 0
Timing criticality report: total 25 (0.37)% critical nets.
   Number of criticality 1 nets = 18 (0.26)%
   Number of criticality 2 nets = 7 (0.10)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   85  Alloctr   86  Proc 5129 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  261  Alloctr  262  Proc 5129 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  261  Alloctr  262  Proc 5129 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    11 (0.02%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    11 (0.04%)
Initial. Both Dirs: Overflow =  1028 Max = 6 GRCs =   899 (1.66%)
Initial. H routing: Overflow =   505 Max = 6 (GRCs =  1) GRCs =   434 (1.60%)
Initial. V routing: Overflow =   522 Max = 4 (GRCs =  2) GRCs =   465 (1.71%)
Initial. M1         Overflow =    17 Max = 2 (GRCs =  3) GRCs =    14 (0.05%)
Initial. M2         Overflow =   327 Max = 6 (GRCs =  1) GRCs =   251 (0.93%)
Initial. M3         Overflow =   425 Max = 4 (GRCs =  2) GRCs =   366 (1.35%)
Initial. M4         Overflow =   141 Max = 2 (GRCs =  8) GRCs =   145 (0.53%)
Initial. M5         Overflow =    80 Max = 2 (GRCs =  4) GRCs =    85 (0.31%)
Initial. M6         Overflow =    37 Max = 2 (GRCs =  2) GRCs =    38 (0.14%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.05
M2       45.8 14.1 5.10 10.3 2.84 8.22 5.81 3.17 1.84 0.06 1.63 0.04 0.15 0.73
M3       47.5 8.68 5.96 8.99 1.55 9.41 7.47 3.43 2.68 0.00 2.98 0.15 0.18 0.96
M4       43.0 23.9 0.41 15.9 0.00 6.94 5.20 0.19 1.64 0.00 2.25 0.01 0.06 0.42
M5       59.4 11.0 2.07 11.8 0.00 6.52 4.80 0.70 1.21 0.00 2.04 0.01 0.01 0.25
M6       57.2 16.3 2.21 10.5 0.00 5.70 4.18 0.60 1.54 0.00 1.52 0.03 0.01 0.10
M7       78.9 9.30 1.28 5.93 0.00 3.06 1.03 0.06 0.24 0.00 0.16 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 10.1 2.09 7.65 0.53 4.80 3.43 0.98 1.10 0.01 1.27 0.03 0.05 0.30


Initial. Total Wire Length = 15.38
Initial. Layer M1 wire length = 3.06
Initial. Layer M2 wire length = 7.87
Initial. Layer M3 wire length = 4.16
Initial. Layer M4 wire length = 0.29
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 71
Initial. Via VIA1_Base count = 53
Initial. Via VIA2_Base count = 17
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA4SQ count = 0
Initial. Via VIA5SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:58:27 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  261  Alloctr  263  Proc 5129 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    11 (0.02%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    11 (0.04%)
phase1. Both Dirs: Overflow =  1028 Max = 6 GRCs =   899 (1.66%)
phase1. H routing: Overflow =   505 Max = 6 (GRCs =  1) GRCs =   434 (1.60%)
phase1. V routing: Overflow =   522 Max = 4 (GRCs =  2) GRCs =   465 (1.71%)
phase1. M1         Overflow =    17 Max = 2 (GRCs =  3) GRCs =    14 (0.05%)
phase1. M2         Overflow =   327 Max = 6 (GRCs =  1) GRCs =   251 (0.93%)
phase1. M3         Overflow =   425 Max = 4 (GRCs =  2) GRCs =   366 (1.35%)
phase1. M4         Overflow =   141 Max = 2 (GRCs =  8) GRCs =   145 (0.53%)
phase1. M5         Overflow =    80 Max = 2 (GRCs =  4) GRCs =    85 (0.31%)
phase1. M6         Overflow =    37 Max = 2 (GRCs =  2) GRCs =    38 (0.14%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.05
M2       45.8 14.1 5.10 10.3 2.84 8.22 5.81 3.17 1.84 0.06 1.63 0.04 0.15 0.73
M3       47.5 8.68 5.96 8.99 1.55 9.41 7.47 3.43 2.68 0.00 2.98 0.15 0.18 0.96
M4       43.0 23.9 0.41 15.9 0.00 6.94 5.20 0.19 1.64 0.00 2.25 0.01 0.06 0.42
M5       59.4 11.0 2.07 11.8 0.00 6.52 4.80 0.70 1.21 0.00 2.04 0.01 0.01 0.25
M6       57.2 16.3 2.21 10.5 0.00 5.70 4.18 0.60 1.54 0.00 1.52 0.03 0.01 0.10
M7       78.9 9.30 1.28 5.93 0.00 3.06 1.03 0.06 0.24 0.00 0.16 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 10.1 2.09 7.65 0.53 4.80 3.43 0.98 1.10 0.01 1.27 0.03 0.05 0.30


phase1. Total Wire Length = 15.38
phase1. Layer M1 wire length = 3.06
phase1. Layer M2 wire length = 7.87
phase1. Layer M3 wire length = 4.16
phase1. Layer M4 wire length = 0.29
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 71
phase1. Via VIA1_Base count = 53
phase1. Via VIA2_Base count = 17
phase1. Via VIA34SQ_C count = 1
phase1. Via VIA4SQ count = 0
phase1. Via VIA5SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:58:27 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  261  Alloctr  263  Proc 5129 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    15 Max = 3 GRCs =    11 (0.02%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    11 (0.04%)
phase2. Both Dirs: Overflow =  1028 Max = 6 GRCs =   899 (1.66%)
phase2. H routing: Overflow =   505 Max = 6 (GRCs =  1) GRCs =   434 (1.60%)
phase2. V routing: Overflow =   522 Max = 4 (GRCs =  2) GRCs =   465 (1.71%)
phase2. M1         Overflow =    17 Max = 2 (GRCs =  3) GRCs =    14 (0.05%)
phase2. M2         Overflow =   327 Max = 6 (GRCs =  1) GRCs =   251 (0.93%)
phase2. M3         Overflow =   425 Max = 4 (GRCs =  2) GRCs =   366 (1.35%)
phase2. M4         Overflow =   141 Max = 2 (GRCs =  8) GRCs =   145 (0.53%)
phase2. M5         Overflow =    80 Max = 2 (GRCs =  4) GRCs =    85 (0.31%)
phase2. M6         Overflow =    37 Max = 2 (GRCs =  2) GRCs =    38 (0.14%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       98.7 0.88 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.05
M2       45.8 14.1 5.10 10.3 2.84 8.22 5.81 3.17 1.84 0.06 1.63 0.04 0.15 0.73
M3       47.5 8.68 5.96 8.99 1.55 9.41 7.47 3.43 2.68 0.00 2.98 0.15 0.18 0.96
M4       43.0 23.9 0.41 15.9 0.00 6.94 5.20 0.19 1.64 0.00 2.25 0.01 0.06 0.42
M5       59.4 11.0 2.07 11.8 0.00 6.52 4.80 0.70 1.21 0.00 2.04 0.01 0.01 0.25
M6       57.2 16.3 2.21 10.5 0.00 5.70 4.18 0.60 1.54 0.00 1.52 0.03 0.01 0.10
M7       78.9 9.30 1.28 5.93 0.00 3.06 1.03 0.06 0.24 0.00 0.16 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    67.6 10.1 2.09 7.65 0.53 4.80 3.43 0.98 1.10 0.01 1.27 0.03 0.05 0.30


phase2. Total Wire Length = 15.38
phase2. Layer M1 wire length = 3.06
phase2. Layer M2 wire length = 7.87
phase2. Layer M3 wire length = 4.16
phase2. Layer M4 wire length = 0.29
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 71
phase2. Via VIA1_Base count = 53
phase2. Via VIA2_Base count = 17
phase2. Via VIA34SQ_C count = 1
phase2. Via VIA4SQ count = 0
phase2. Via VIA5SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  189  Alloctr  189  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  261  Alloctr  262  Proc 5129 

Congestion utilization per direction:
Average vertical track utilization   = 15.22 %
Peak    vertical track utilization   = 142.86 %
Average horizontal track utilization = 14.19 %
Peak    horizontal track utilization = 85.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Global Routing] Total (MB): Used  258  Alloctr  259  Proc 5129 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used  101  Alloctr  103  Proc 5129 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: GR] Stage (MB): Used   98  Alloctr   98  Proc    0 
[ECO: GR] Total (MB): Used  101  Alloctr  103  Proc 5129 
[GR excluding DbIn] Elapsed real time: 0:00:00 
[GR excluding DbIn] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR excluding DbIn] Stage (MB): Used   46  Alloctr   46  Proc    0 
[GR excluding DbIn] Total (MB): Used  101  Alloctr  103  Proc 5129 

Start track assignment

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.timing_driven                                     :	 true                

Information: Using 2 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   70  Alloctr   71  Proc 5129 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 227 of 365


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   71  Alloctr   72  Proc 5129 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   71  Alloctr   72  Proc 5129 

Number of wires with overlap after iteration 1 = 127 of 309


Wire length and via report:
---------------------------
Number of M1 wires: 77 		  : 0
Number of M2 wires: 170 		 VIA1_Base: 129
Number of M3 wires: 54 		 VIA2_Base: 83
Number of M4 wires: 8 		 VIA34SQ_C: 15
Number of M5 wires: 0 		 VIA4SQ: 0
Number of M6 wires: 0 		 VIA5SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 309 		 vias: 227

Total M1 wire length: 4.6
Total M2 wire length: 20.0
Total M3 wire length: 10.6
Total M4 wire length: 0.7
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 36.0

Longest M1 wire length: 0.1
Longest M2 wire length: 0.6
Longest M3 wire length: 0.9
Longest M4 wire length: 0.4
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   65  Alloctr   67  Proc 5129 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: CDR] Stage (MB): Used   62  Alloctr   62  Proc    0 
[ECO: CDR] Total (MB): Used   65  Alloctr   67  Proc 5129 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/18 Partitions, Violations =	106
Checked	2/18 Partitions, Violations =	124
Checked	3/18 Partitions, Violations =	129
Checked	4/18 Partitions, Violations =	129
Checked	5/18 Partitions, Violations =	329
Checked	6/18 Partitions, Violations =	480
Checked	7/18 Partitions, Violations =	480
Checked	8/18 Partitions, Violations =	480
Checked	9/18 Partitions, Violations =	483
Checked	10/18 Partitions, Violations =	488
Checked	11/18 Partitions, Violations =	488
Checked	12/18 Partitions, Violations =	488
Checked	13/18 Partitions, Violations =	575
Checked	14/18 Partitions, Violations =	579
Checked	15/18 Partitions, Violations =	582
Checked	16/18 Partitions, Violations =	582
Checked	17/18 Partitions, Violations =	585
Checked	18/18 Partitions, Violations =	629

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	629

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DRC CHECK] Total (MB): Used  161  Alloctr  162  Proc 5131 

Total Wire Length =                    84436 micron
Total Number of Contacts =             61908
Total Number of Wires =                74216
Total Number of PtConns =              12512
Total Number of Routed Wires =       73192
Total Routed Wire Length =           83836 micron
Total Number of Routed Contacts =       61908
	Layer                   M1 :        723 micron
	Layer                   M2 :      19206 micron
	Layer                   M3 :      18831 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11707 micron
	Layer                   M6 :      12510 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1079
	Via           VIA5SQ_C_1x2 :        759
	Via           VIA5SQ_C_2x1 :        473
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2111
	Via         VIA4BAR1_C_1x2 :        778
	Via             VIA4SQ_2x1 :       2040
	Via              VIA34SQ_C :       2571
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1096
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3374
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1448
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       6919
	Via              VIA23SQ_C :         33
	Via          VIA2_Base_1x2 :       7353
	Via          VIA2_Base_2x1 :      12977
	Via         VIA12SQ_C(rot) :        226
	Via              VIA1_Base :      11911
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3108
	Via          VIA1_Base_1x2 :       2434

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 59.06% (36562 / 61908 vias)
 
    Layer VIA1       = 31.34% (5542   / 17686   vias)
        Weight 1     = 31.34% (5542    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.66% (12144   vias)
    Layer VIA2       = 74.52% (20330  / 27282   vias)
        Weight 1     = 74.52% (20330   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.48% (6952    vias)
    Layer VIA3       = 70.00% (6003   / 8576    vias)
        Weight 1     = 70.00% (6003    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.00% (2573    vias)
    Layer VIA4       = 57.17% (2818   / 4929    vias)
        Weight 1     = 57.17% (2818    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.83% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 59.06% (36562 / 61908 vias)
 
    Layer VIA1       = 31.34% (5542   / 17686   vias)
    Layer VIA2       = 74.52% (20330  / 27282   vias)
    Layer VIA3       = 70.00% (6003   / 8576    vias)
    Layer VIA4       = 57.17% (2818   / 4929    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 59.06% (36562 / 61908 vias)
 
    Layer VIA1       = 31.34% (5542   / 17686   vias)
        Weight 1     = 31.34% (5542    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.66% (12144   vias)
    Layer VIA2       = 74.52% (20330  / 27282   vias)
        Weight 1     = 74.52% (20330   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.48% (6952    vias)
    Layer VIA3       = 70.00% (6003   / 8576    vias)
        Weight 1     = 70.00% (6003    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.00% (2573    vias)
    Layer VIA4       = 57.17% (2818   / 4929    vias)
        Weight 1     = 57.17% (2818    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.83% (2111    vias)
    Layer VIA5       = 53.33% (1233   / 2312    vias)
        Weight 1     = 53.33% (1233    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.67% (1079    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/43 Partitions, Violations =	603
Routed	2/43 Partitions, Violations =	603
Routed	3/43 Partitions, Violations =	570
Routed	4/43 Partitions, Violations =	570
Routed	5/43 Partitions, Violations =	547
Routed	6/43 Partitions, Violations =	547
Routed	7/43 Partitions, Violations =	544
Routed	8/43 Partitions, Violations =	505
Routed	9/43 Partitions, Violations =	505
Routed	10/43 Partitions, Violations =	502
Routed	11/43 Partitions, Violations =	488
Routed	12/43 Partitions, Violations =	488
Routed	13/43 Partitions, Violations =	483
Routed	14/43 Partitions, Violations =	481
Routed	15/43 Partitions, Violations =	456
Routed	16/43 Partitions, Violations =	456
Routed	17/43 Partitions, Violations =	455
Routed	18/43 Partitions, Violations =	431
Routed	19/43 Partitions, Violations =	431
Routed	20/43 Partitions, Violations =	428
Routed	21/43 Partitions, Violations =	428
Routed	22/43 Partitions, Violations =	426
Routed	23/43 Partitions, Violations =	375
Routed	24/43 Partitions, Violations =	373
Routed	25/43 Partitions, Violations =	262
Routed	26/43 Partitions, Violations =	259
Routed	27/43 Partitions, Violations =	261
Routed	28/43 Partitions, Violations =	256
Routed	29/43 Partitions, Violations =	212
Routed	30/43 Partitions, Violations =	211
Routed	31/43 Partitions, Violations =	209
Routed	32/43 Partitions, Violations =	178
Routed	33/43 Partitions, Violations =	178
Routed	34/43 Partitions, Violations =	158
Routed	35/43 Partitions, Violations =	158
Routed	36/43 Partitions, Violations =	102
Routed	37/43 Partitions, Violations =	102
Routed	38/43 Partitions, Violations =	98
Routed	39/43 Partitions, Violations =	62
Routed	40/43 Partitions, Violations =	62
Routed	41/43 Partitions, Violations =	13
Routed	42/43 Partitions, Violations =	10
Routed	43/43 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	Diff net spacing : 1
	Diff net via-cut spacing : 1
	Off-grid : 1
	Same net via-cut spacing : 5
	Short : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   95  Alloctr   95  Proc    2 
[Iter 0] Total (MB): Used  161  Alloctr  162  Proc 5131 

End DR iteration 0 with 43 parts

Start DR iteration 1: non-uniform partition
Routed	1/10 Partitions, Violations =	10
Routed	2/10 Partitions, Violations =	9
Routed	3/10 Partitions, Violations =	9
Routed	4/10 Partitions, Violations =	8
Routed	5/10 Partitions, Violations =	7
Routed	6/10 Partitions, Violations =	7
Routed	7/10 Partitions, Violations =	3
Routed	8/10 Partitions, Violations =	3
Routed	9/10 Partitions, Violations =	0
Routed	10/10 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   95  Alloctr   95  Proc    2 
[Iter 1] Total (MB): Used  161  Alloctr  162  Proc 5131 

End DR iteration 1 with 10 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = phfnn_3319
Net 2 = clk_clock_gate_count_instr_reg_clock_gate_count_instr_reg_31
Net 3 = ropt_net_5351
Net 4 = ropt_net_5352
Net 5 = ctmn_13394
Net 6 = ropt_net_5353
Net 7 = clk_clock_gate_reg_sh_reg_clock_gate_mem_wordsize_reg
Net 8 = ropt_net_5354
Net 9 = clk
Net 10 = pcpi_rs1[29]
Net 11 = pcpi_rs1[10]
Net 12 = ctmn_14067
Net 13 = ropt_net_5355
Net 14 = mem_wordsize[0]
Net 15 = mem_rdata_q[23]
Net 16 = mem_rdata_q[10]
Net 17 = decoded_imm_j[31]
Net 18 = decoded_imm_j[16]
Net 19 = decoded_imm_j[11]
Net 20 = ropt_net_5356
Net 21 = decoded_imm_j[3]
Net 22 = decoded_rd[3]
Net 23 = decoded_rd[0]
Net 24 = N2499
Net 25 = ctmn_2938
Net 26 = ropt_net_5357
Net 27 = phfnn_3375
Net 28 = ropt_net_5358
Net 29 = N3057
Net 30 = ropt_net_5359
Net 31 = N2524
Net 32 = N3641
Net 33 = cpuregs[10][26]
Net 34 = cpuregs[10][12]
Net 35 = cpuregs[10][8]
Net 36 = N2707
Net 37 = ropt_net_5360
Net 38 = ctmn_2939
Net 39 = N2574
Net 40 = ctmn_2941
Net 41 = cpuregs[24][15]
Net 42 = ctmn_13395
Net 43 = phfnn_3325
Net 44 = clk_clock_gate_count_instr_reg_clock_gate_count_instr_reg_31_clock_gate_count_instr_reg_34
Net 45 = ctmn_12172
Net 46 = cpu_state[3]
Net 47 = cpu_state[2]
Net 48 = count_instr[18]
Net 49 = count_instr[5]
Net 50 = reg_sh[4]
Net 51 = alu_out_q[2]
Net 52 = count_cycle[54]
Net 53 = count_cycle[50]
Net 54 = count_cycle[22]
Net 55 = count_cycle[18]
Net 56 = ctmn_23745
Net 57 = clk_clock_gate_mem_rdata_q_reg
Net 58 = phfnn_3357
Net 59 = SEQMAP_NET_10390
Net 60 = clk_clock_gate_mem_wdata_reg
Net 61 = placeHFSNET_8
Net 62 = clk_clock_gate_decoded_imm_j_reg
Net 63 = phfnn_3384
Net 64 = instr_jal
Net 65 = clk_clock_gate_decoded_imm_reg
Net 66 = instr_jalr
Net 67 = N221
Net 68 = clk_clock_gate_cpuregs_reg_10
Net 69 = is_lui_auipc_jal_jalr_addi_add_sub
Net 70 = N222
Net 71 = N10838
Net 72 = ctmn_23400
Net 73 = N195
Net 74 = N199
Net 75 = N206
Net 76 = N210
Net 77 = N212
Net 78 = clk_clock_gate_cpuregs_reg_21
Net 79 = clk_clock_gate_reg_sh_reg_clock_gate_mem_wordsize_reg_clock_gate_mem_wordsize_reg_35
Net 80 = ctmn_13537
Net 81 = phfnn_3333
Net 82 = ctmn_13545
Net 83 = phfnn_3320
Net 84 = clk_clock_gate_reg_next_pc_reg
Net 85 = ctmn_24741
Net 86 = clk_clock_gate_cpuregs_reg_25
Net 87 = clk_clock_gate_cpuregs_reg_28
Net 88 = clk_clock_gate_cpuregs_reg_26
Net 89 = clk_clock_gate_cpuregs_reg_27
Net 90 = clk_clock_gate_cpuregs_reg_2
Net 91 = clk_clock_gate_cpuregs_reg_30
Net 92 = clk_clock_gate_cpuregs_reg
Net 93 = clk_clock_gate_cpuregs_reg_1
Net 94 = clk_clock_gate_cpuregs_reg_4
Net 95 = clk_clock_gate_cpuregs_reg_5
Net 96 = clk_clock_gate_cpuregs_reg_7
Net 97 = clk_clock_gate_cpuregs_reg_6
Net 98 = clk_clock_gate_cpuregs_reg_11
Net 99 = clk_clock_gate_cpuregs_reg_12
Net 100 = clk_clock_gate_cpuregs_reg_14
.... and 161 other nets
Total number of changed nets = 261 (out of 6794)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5131 
[ECO: DR] Elapsed real time: 0:00:04 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: DR] Stage (MB): Used   62  Alloctr   63  Proc    2 
[ECO: DR] Total (MB): Used   66  Alloctr   67  Proc 5131 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84433 micron
Total Number of Contacts =             61826
Total Number of Wires =                74289
Total Number of PtConns =              12471
Total Number of Routed Wires =       73268
Total Routed Wire Length =           83833 micron
Total Number of Routed Contacts =       61826
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18825 micron
	Layer                   M4 :      15569 micron
	Layer                   M5 :      11709 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1082
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3357
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12878
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3091
	Via          VIA1_Base_1x2 :       2420

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 

Total number of nets = 6794
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    84433 micron
Total Number of Contacts =             61826
Total Number of Wires =                74289
Total Number of PtConns =              12471
Total Number of Routed Wires =       73268
Total Routed Wire Length =           83833 micron
Total Number of Routed Contacts =       61826
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18825 micron
	Layer                   M4 :      15569 micron
	Layer                   M5 :      11709 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1082
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3357
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12878
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3091
	Via          VIA1_Base_1x2 :       2420

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
Updating the database ...
...updated 261 nets with eco mode
[ECO: End] Elapsed real time: 0:00:04 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    2 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5131 
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6794 nets, 0 global routed, 6792 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/picorv32_22497_580670900.timdat

Route-opt ECO routing complete            CPU:   187 s (  0.05 hr )  ELAPSE:   172 s (  0.05 hr )  MEM-PEAK:  1641 MB
Co-efficient Ratio Summary:
4.193421605863  6.578038173448  2.479639287985  7.744187640401  0.485050000383  3.179565833714  5.567214854587  2.894454387461  6.565921217863  9.017938905874  46.643150809339  8.634632764824  0.781837640852  7.442083411238
3.181156049787  6.992250260540  4.646239500359  3.823702312269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763580581122  24.710962169609  6.373751875735  0.014442388138  4.045006444037
5.020605316684  6.345884229670  1.220116795785  5.967847496778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551716982  83.962056268118  3.725437757992  4.436006344586  7.609731622717
3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494280240  44.894375916139  8.525787330291  2.100269201274  7.185896554570
7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966715027  62.674495861198  1.344957157905  7.231818815816  7.536577674860
4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169690953  50.510228819704  1.709859887681  0.067041646609  2.308426814269
0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.637652116996  9.532707952994  71.175262690979  4.097292376817  1.369539231397  7.635100721709
6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826112  8.833424341816  2.924351216216  9.183179612142  4.225277311156  7.821040323519  29.773132761612  8.669627160796  6.928024131325  8.584450248025
5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177085  1.353318330257  6.508165485577  3.718848483731  1.254829368010  5.503386214941  39.836750430531  6.610247602328  0.112938910717  8.452560747110
9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050202  2.625075460036  0.179197142141  1.696278130334  1.418335537515  5.650943790989  41.631501902642  5.459367144242  4.649576571495  1.177467457734
0.473171274721  4.219815920740  0.444331414637  1.380413524984  3.613309910570  6.197452790739  1.031903827924  5.295623407259  5.477269363008  6.963367403103  83.082301615157  0.274450206508  7.669040569766  5.052395659210
8.748021896473  8.238944014638  3.245316104193  4.216051556578  0.381737302479  6.392872777744  1.875404010485  0.500003533179  5.658337845567  2.147545872894  50.058269365659  2.121024474869  3.750186431046  7.080093398634
3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.022122693871  8.402961931424  2.940666909687  5.278996466131  95.343717614657  8.793562861325  8.918711219113  5.103696096373
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6794 nets, 0 global routed, 6792 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'picorv32'. (NEX-022)
---extraction options---
Corner: Fast
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Typical
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Slow
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 2
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: picorv32 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 6792 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6792, routed nets = 6792, across physical hierarchy nets = 0, parasitics cached nets = 6792, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0001     0.0001      1   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  156205232           0
    2   *   0.0001     0.0001   0.0001      1   0.0000     0.0000      0        0     0.0000        0 112213.109           0
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1482651.50           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     CellEMV
    *   *   0.0001     0.0001   0.0001      1   0.0000     0.0000      0        0     0.0000        0  156205232      3481.85       6090           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0001     0.0001   0.0001      1   0.0000     0.0000      0        0        0  156205232      3481.85       6090

Route-opt optimization complete                 0.00        0.00      0.00        28       3481.85  156205232.00        6090              0.05      1641

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt command complete                CPU:   191 s (  0.05 hr )  ELAPSE:   174 s (  0.05 hr )  MEM-PEAK:  1641 MB
Route-opt command statistics  CPU=24 sec (0.01 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=1.603 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-07-30 14:58:33 / Session:  00:02:53 / Command:  00:00:14 / CPU:  00:00:24 / Memory: 1642 MB (FLW-8100)
1
fc_shell> check_route
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6794 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5115 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	2
Checked	7/18 Partitions, Violations =	2
Checked	8/18 Partitions, Violations =	2
Checked	9/18 Partitions, Violations =	2
Checked	10/18 Partitions, Violations =	2
Checked	11/18 Partitions, Violations =	2
Checked	12/18 Partitions, Violations =	2
Checked	13/18 Partitions, Violations =	2
Checked	14/18 Partitions, Violations =	2
Checked	15/18 Partitions, Violations =	2
Checked	16/18 Partitions, Violations =	2
Checked	17/18 Partitions, Violations =	2
Checked	18/18 Partitions, Violations =	2
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5115 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Less than NDR width : 2


Total Wire Length =                    84428 micron
Total Number of Contacts =             61826
Total Number of Wires =                74383
Total Number of PtConns =              12484
Total Number of Routed Wires =       73359
Total Routed Wire Length =           83828 micron
Total Number of Routed Contacts =       61826
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18823 micron
	Layer                   M4 :      15567 micron
	Layer                   M5 :      11708 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3357
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1082
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12878
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2420
	Via          VIA1_Base_2x1 :       3091

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> route_eco
Generating Timing information  
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Warning: Current dominant scenario FUNC_Slow for timing driven route  is different from dominant scenario for the previous timing driven route which is FUNC_Fast. (ZRT-647)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/picorv32_22497_580670900.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   55  Alloctr   56  Proc 5115 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   51  Alloctr   52  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   55  Alloctr   56  Proc 5115 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   52  Alloctr   54  Proc 5115 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   63  Alloctr   64  Proc 5115 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   59  Alloctr   60  Proc    0 
[ECO: Analysis] Total (MB): Used   63  Alloctr   64  Proc 5115 
Num of eco nets = 6794
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   61  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   65  Proc 5115 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	2
Checked	7/18 Partitions, Violations =	2
Checked	8/18 Partitions, Violations =	2
Checked	9/18 Partitions, Violations =	2
Checked	10/18 Partitions, Violations =	2
Checked	11/18 Partitions, Violations =	2
Checked	12/18 Partitions, Violations =	2
Checked	13/18 Partitions, Violations =	2
Checked	14/18 Partitions, Violations =	2
Checked	15/18 Partitions, Violations =	2
Checked	16/18 Partitions, Violations =	2
Checked	17/18 Partitions, Violations =	2
Checked	18/18 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    3 
[DRC CHECK] Total (MB): Used  161  Alloctr  162  Proc 5119 

Total Wire Length =                    84434 micron
Total Number of Contacts =             61826
Total Number of Wires =                74272
Total Number of PtConns =              12474
Total Number of Routed Wires =       73258
Total Routed Wire Length =           83834 micron
Total Number of Routed Contacts =       61826
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18826 micron
	Layer                   M4 :      15570 micron
	Layer                   M5 :      11709 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1082
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3357
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12878
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3091
	Via          VIA1_Base_1x2 :       2420

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36306 / 61826 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20182  / 27237   vias)
        Weight 1     = 74.10% (20182   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   97  Alloctr   97  Proc    3 
[Iter 0] Total (MB): Used  161  Alloctr  162  Proc 5119 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84434 micron
Total Number of Contacts =             61825
Total Number of Wires =                74272
Total Number of PtConns =              12472
Total Number of Routed Wires =       73258
Total Routed Wire Length =           83834 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18826 micron
	Layer                   M4 :      15570 micron
	Layer                   M5 :      11709 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1082
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3357
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3091
	Via          VIA1_Base_1x2 :       2420

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   17  Alloctr   18  Proc    3 
[Dr init] Total (MB): Used   81  Alloctr   83  Proc 5119 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   82  Alloctr   83  Proc 5119 
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    2  Alloctr    2  Proc    3 
[DR] Total (MB): Used   66  Alloctr   67  Proc 5119 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    3 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5119 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = clk_clock_gate_cpuregs_reg_7
Total number of changed nets = 1 (out of 6794)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    3 
[DR: Done] Total (MB): Used   66  Alloctr   67  Proc 5119 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: DR] Stage (MB): Used   62  Alloctr   63  Proc    3 
[ECO: DR] Total (MB): Used   66  Alloctr   67  Proc 5119 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84434 micron
Total Number of Contacts =             61825
Total Number of Wires =                74272
Total Number of PtConns =              12472
Total Number of Routed Wires =       73258
Total Routed Wire Length =           83834 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18826 micron
	Layer                   M4 :      15570 micron
	Layer                   M5 :      11709 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1082
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3357
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3091
	Via          VIA1_Base_1x2 :       2420

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 

Total number of nets = 6794
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    84434 micron
Total Number of Contacts =             61825
Total Number of Wires =                74272
Total Number of PtConns =              12472
Total Number of Routed Wires =       73258
Total Routed Wire Length =           83834 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18826 micron
	Layer                   M4 :      15570 micron
	Layer                   M5 :      11709 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via            VIA34SQ_2x1 :       1082
	Via       VIA34SQ(rot)_2x1 :         54
	Via        VIA34BAR1_C_1x2 :       3357
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_2x1 :       3091
	Via          VIA1_Base_1x2 :       2420

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
Updating the database ...
...updated 1 nets with eco mode
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    3 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5119 
fc_shell> check_route
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6794 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5119 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5119 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84428 micron
Total Number of Contacts =             61825
Total Number of Wires =                74382
Total Number of PtConns =              12481
Total Number of Routed Wires =       73358
Total Routed Wire Length =           83828 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18823 micron
	Layer                   M4 :      15567 micron
	Layer                   M5 :      11708 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3357
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1082
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2420
	Via          VIA1_Base_2x1 :       3091

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> check_lvs
Information: Using 2 threads for LVS
[Check Net] Init	[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02
Information: Detected short violation. Cell1: ctmi_13279. Cell2: ctmi_13330. BBox: (97.1970 56.4030)(97.2110 56.4370). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6794.
Total number of short violations is 1.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:02, CPU =    0:00:03
1
fc_shell> gui_start
fc_shell> gui_show_error_data
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.21 56.0000}
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2150 56.0000}
fc_shell> check_route
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6794 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5297 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	1
Checked	18/18 Partitions, Violations =	1
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5297 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net spacing : 1


Total Wire Length =                    84428 micron
Total Number of Contacts =             61825
Total Number of Wires =                74382
Total Number of PtConns =              12481
Total Number of Routed Wires =       73357
Total Routed Wire Length =           83828 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18823 micron
	Layer                   M4 :      15567 micron
	Layer                   M5 :      11708 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3357
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1082
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2420
	Via          VIA1_Base_2x1 :       3091

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> check_lvs
Information: Using 2 threads for LVS
[Check Net] Init	[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02
Information: Detected short violation. Cell1: ctmi_13279. Cell2: ctmi_13330. BBox: (97.2080 56.4030)(97.2110 56.4370). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6794.
Total number of short violations is 1.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:02
1
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2 56.0000}
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2250 56.0000}
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CopyTool
fc_shell> check_route
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6794 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5298 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	3
Checked	18/18 Partitions, Violations =	3
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5298 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 2


Total Wire Length =                    84428 micron
Total Number of Contacts =             61825
Total Number of Wires =                74382
Total Number of PtConns =              12481
Total Number of Routed Wires =       73357
Total Routed Wire Length =           83828 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18823 micron
	Layer                   M4 :      15567 micron
	Layer                   M5 :      11708 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3357
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1082
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2420
	Via          VIA1_Base_2x1 :       3091

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 2
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> gui_show_error_data
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2040 56.0000}
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CopyTool
fc_shell> check_route
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6794 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5298 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5298 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84428 micron
Total Number of Contacts =             61825
Total Number of Wires =                74382
Total Number of PtConns =              12481
Total Number of Routed Wires =       73358
Total Routed Wire Length =           83828 micron
Total Number of Routed Contacts =       61825
	Layer                   M1 :        723 micron
	Layer                   M2 :      19207 micron
	Layer                   M3 :      18823 micron
	Layer                   M4 :      15567 micron
	Layer                   M5 :      11708 micron
	Layer                   M6 :      12509 micron
	Layer                   M7 :       5290 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        487
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        408
	Via               VIA5SQ_C :       1084
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        755
	Via           VIA5SQ_C_2x1 :        470
	Via                 VIA4SQ :       2121
	Via         VIA4BAR1_C_1x2 :        775
	Via             VIA4SQ_2x1 :       2032
	Via              VIA34SQ_C :       2627
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1420
	Via          VIA34SQ_C_2x1 :         30
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3357
	Via       VIA34SQ(rot)_2x1 :         54
	Via            VIA34SQ_2x1 :       1082
	Via              VIA2_Base :       7021
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7304
	Via          VIA2_Base_2x1 :      12877
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11910
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2420
	Via          VIA1_Base_2x1 :       3091

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 
  Total double via conversion rate    = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 58.72% (36305 / 61825 vias)
 
    Layer VIA1       = 31.21% (5511   / 17655   vias)
        Weight 1     = 31.21% (5511    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.79% (12144   vias)
    Layer VIA2       = 74.10% (20181  / 27236   vias)
        Weight 1     = 74.10% (20181   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.90% (7055    vias)
    Layer VIA3       = 69.33% (5944   / 8573    vias)
        Weight 1     = 69.33% (5944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 30.67% (2629    vias)
    Layer VIA4       = 56.96% (2807   / 4928    vias)
        Weight 1     = 56.96% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.04% (2121    vias)
    Layer VIA5       = 53.07% (1226   / 2310    vias)
        Weight 1     = 53.07% (1226    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 46.93% (1084    vias)
    Layer VIA6       = 56.63% (636    / 1123    vias)
        Weight 1     = 56.63% (636     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.37% (487     vias)
 


Verify Summary:

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> check_lvs
Information: Using 2 threads for LVS
[Check Net] Init	[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02
Information: Detected short violation. Cell1: ctmi_13279. Cell2: ctmi_13330. BBox: (97.1970 56.4030)(97.2110 56.4370). Layer: M2. (RT-586)

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6794.
Total number of short violations is 1.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:02
1
fc_shell> report_qor
Information: Deserialized np data
INFO: timer data loaded from /tmp/picorv32_22497_580670900.timdat
Information: Freeing timing information from routing. (ZRT-574)
****************************************
Report : qor
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:01:34 2025
****************************************
Information: The RC mode used is DR for design 'picorv32'. (NEX-022)
Extracting design: picorv32 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 6792 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)


Scenario           'FUNC_Fast'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     34
Critical Path Length:              0.50
Critical Path Slack:               0.42
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'FUNC_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              0.90
Critical Path Slack:              -0.00
Critical Path Clk Period:          1.20
Total Negative Slack:             -0.00
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'FUNC_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     34
Critical Path Length:              0.64
Critical Path Slack:               0.27
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   6090
Buf/Inv Cell Count:                 730
Buf Cell Count:                     407
Inv Cell Count:                     323
Combinational Cell Count:          4413
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             1677
   Integrated Clock-Gating Cell Count:                     54
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       1623
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             1555.69
Noncombinational Area:          1926.16
Buf/Inv Area:                    190.43
Total Buffer Area:               131.07
Total Inverter Area:              59.36
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   47644.29
Net YLength:                   36842.98
----------------------------------------
Cell Area (netlist):                           3481.85
Cell Area (netlist and physical only):         3807.39
Net Length:                    84487.27


Design Rules
----------------------------------------
Total Number of Nets:              6794
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
fc_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:01:39 2025
****************************************

  Startpoint: reg_op2_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_out_q_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Slow
  Scenario: FUNC_Slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  reg_op2_reg[1]/CK (SAEDRVT14_FSDPMQ_LP_0P5)      0.00      0.09 r
  reg_op2_reg[1]/Q (SAEDRVT14_FSDPMQ_LP_0P5)       0.06      0.15 r
  ctmi_6578/X (SAEDRVT14_INV_S_0P5)                0.04      0.19 f
  ctmi_12383/X (SAEDRVT14_OAI22_0P5)               0.03      0.22 r
  ctmi_12379/X (SAEDRVT14_OAI22_0P5)               0.03      0.25 f
  ctmi_12377/X (SAEDRVT14_AOI21_0P75)              0.02      0.27 r
  ctmi_12376/X (SAEDRVT14_OAI22_0P5)               0.02      0.29 f
  ctmi_12374/X (SAEDRVT14_AOI21_0P75)              0.02      0.31 r
  ctmi_12373/X (SAEDRVT14_OAI21_0P5)               0.02      0.33 f
  ctmi_12370/X (SAEDRVT14_AOI21_0P75)              0.02      0.35 r
  ctmi_12369/X (SAEDRVT14_OAI22_0P5)               0.02      0.36 f
  ctmi_12368/X (SAEDRVT14_AOI21_0P75)              0.02      0.38 r
  placectmTdsLR_2_9761/X (SAEDRVT14_OA221_U_0P5)   0.03      0.42 r
  A6192/X (SAEDRVT14_OA21_MM_1)                    0.02      0.43 r
  ctmi_12360/X (SAEDRVT14_OAI22_0P5)               0.02      0.45 f
  ctmi_12359/X (SAEDRVT14_AOI21_0P75)              0.03      0.48 r
  A6248/X (SAEDRVT14_OA21_1)                       0.02      0.50 r
  A6193/X (SAEDRVT14_OA21_MM_1)                    0.01      0.52 r
  ctmi_12351/X (SAEDRVT14_OAI22_0P5)               0.02      0.54 f
  ctmi_12350/X (SAEDRVT14_AOI21_0P75)              0.02      0.56 r
  ctmi_12349/X (SAEDRVT14_OAI22_0P5)               0.02      0.58 f
  ctmi_12348/X (SAEDRVT14_AOI21_0P75)              0.02      0.60 r
  ctmi_12347/X (SAEDRVT14_OAI22_0P5)               0.03      0.63 f
  ctmi_12346/X (SAEDRVT14_AOI21_3)                 0.02      0.65 r
  ctmi_12345/X (SAEDRVT14_OAI21_0P5)               0.03      0.68 f
  A6249/X (SAEDRVT14_NR2_MM_0P5)                   0.03      0.71 r
  A6194/X (SAEDRVT14_AN4_0P5)                      0.04      0.76 r
  ctmi_12343/X (SAEDRVT14_AOI21_0P75)              0.02      0.78 f
  ctmi_12415/X (SAEDRVT14_OAI21_0P5)               0.02      0.80 r
  ctmi_12341/X (SAEDRVT14_MUX2_MM_0P5)             0.03      0.83 r
  ctmi_12340/X (SAEDRVT14_MUXI2_U_0P5)             0.01      0.84 f
  ctmi_12339/X (SAEDRVT14_MUXI2_U_0P5)             0.02      0.86 r
  ctmi_12338/X (SAEDRVT14_MUXI2_U_0P5)             0.02      0.87 f
  placectmTdsLR_1_21590/X (SAEDRVT14_OAI21_0P5)    0.02      0.89 r
  phfnr_buf_7392/X (SAEDRVT14_INV_0P5)             0.03      0.92 f
  ctmi_13445/X (SAEDRVT14_AO32_U_0P5)              0.03      0.95 f
  ctmi_13444/X (SAEDRVT14_OA33_U_0P5)              0.03      0.98 f
  alu_out_q_reg[0]/D (SAEDRVT14_FSDPQ_V2_0P5)      0.00      0.98 f
  data arrival time                                          0.98

  clock clk (rise edge)                            1.20      1.20
  clock network delay (propagated)                 0.06      1.26
  alu_out_q_reg[0]/CK (SAEDRVT14_FSDPQ_V2_0P5)     0.00      1.26 r
  clock uncertainty                               -0.25      1.01
  library setup time                              -0.02      0.98
  data required time                                         0.98
  ------------------------------------------------------------------------
  data required time                                         0.98
  data arrival time                                         -0.98
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00


1
fc_shell> gui_show_error_data
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -cancel
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2140 56.0000}
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2340 56.0000}
fc_shell> set_attribute -objects [get_cells ctmi_13279] -name origin -value {97.2240 56.0000}
fc_shell> route_detail
Information: The command 'route_detail' cleared the undo history. (UNDO-016)
Generating Timing information  
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Generating Timing information  ... Done
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   78  Alloctr   78  Proc   -8 
[Dr init] Total (MB): Used   81  Alloctr   83  Proc 5302 
Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	11/276 Partitions, Violations =	0
Routed	12/276 Partitions, Violations =	0
Routed	13/276 Partitions, Violations =	0
Routed	14/276 Partitions, Violations =	0
Routed	15/276 Partitions, Violations =	0
Routed	16/276 Partitions, Violations =	0
Routed	17/276 Partitions, Violations =	0
Routed	18/276 Partitions, Violations =	0
Routed	19/276 Partitions, Violations =	0
Routed	20/276 Partitions, Violations =	0
Routed	21/276 Partitions, Violations =	0
Routed	22/276 Partitions, Violations =	0
Routed	23/276 Partitions, Violations =	0
Routed	24/276 Partitions, Violations =	0
Routed	25/276 Partitions, Violations =	0
Routed	26/276 Partitions, Violations =	7
Routed	27/276 Partitions, Violations =	7
Routed	28/276 Partitions, Violations =	7
Routed	29/276 Partitions, Violations =	7
Routed	30/276 Partitions, Violations =	7
Routed	31/276 Partitions, Violations =	7
Routed	32/276 Partitions, Violations =	7
Routed	33/276 Partitions, Violations =	11
Routed	34/276 Partitions, Violations =	11
Routed	35/276 Partitions, Violations =	11
Routed	36/276 Partitions, Violations =	11
Routed	37/276 Partitions, Violations =	11
Routed	38/276 Partitions, Violations =	13
Routed	39/276 Partitions, Violations =	11
Routed	40/276 Partitions, Violations =	11
Routed	41/276 Partitions, Violations =	11
Routed	42/276 Partitions, Violations =	11
Routed	43/276 Partitions, Violations =	13
Routed	44/276 Partitions, Violations =	14
Routed	45/276 Partitions, Violations =	14
Routed	46/276 Partitions, Violations =	14
Routed	47/276 Partitions, Violations =	16
Routed	48/276 Partitions, Violations =	16
Routed	49/276 Partitions, Violations =	16
Routed	50/276 Partitions, Violations =	16
Routed	51/276 Partitions, Violations =	16
Routed	52/276 Partitions, Violations =	16
Routed	53/276 Partitions, Violations =	16
Routed	54/276 Partitions, Violations =	16
Routed	55/276 Partitions, Violations =	16
Routed	56/276 Partitions, Violations =	16
Routed	57/276 Partitions, Violations =	16
Routed	58/276 Partitions, Violations =	18
Routed	59/276 Partitions, Violations =	18
Routed	60/276 Partitions, Violations =	18
Routed	61/276 Partitions, Violations =	18
Routed	62/276 Partitions, Violations =	17
Routed	63/276 Partitions, Violations =	17
Routed	64/276 Partitions, Violations =	17
Routed	65/276 Partitions, Violations =	17
Routed	66/276 Partitions, Violations =	17
Routed	67/276 Partitions, Violations =	17
Routed	68/276 Partitions, Violations =	18
Routed	69/276 Partitions, Violations =	18
Routed	70/276 Partitions, Violations =	20
Routed	71/276 Partitions, Violations =	20
Routed	72/276 Partitions, Violations =	20
Routed	73/276 Partitions, Violations =	20
Routed	74/276 Partitions, Violations =	20
Routed	75/276 Partitions, Violations =	20
Routed	76/276 Partitions, Violations =	20
Routed	77/276 Partitions, Violations =	20
Routed	78/276 Partitions, Violations =	20
Routed	79/276 Partitions, Violations =	25
Routed	80/276 Partitions, Violations =	24
Routed	81/276 Partitions, Violations =	24
Routed	82/276 Partitions, Violations =	24
Routed	83/276 Partitions, Violations =	26
Routed	84/276 Partitions, Violations =	27
Routed	85/276 Partitions, Violations =	27
Routed	86/276 Partitions, Violations =	27
Routed	87/276 Partitions, Violations =	27
Routed	88/276 Partitions, Violations =	30
Routed	89/276 Partitions, Violations =	30
Routed	90/276 Partitions, Violations =	30
Routed	91/276 Partitions, Violations =	30
Routed	92/276 Partitions, Violations =	33
Routed	93/276 Partitions, Violations =	33
Routed	94/276 Partitions, Violations =	33
Routed	95/276 Partitions, Violations =	33
Routed	96/276 Partitions, Violations =	33
Routed	97/276 Partitions, Violations =	33
Routed	98/276 Partitions, Violations =	35
Routed	99/276 Partitions, Violations =	35
Routed	100/276 Partitions, Violations =	35
Routed	101/276 Partitions, Violations =	36
Routed	102/276 Partitions, Violations =	36
Routed	103/276 Partitions, Violations =	45
Routed	104/276 Partitions, Violations =	49
Routed	105/276 Partitions, Violations =	49
Routed	106/276 Partitions, Violations =	49
Routed	107/276 Partitions, Violations =	49
Routed	108/276 Partitions, Violations =	49
Routed	109/276 Partitions, Violations =	54
Routed	110/276 Partitions, Violations =	53
Routed	111/276 Partitions, Violations =	53
Routed	112/276 Partitions, Violations =	53
Routed	113/276 Partitions, Violations =	53
Routed	114/276 Partitions, Violations =	53
Routed	115/276 Partitions, Violations =	53
Routed	116/276 Partitions, Violations =	54
Routed	117/276 Partitions, Violations =	53
Routed	118/276 Partitions, Violations =	53
Routed	119/276 Partitions, Violations =	53
Routed	120/276 Partitions, Violations =	53
Routed	121/276 Partitions, Violations =	53
Routed	122/276 Partitions, Violations =	59
Routed	123/276 Partitions, Violations =	59
Routed	124/276 Partitions, Violations =	59
Routed	125/276 Partitions, Violations =	59
Routed	126/276 Partitions, Violations =	61
Routed	127/276 Partitions, Violations =	61
Routed	128/276 Partitions, Violations =	65
Routed	129/276 Partitions, Violations =	65
Routed	130/276 Partitions, Violations =	65
Routed	131/276 Partitions, Violations =	65
Routed	132/276 Partitions, Violations =	65
Routed	133/276 Partitions, Violations =	66
Routed	134/276 Partitions, Violations =	66
Routed	135/276 Partitions, Violations =	66
Routed	136/276 Partitions, Violations =	66
Routed	137/276 Partitions, Violations =	66
Routed	138/276 Partitions, Violations =	66
Routed	139/276 Partitions, Violations =	68
Routed	140/276 Partitions, Violations =	68
Routed	141/276 Partitions, Violations =	68
Routed	142/276 Partitions, Violations =	70
Routed	143/276 Partitions, Violations =	70
Routed	144/276 Partitions, Violations =	71
Routed	145/276 Partitions, Violations =	71
Routed	146/276 Partitions, Violations =	71
Routed	147/276 Partitions, Violations =	71
Routed	148/276 Partitions, Violations =	71
Routed	149/276 Partitions, Violations =	71
Routed	150/276 Partitions, Violations =	71
Routed	151/276 Partitions, Violations =	71
Routed	152/276 Partitions, Violations =	74
Routed	153/276 Partitions, Violations =	75
Routed	154/276 Partitions, Violations =	76
Routed	155/276 Partitions, Violations =	75
Routed	156/276 Partitions, Violations =	75
Routed	157/276 Partitions, Violations =	76
Routed	158/276 Partitions, Violations =	78
Routed	159/276 Partitions, Violations =	78
Routed	160/276 Partitions, Violations =	78
Routed	161/276 Partitions, Violations =	78
Routed	162/276 Partitions, Violations =	78
Routed	163/276 Partitions, Violations =	78
Routed	164/276 Partitions, Violations =	78
Routed	165/276 Partitions, Violations =	78
Routed	166/276 Partitions, Violations =	78
Routed	167/276 Partitions, Violations =	78
Routed	168/276 Partitions, Violations =	78
Routed	169/276 Partitions, Violations =	78
Routed	170/276 Partitions, Violations =	78
Routed	171/276 Partitions, Violations =	78
Routed	172/276 Partitions, Violations =	78
Routed	173/276 Partitions, Violations =	78
Routed	174/276 Partitions, Violations =	78
Routed	175/276 Partitions, Violations =	78
Routed	176/276 Partitions, Violations =	78
Routed	177/276 Partitions, Violations =	78
Routed	178/276 Partitions, Violations =	78
Routed	179/276 Partitions, Violations =	83
Routed	180/276 Partitions, Violations =	83
Routed	181/276 Partitions, Violations =	83
Routed	182/276 Partitions, Violations =	86
Routed	183/276 Partitions, Violations =	86
Routed	184/276 Partitions, Violations =	86
Routed	185/276 Partitions, Violations =	86
Routed	186/276 Partitions, Violations =	84
Routed	187/276 Partitions, Violations =	84
Routed	188/276 Partitions, Violations =	86
Routed	189/276 Partitions, Violations =	80
Routed	190/276 Partitions, Violations =	83
Routed	191/276 Partitions, Violations =	83
Routed	192/276 Partitions, Violations =	83
Routed	193/276 Partitions, Violations =	83
Routed	194/276 Partitions, Violations =	83
Routed	195/276 Partitions, Violations =	83
Routed	196/276 Partitions, Violations =	83
Routed	197/276 Partitions, Violations =	83
Routed	198/276 Partitions, Violations =	83
Routed	199/276 Partitions, Violations =	83
Routed	200/276 Partitions, Violations =	83
Routed	201/276 Partitions, Violations =	86
Routed	202/276 Partitions, Violations =	86
Routed	203/276 Partitions, Violations =	86
Routed	204/276 Partitions, Violations =	86
Routed	205/276 Partitions, Violations =	86
Routed	206/276 Partitions, Violations =	119
Routed	207/276 Partitions, Violations =	139
Routed	208/276 Partitions, Violations =	140
Routed	209/276 Partitions, Violations =	140
Routed	210/276 Partitions, Violations =	140
Routed	211/276 Partitions, Violations =	141
Routed	212/276 Partitions, Violations =	141
Routed	213/276 Partitions, Violations =	141
Routed	214/276 Partitions, Violations =	140
Routed	215/276 Partitions, Violations =	138
Routed	216/276 Partitions, Violations =	138
Routed	217/276 Partitions, Violations =	138
Routed	218/276 Partitions, Violations =	138
Routed	219/276 Partitions, Violations =	138
Routed	220/276 Partitions, Violations =	138
Routed	221/276 Partitions, Violations =	139
Routed	222/276 Partitions, Violations =	141
Routed	223/276 Partitions, Violations =	141
Routed	224/276 Partitions, Violations =	141
Routed	225/276 Partitions, Violations =	141
Routed	226/276 Partitions, Violations =	141
Routed	227/276 Partitions, Violations =	142
Routed	228/276 Partitions, Violations =	142
Routed	229/276 Partitions, Violations =	142
Routed	230/276 Partitions, Violations =	142
Routed	231/276 Partitions, Violations =	142
Routed	232/276 Partitions, Violations =	143
Routed	233/276 Partitions, Violations =	143
Routed	234/276 Partitions, Violations =	143
Routed	235/276 Partitions, Violations =	143
Routed	236/276 Partitions, Violations =	145
Routed	237/276 Partitions, Violations =	145
Routed	238/276 Partitions, Violations =	145
Routed	239/276 Partitions, Violations =	146
Routed	240/276 Partitions, Violations =	146
Routed	241/276 Partitions, Violations =	146
Routed	242/276 Partitions, Violations =	146
Routed	243/276 Partitions, Violations =	146
Routed	244/276 Partitions, Violations =	146
Routed	245/276 Partitions, Violations =	146
Routed	246/276 Partitions, Violations =	146
Routed	247/276 Partitions, Violations =	146
Routed	248/276 Partitions, Violations =	147
Routed	249/276 Partitions, Violations =	147
Routed	250/276 Partitions, Violations =	147
Routed	251/276 Partitions, Violations =	147
Routed	252/276 Partitions, Violations =	147
Routed	253/276 Partitions, Violations =	147
Routed	254/276 Partitions, Violations =	147
Routed	255/276 Partitions, Violations =	147
Routed	256/276 Partitions, Violations =	147
Routed	257/276 Partitions, Violations =	147
Routed	258/276 Partitions, Violations =	147
Routed	259/276 Partitions, Violations =	145
Routed	260/276 Partitions, Violations =	147
Routed	261/276 Partitions, Violations =	147
Routed	262/276 Partitions, Violations =	147
Routed	263/276 Partitions, Violations =	147
Routed	264/276 Partitions, Violations =	147
Routed	265/276 Partitions, Violations =	147
Routed	266/276 Partitions, Violations =	147
Routed	267/276 Partitions, Violations =	146
Routed	268/276 Partitions, Violations =	146
Routed	269/276 Partitions, Violations =	146
Routed	270/276 Partitions, Violations =	146
Routed	271/276 Partitions, Violations =	146
Routed	272/276 Partitions, Violations =	146
Routed	273/276 Partitions, Violations =	146
Routed	274/276 Partitions, Violations =	146
Routed	275/276 Partitions, Violations =	146
Routed	276/276 Partitions, Violations =	146

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	146
	Diff net spacing : 86
	Diff net var rule spacing : 1
	Less than NDR width : 57
	Multiple pin connections : 1
	Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used  158  Alloctr  158  Proc   -8 
[Iter 0] Total (MB): Used  161  Alloctr  163  Proc 5302 

End DR iteration 0 with 276 parts

Start DR iteration 1: non-uniform partition
Routed	1/49 Partitions, Violations =	140
Routed	2/49 Partitions, Violations =	139
Routed	3/49 Partitions, Violations =	137
Routed	4/49 Partitions, Violations =	136
Routed	5/49 Partitions, Violations =	135
Routed	6/49 Partitions, Violations =	126
Routed	7/49 Partitions, Violations =	126
Routed	8/49 Partitions, Violations =	124
Routed	9/49 Partitions, Violations =	124
Routed	10/49 Partitions, Violations =	125
Routed	11/49 Partitions, Violations =	120
Routed	12/49 Partitions, Violations =	119
Routed	13/49 Partitions, Violations =	118
Routed	14/49 Partitions, Violations =	118
Routed	15/49 Partitions, Violations =	116
Routed	16/49 Partitions, Violations =	116
Routed	17/49 Partitions, Violations =	114
Routed	18/49 Partitions, Violations =	115
Routed	19/49 Partitions, Violations =	113
Routed	20/49 Partitions, Violations =	112
Routed	21/49 Partitions, Violations =	109
Routed	22/49 Partitions, Violations =	109
Routed	23/49 Partitions, Violations =	107
Routed	24/49 Partitions, Violations =	106
Routed	25/49 Partitions, Violations =	107
Routed	26/49 Partitions, Violations =	105
Routed	27/49 Partitions, Violations =	98
Routed	28/49 Partitions, Violations =	98
Routed	29/49 Partitions, Violations =	97
Routed	30/49 Partitions, Violations =	95
Routed	31/49 Partitions, Violations =	94
Routed	32/49 Partitions, Violations =	88
Routed	33/49 Partitions, Violations =	82
Routed	34/49 Partitions, Violations =	23
Routed	35/49 Partitions, Violations =	23
Routed	36/49 Partitions, Violations =	20
Routed	37/49 Partitions, Violations =	20
Routed	38/49 Partitions, Violations =	19
Routed	39/49 Partitions, Violations =	19
Routed	40/49 Partitions, Violations =	17
Routed	41/49 Partitions, Violations =	17
Routed	42/49 Partitions, Violations =	15
Routed	43/49 Partitions, Violations =	12
Routed	44/49 Partitions, Violations =	8
Routed	45/49 Partitions, Violations =	8
Routed	46/49 Partitions, Violations =	5
Routed	47/49 Partitions, Violations =	4
Routed	48/49 Partitions, Violations =	3
Routed	49/49 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 2

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used  158  Alloctr  158  Proc   -8 
[Iter 1] Total (MB): Used  161  Alloctr  163  Proc 5302 

End DR iteration 1 with 49 parts

Start DR iteration 2: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 2] Stage (MB): Used  158  Alloctr  158  Proc   -8 
[Iter 2] Total (MB): Used  161  Alloctr  163  Proc 5302 

End DR iteration 2 with 2 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:04 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DRC CHECK] Stage (MB): Used  158  Alloctr  158  Proc   -8 
[DRC CHECK] Total (MB): Used  161  Alloctr  163  Proc 5302 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used   63  Alloctr   63  Proc   -8 
[DR] Total (MB): Used   66  Alloctr   68  Proc 5302 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used   63  Alloctr   63  Proc   -8 
[DR: Done] Total (MB): Used   66  Alloctr   68  Proc 5302 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    84454 micron
Total Number of Contacts =             61832
Total Number of Wires =                74664
Total Number of PtConns =              12366
Total Number of Routed Wires =       73644
Total Routed Wire Length =           83855 micron
Total Number of Routed Contacts =       61832
	Layer                   M1 :        723 micron
	Layer                   M2 :      19230 micron
	Layer                   M3 :      18835 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11715 micron
	Layer                   M6 :      12496 micron
	Layer                   M7 :       5288 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        492
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        403
	Via               VIA5SQ_C :       1111
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        738
	Via           VIA5SQ_C_2x1 :        462
	Via                 VIA4SQ :       2192
	Via         VIA4BAR1_C_1x2 :        754
	Via             VIA4SQ_2x1 :       1993
	Via              VIA34SQ_C :       2821
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1328
	Via          VIA34SQ_C_2x1 :         28
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3282
	Via       VIA34SQ(rot)_2x1 :         52
	Via            VIA34SQ_2x1 :       1048
	Via              VIA2_Base :       7312
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7178
	Via          VIA2_Base_2x1 :      12717
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11919
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2417
	Via          VIA1_Base_2x1 :       3085

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 57.76% (35715 / 61832 vias)
 
    Layer VIA1       = 31.16% (5502   / 17655   vias)
        Weight 1     = 31.16% (5502    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.84% (12153   vias)
    Layer VIA2       = 73.03% (19895  / 27241   vias)
        Weight 1     = 73.03% (19895   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 26.97% (7346    vias)
    Layer VIA3       = 67.03% (5739   / 8562    vias)
        Weight 1     = 67.03% (5739    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 32.97% (2823    vias)
    Layer VIA4       = 55.62% (2747   / 4939    vias)
        Weight 1     = 55.62% (2747    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 44.38% (2192    vias)
    Layer VIA5       = 51.95% (1201   / 2312    vias)
        Weight 1     = 51.95% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 48.05% (1111    vias)
    Layer VIA6       = 56.19% (631    / 1123    vias)
        Weight 1     = 56.19% (631     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.81% (492     vias)
 
  Total double via conversion rate    = 57.76% (35715 / 61832 vias)
 
    Layer VIA1       = 31.16% (5502   / 17655   vias)
    Layer VIA2       = 73.03% (19895  / 27241   vias)
    Layer VIA3       = 67.03% (5739   / 8562    vias)
    Layer VIA4       = 55.62% (2747   / 4939    vias)
    Layer VIA5       = 51.95% (1201   / 2312    vias)
    Layer VIA6       = 56.19% (631    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 57.76% (35715 / 61832 vias)
 
    Layer VIA1       = 31.16% (5502   / 17655   vias)
        Weight 1     = 31.16% (5502    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.84% (12153   vias)
    Layer VIA2       = 73.03% (19895  / 27241   vias)
        Weight 1     = 73.03% (19895   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 26.97% (7346    vias)
    Layer VIA3       = 67.03% (5739   / 8562    vias)
        Weight 1     = 67.03% (5739    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 32.97% (2823    vias)
    Layer VIA4       = 55.62% (2747   / 4939    vias)
        Weight 1     = 55.62% (2747    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 44.38% (2192    vias)
    Layer VIA5       = 51.95% (1201   / 2312    vias)
        Weight 1     = 51.95% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 48.05% (1111    vias)
    Layer VIA6       = 56.19% (631    / 1123    vias)
        Weight 1     = 56.19% (631     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.81% (492     vias)
 

Total number of nets = 6794
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
fc_shell> check_route
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 6 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 6794 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   64  Proc 5302 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	1/18 Partitions, Violations =	0
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 5302 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    84454 micron
Total Number of Contacts =             61832
Total Number of Wires =                74703
Total Number of PtConns =              12370
Total Number of Routed Wires =       73681
Total Routed Wire Length =           83855 micron
Total Number of Routed Contacts =       61832
	Layer                   M1 :        723 micron
	Layer                   M2 :      19230 micron
	Layer                   M3 :      18835 micron
	Layer                   M4 :      15568 micron
	Layer                   M5 :      11715 micron
	Layer                   M6 :      12496 micron
	Layer                   M7 :       5288 micron
	Layer                   M8 :          0 micron
	Layer                   M9 :          0 micron
	Layer                 MRDL :          0 micron
	Via              VIA67SQ_C :        492
	Via          VIA67SQ_C_1x2 :        228
	Via          VIA67SQ_C_2x1 :        403
	Via               VIA5SQ_C :       1111
	Via      VIA5SQ_C(rot)_1x2 :          1
	Via           VIA5SQ_C_1x2 :        738
	Via           VIA5SQ_C_2x1 :        462
	Via                 VIA4SQ :       2192
	Via         VIA4BAR1_C_1x2 :        754
	Via             VIA4SQ_2x1 :       1993
	Via              VIA34SQ_C :       2821
	Via         VIA34SQ_C(rot) :          2
	Via     VIA34SQ_C(rot)_2x1 :       1328
	Via          VIA34SQ_C_2x1 :         28
	Via   VIA34BAR1_C(rot)_2x1 :          1
	Via        VIA34BAR1_C_1x2 :       3282
	Via       VIA34SQ(rot)_2x1 :         52
	Via            VIA34SQ_2x1 :       1048
	Via              VIA2_Base :       7312
	Via              VIA23SQ_C :         34
	Via          VIA2_Base_1x2 :       7178
	Via          VIA2_Base_2x1 :      12717
	Via         VIA12SQ_C(rot) :        227
	Via              VIA1_Base :      11919
	Via       VIA12BAR2_C(rot) :          7
	Via          VIA1_Base_1x2 :       2417
	Via          VIA1_Base_2x1 :       3085

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 57.76% (35715 / 61832 vias)
 
    Layer VIA1       = 31.16% (5502   / 17655   vias)
        Weight 1     = 31.16% (5502    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.84% (12153   vias)
    Layer VIA2       = 73.03% (19895  / 27241   vias)
        Weight 1     = 73.03% (19895   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 26.97% (7346    vias)
    Layer VIA3       = 67.03% (5739   / 8562    vias)
        Weight 1     = 67.03% (5739    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 32.97% (2823    vias)
    Layer VIA4       = 55.62% (2747   / 4939    vias)
        Weight 1     = 55.62% (2747    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 44.38% (2192    vias)
    Layer VIA5       = 51.95% (1201   / 2312    vias)
        Weight 1     = 51.95% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 48.05% (1111    vias)
    Layer VIA6       = 56.19% (631    / 1123    vias)
        Weight 1     = 56.19% (631     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.81% (492     vias)
 
  Total double via conversion rate    = 57.76% (35715 / 61832 vias)
 
    Layer VIA1       = 31.16% (5502   / 17655   vias)
    Layer VIA2       = 73.03% (19895  / 27241   vias)
    Layer VIA3       = 67.03% (5739   / 8562    vias)
    Layer VIA4       = 55.62% (2747   / 4939    vias)
    Layer VIA5       = 51.95% (1201   / 2312    vias)
    Layer VIA6       = 56.19% (631    / 1123    vias)
 
  The optimized via conversion rate based on total routed via count = 57.76% (35715 / 61832 vias)
 
    Layer VIA1       = 31.16% (5502   / 17655   vias)
        Weight 1     = 31.16% (5502    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 68.84% (12153   vias)
    Layer VIA2       = 73.03% (19895  / 27241   vias)
        Weight 1     = 73.03% (19895   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 26.97% (7346    vias)
    Layer VIA3       = 67.03% (5739   / 8562    vias)
        Weight 1     = 67.03% (5739    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 32.97% (2823    vias)
    Layer VIA4       = 55.62% (2747   / 4939    vias)
        Weight 1     = 55.62% (2747    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 44.38% (2192    vias)
    Layer VIA5       = 51.95% (1201   / 2312    vias)
        Weight 1     = 51.95% (1201    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 48.05% (1111    vias)
    Layer VIA6       = 56.19% (631    / 1123    vias)
        Weight 1     = 56.19% (631     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 43.81% (492     vias)
 


Verify Summary:

Total number of nets = 6794, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


fc_shell> check_lvs
Information: Using 2 threads for LVS
[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 40% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 50% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 60% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 70% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 80% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] 90% 	Elapsed =    0:00:01, CPU =    0:00:02
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:02

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 6794.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:02, CPU =    0:00:03
1
fc_shell> report_qor
Information: Freeing timing information from routing. (ZRT-574)
****************************************
Report : qor
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:03:33 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/route.design'. (TIM-125)
Information: Design picorv32 has 6794 nets, 0 global routed, 6792 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'picorv32'. (NEX-022)
---extraction options---
Corner: Fast
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Typical
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: Slow
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 2
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: picorv32 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 6792 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6792, routed nets = 6792, across physical hierarchy nets = 0, parasitics cached nets = 6792, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Scenario           'FUNC_Fast'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     34
Critical Path Length:              0.50
Critical Path Slack:               0.42
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'FUNC_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              0.90
Critical Path Slack:               0.00
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'FUNC_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     34
Critical Path Length:              0.64
Critical Path Slack:               0.27
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   6090
Buf/Inv Cell Count:                 730
Buf Cell Count:                     407
Inv Cell Count:                     323
Combinational Cell Count:          4413
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             1677
   Integrated Clock-Gating Cell Count:                     54
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       1623
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             1555.69
Noncombinational Area:          1926.16
Buf/Inv Area:                    190.43
Total Buffer Area:               131.07
Total Inverter Area:              59.36
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   47661.98
Net YLength:                   36864.70
----------------------------------------
Cell Area (netlist):                           3481.85
Cell Area (netlist and physical only):         3807.39
Net Length:                    84526.68


Design Rules
----------------------------------------
Total Number of Nets:              6794
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
fc_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:03:37 2025
****************************************

  Startpoint: reg_op2_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_out_q_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Slow
  Scenario: FUNC_Slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  reg_op2_reg[1]/CK (SAEDRVT14_FSDPMQ_LP_0P5)      0.00      0.09 r
  reg_op2_reg[1]/Q (SAEDRVT14_FSDPMQ_LP_0P5)       0.06      0.15 r
  ctmi_6578/X (SAEDRVT14_INV_S_0P5)                0.04      0.19 f
  ctmi_12383/X (SAEDRVT14_OAI22_0P5)               0.03      0.22 r
  ctmi_12379/X (SAEDRVT14_OAI22_0P5)               0.03      0.25 f
  ctmi_12377/X (SAEDRVT14_AOI21_0P75)              0.02      0.27 r
  ctmi_12376/X (SAEDRVT14_OAI22_0P5)               0.02      0.29 f
  ctmi_12374/X (SAEDRVT14_AOI21_0P75)              0.02      0.31 r
  ctmi_12373/X (SAEDRVT14_OAI21_0P5)               0.02      0.33 f
  ctmi_12370/X (SAEDRVT14_AOI21_0P75)              0.02      0.35 r
  ctmi_12369/X (SAEDRVT14_OAI22_0P5)               0.02      0.36 f
  ctmi_12368/X (SAEDRVT14_AOI21_0P75)              0.02      0.38 r
  placectmTdsLR_2_9761/X (SAEDRVT14_OA221_U_0P5)   0.03      0.42 r
  A6192/X (SAEDRVT14_OA21_MM_1)                    0.02      0.43 r
  ctmi_12360/X (SAEDRVT14_OAI22_0P5)               0.02      0.45 f
  ctmi_12359/X (SAEDRVT14_AOI21_0P75)              0.03      0.48 r
  A6248/X (SAEDRVT14_OA21_1)                       0.02      0.50 r
  A6193/X (SAEDRVT14_OA21_MM_1)                    0.01      0.52 r
  ctmi_12351/X (SAEDRVT14_OAI22_0P5)               0.02      0.54 f
  ctmi_12350/X (SAEDRVT14_AOI21_0P75)              0.02      0.56 r
  ctmi_12349/X (SAEDRVT14_OAI22_0P5)               0.02      0.58 f
  ctmi_12348/X (SAEDRVT14_AOI21_0P75)              0.02      0.60 r
  ctmi_12347/X (SAEDRVT14_OAI22_0P5)               0.03      0.63 f
  ctmi_12346/X (SAEDRVT14_AOI21_3)                 0.02      0.65 r
  ctmi_12345/X (SAEDRVT14_OAI21_0P5)               0.03      0.68 f
  A6249/X (SAEDRVT14_NR2_MM_0P5)                   0.03      0.71 r
  A6194/X (SAEDRVT14_AN4_0P5)                      0.04      0.76 r
  ctmi_12343/X (SAEDRVT14_AOI21_0P75)              0.02      0.78 f
  ctmi_12415/X (SAEDRVT14_OAI21_0P5)               0.02      0.80 r
  ctmi_12341/X (SAEDRVT14_MUX2_MM_0P5)             0.03      0.83 r
  ctmi_12340/X (SAEDRVT14_MUXI2_U_0P5)             0.01      0.84 f
  ctmi_12339/X (SAEDRVT14_MUXI2_U_0P5)             0.02      0.86 r
  ctmi_12338/X (SAEDRVT14_MUXI2_U_0P5)             0.02      0.87 f
  placectmTdsLR_1_21590/X (SAEDRVT14_OAI21_0P5)    0.02      0.89 r
  phfnr_buf_7392/X (SAEDRVT14_INV_0P5)             0.03      0.92 f
  ctmi_13445/X (SAEDRVT14_AO32_U_0P5)              0.03      0.95 f
  ctmi_13444/X (SAEDRVT14_OA33_U_0P5)              0.03      0.98 f
  alu_out_q_reg[0]/D (SAEDRVT14_FSDPQ_V2_0P5)      0.00      0.98 f
  data arrival time                                          0.98

  clock clk (rise edge)                            1.20      1.20
  clock network delay (propagated)                 0.06      1.26
  alu_out_q_reg[0]/CK (SAEDRVT14_FSDPQ_V2_0P5)     0.00      1.26 r
  clock uncertainty                               -0.25      1.01
  library setup time                              -0.02      0.98
  data required time                                         0.98
  ------------------------------------------------------------------------
  data required time                                         0.98
  data arrival time                                         -0.98
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
fc_shell> gui_show_error_data
fc_shell> save_block -as {DESIGN_NAME}/route
Error: extra characters after close-brace
      	Use error_info for more info. (CMD-013)
fc_shell> check_legality
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7900 total shapes.
Layer M2: cached 3307 shapes out of 35969 total shapes.
Layer M3: cached 3307 shapes out of 27648 total shapes.
Cached 9921 vias out of 78187 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (23 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         1          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         1          0          0  TOTAL

TOTAL 1 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         1          0          0    A cell is not aligned with a site.
           1          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 failed!

check_legality failed.

**************************

0
fc_shell> report_congestion
****************************************
Report : congestion
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:05:11 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |    1084 |     6 |     899  ( 1.66%) |       1
H routing |     526 |     6 |     434  ( 1.60%) |       1
V routing |     558 |     4 |     465  ( 1.71%) |       2

1
fc_shell> report_utilization
****************************************
Report : report_utilization
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 15:05:11 2025
****************************************
Utilization Ratio:			0.4433
Utilization options:
 - Area calculation based on:		site_row of block picorv32/route
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				7854.5376
Total Capacity Area:			7854.5376
Total Area of cells:			3481.8480
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.4433

0.4433
fc_shell> collect_reports route
Collecting reports for route stage...
Reports are generated for route stage.
fc_shell> get_blocks -all
{picorv32.dlib:picorv32.design picorv32.dlib:picorv32/netlist_read.design picorv32.dlib:picorv32/import.design picorv32.dlib:picorv32/floorplan.design picorv32.dlib:picorv32/place.design picorv32.dlib:picorv32/clock.design picorv32.dlib:picorv32/route.design}
fc_shell> list_blocks
Lib picorv32.dlib /home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib tech current
  -   0 picorv32.design Jul-30-14:33
  -   0 picorv32/clock.design Jul-30-14:46
  -   0 picorv32/floorplan.design Jul-30-14:33
  -   0 picorv32/import.design Jul-30-14:33
  -   0 picorv32/netlist_read.design Jul-30-14:33
  -   0 picorv32/place.design Jul-30-14:42
  *>  0 picorv32/route.design Jul-30-15:05 current
7
fc_shell> 
fc_shell> save_block -as ${DESIGN_NAME}/place[K[K[K[K[Kroute
Information: Saving block 'picorv32.dlib:picorv32/route.design'
RDE-checksum: edee9fa0
1
fc_shell> save_lib
Saving library 'picorv32.dlib'
RDE-checksum: edee9fa0
1
fc_shell> exit
Maximum memory usage for this session: 1645.39 MB
Maximum memory usage for this session including child processes: 1645.39 MB
CPU usage for this session:    290 seconds (  0.08 hours)
Elapsed time for this session:    602 seconds (  0.17 hours)
Thank you for using Fusion Compiler.
