// Seed: 4164436502
module module_0;
  if (id_1) tri1 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    output supply0 id_9,
    output uwire id_10,
    output tri1 id_11,
    output wire id_12,
    output tri0 id_13
);
  id_15 :
  assert property (@(id_4) id_4)
  else;
  integer id_16 = 1 - (1);
  module_0();
endmodule
