5 18 1fd81 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (instance3.vcd) 2 -o (instance3.cdd) 2 -v (instance3.v) 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 instance3.v 1 12 1 
3 0 foo "main.bar" 0 instance3.v 14 35 1 
2 1 19 19 19 160019 1 0 21008 0 0 1 16 1 0
2 2 19 19 19 f0012 1 0 21004 0 0 1 16 0 0
2 3 19 19 19 b0012 3 1a 100c 1 2 1 18 0 1 1 1 0 0
2 4 19 19 19 b000b 2 1 100c 0 0 1 1 b
2 5 19 19 19 b0019 3 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 19 19 19 70007 0 1 1410 0 0 1 1 a
2 7 19 19 19 70019 3 35 e 5 6
2 8 21 21 21 110011 1 1 1004 0 0 1 1 c
2 9 21 21 21 90011 2 27 1002 8 0 1 18 0 1 0 0 0 0
2 10 21 21 21 1a001a 0 1 1010 0 0 1 1 d
2 11 21 21 21 19001a 0 1b 1020 10 0 1 18 0 1 0 0 0 0
2 12 21 21 21 140014 0 1 1410 0 0 1 1 d
2 13 21 21 21 14001a 0 38 32 11 12
2 14 24 24 24 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 16 60009 1 0 0 0 1 17 1 1 0 0 1 0
1 b 2 17 1070009 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 17 107000c 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 17 107000f 1 0 0 0 1 17 0 1 0 0 0 0
4 7 f 7 7 7
4 9 1 13 0 9
4 13 6 9 9 9
4 14 81 0 0 14
3 1 foo.u$0 "main.bar.u$0" 0 instance3.v 24 32 1 
2 15 25 25 25 50008 1 0 21004 0 0 1 16 0 0
2 16 25 25 25 10001 0 1 1410 0 0 1 1 b
2 17 25 25 25 10008 1 37 16 15 16
2 18 26 26 26 50008 1 0 21004 0 0 1 16 0 0
2 19 26 26 26 10001 0 1 1410 0 0 1 1 c
2 20 26 26 26 10008 1 37 16 18 19
2 21 27 27 27 50008 1 0 21004 0 0 1 16 0 0
2 22 27 27 27 10001 0 1 1410 0 0 1 1 d
2 23 27 27 27 10008 1 37 16 21 22
2 24 28 28 28 20002 1 0 1008 0 0 32 48 5 0
2 25 28 28 28 10002 2 2c 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 29 29 29 50008 1 0 21008 0 0 1 16 1 0
2 27 29 29 29 10001 0 1 1410 0 0 1 1 b
2 28 29 29 29 10008 1 37 1a 26 27
2 29 30 30 30 20002 1 0 1008 0 0 32 48 5 0
2 30 30 30 30 10002 2 2c 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 31 80 0 0 17
4 17 91 20 20 17
4 20 80 23 23 17
4 23 80 25 25 17
4 25 80 28 0 17
4 28 80 30 30 17
4 30 80 31 0 17
3 1 main.u$0 "main.u$0" 0 instance3.v 5 10 1 
