Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 25 19:40:34 2019
| Host         : DESKTOP-IEG0QIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 192 register/latch pins with no clock driven by root clock pin: design_1_i/pulse_gen_scurve/inst/ticker/CLK250KHZ_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/supervisor/inst/freq_pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 480 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                31084        0.040        0.000                      0                31060        0.000        0.000                       0                 13168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.227        0.000                      0                30918        0.040        0.000                      0                30918        3.750        0.000                       0                 13123  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        152.001        0.000                      0                   71        0.145        0.000                      0                   71        0.000        0.000                       0                    41  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                             clk_fpga_0                       998.748        0.000                      0                   12                                                                        
clk_out1_design_1_clk_wiz_0  clk_fpga_0                         2.526        0.000                      0                    1        0.400        0.000                      0                    1  
clk_fpga_0                   clk_out1_design_1_clk_wiz_0        0.522        0.000                      0                   32        0.727        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.055        0.000                      0                   71        0.229        0.000                      0                   71  
**default**        clk_fpga_0                                  8.506        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 3.010ns (31.813%)  route 6.452ns (68.187%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.934     3.228    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.662 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.419     5.081    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X54Y147        LUT3 (Prop_lut3_I2_O)        0.116     5.197 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.740     5.936    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X60Y147        LUT6 (Prop_lut6_I5_O)        0.328     6.264 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.264    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X60Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.796 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.796    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X60Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.067 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.039     8.107    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X58Y149        LUT3 (Prop_lut3_I0_O)        0.399     8.506 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.478     8.984    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X58Y149        LUT5 (Prop_lut5_I4_O)        0.328     9.312 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.846    10.159    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X54Y149        LUT3 (Prop_lut3_I0_O)        0.150    10.309 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.452    10.761    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X54Y149        LUT5 (Prop_lut5_I4_O)        0.328    11.089 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.476    12.565    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X64Y141        LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[46]_i_1/O
                         net (fo=1, routed)           0.000    12.689    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[44]
    SLICE_X64Y141        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.714    12.893    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X64Y141        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.147    13.040    
                         clock uncertainty           -0.154    12.886    
    SLICE_X64Y141        FDRE (Setup_fdre_C_D)        0.031    12.917    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 3.010ns (31.818%)  route 6.450ns (68.182%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.934     3.228    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.662 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.419     5.081    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X54Y147        LUT3 (Prop_lut3_I2_O)        0.116     5.197 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.740     5.936    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X60Y147        LUT6 (Prop_lut6_I5_O)        0.328     6.264 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.264    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X60Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.796 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.796    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X60Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.067 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.039     8.107    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X58Y149        LUT3 (Prop_lut3_I0_O)        0.399     8.506 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.478     8.984    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X58Y149        LUT5 (Prop_lut5_I4_O)        0.328     9.312 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.846    10.159    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X54Y149        LUT3 (Prop_lut3_I0_O)        0.150    10.309 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.452    10.761    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X54Y149        LUT5 (Prop_lut5_I4_O)        0.328    11.089 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.475    12.564    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X64Y142        LUT6 (Prop_lut6_I2_O)        0.124    12.688 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[44]_i_1/O
                         net (fo=1, routed)           0.000    12.688    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[42]
    SLICE_X64Y142        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.714    12.893    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X64Y142        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.147    13.040    
                         clock uncertainty           -0.154    12.886    
    SLICE_X64Y142        FDRE (Setup_fdre_C_D)        0.031    12.917    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 3.010ns (31.790%)  route 6.458ns (68.210%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.934     3.228    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.662 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.419     5.081    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X54Y147        LUT3 (Prop_lut3_I2_O)        0.116     5.197 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.740     5.936    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X60Y147        LUT6 (Prop_lut6_I5_O)        0.328     6.264 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.264    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X60Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.796 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.796    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X60Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.067 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.039     8.107    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X58Y149        LUT3 (Prop_lut3_I0_O)        0.399     8.506 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.478     8.984    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X58Y149        LUT5 (Prop_lut5_I4_O)        0.328     9.312 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.846    10.159    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X54Y149        LUT3 (Prop_lut3_I0_O)        0.150    10.309 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.452    10.761    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X54Y149        LUT5 (Prop_lut5_I4_O)        0.328    11.089 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.483    12.572    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X66Y143        LUT6 (Prop_lut6_I2_O)        0.124    12.696 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[41]_i_1/O
                         net (fo=1, routed)           0.000    12.696    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[39]
    SLICE_X66Y143        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.715    12.894    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X66Y143        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism              0.147    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X66Y143        FDRE (Setup_fdre_C_D)        0.077    12.964    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 3.010ns (32.143%)  route 6.355ns (67.857%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.934     3.228    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.662 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.419     5.081    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X54Y147        LUT3 (Prop_lut3_I2_O)        0.116     5.197 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.740     5.936    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X60Y147        LUT6 (Prop_lut6_I5_O)        0.328     6.264 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.264    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X60Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.796 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.796    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X60Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.067 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.039     8.107    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X58Y149        LUT3 (Prop_lut3_I0_O)        0.399     8.506 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.478     8.984    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X58Y149        LUT5 (Prop_lut5_I4_O)        0.328     9.312 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.846    10.159    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X54Y149        LUT3 (Prop_lut3_I0_O)        0.150    10.309 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.452    10.761    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X54Y149        LUT5 (Prop_lut5_I4_O)        0.328    11.089 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.379    12.468    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X65Y143        LUT6 (Prop_lut6_I2_O)        0.124    12.592 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.592    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[0]
    SLICE_X65Y143        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.715    12.894    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X65Y143        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.147    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X65Y143        FDRE (Setup_fdre_C_D)        0.029    12.916    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 2.818ns (30.095%)  route 6.546ns (69.905%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 12.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.933     3.227    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y56          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y56          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.260     4.920    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X55Y143        LUT3 (Prop_lut3_I2_O)        0.124     5.044 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           1.025     6.069    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X65Y140        LUT6 (Prop_lut6_I3_O)        0.124     6.193 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.193    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.725 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.725    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.996 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.803     7.799    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.399     8.198 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.775     8.972    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X80Y140        LUT5 (Prop_lut5_I4_O)        0.332     9.304 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.499     9.803    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X80Y140        LUT3 (Prop_lut3_I2_O)        0.124     9.927 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.043    10.970    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X84Y141        LUT3 (Prop_lut3_I1_O)        0.152    11.122 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2/O
                         net (fo=4, routed)           1.142    12.264    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2_n_0
    SLICE_X84Y138        LUT6 (Prop_lut6_I1_O)        0.326    12.590 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_1/O
                         net (fo=1, routed)           0.000    12.590    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[18]
    SLICE_X84Y138        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.717    12.896    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X84Y138        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.147    13.043    
                         clock uncertainty           -0.154    12.889    
    SLICE_X84Y138        FDRE (Setup_fdre_C_D)        0.031    12.920    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 2.290ns (28.355%)  route 5.786ns (71.645%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 12.923 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.904     3.198    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X59Y146        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.947     4.601    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD
    SLICE_X57Y143        LUT3 (Prop_lut3_I1_O)        0.124     4.725 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=107, routed)         0.798     5.523    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X62Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.647 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=2, routed)           0.945     6.593    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/ALIGN_BLK/sml_shift_mux__105[6]
    SLICE_X61Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.717 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.717    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
    SLICE_X61Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.267 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.871     8.137    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47][3]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.261 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14/O
                         net (fo=1, routed)           0.810     9.071    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14_n_0
    SLICE_X62Y146        LUT4 (Prop_lut4_I2_O)        0.124     9.195 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[1]
    SLICE_X62Y146        MUXF7 (Prop_muxf7_I1_O)      0.247     9.442 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     9.442    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X62Y146        MUXF8 (Prop_muxf8_I0_O)      0.098     9.540 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           1.013    10.554    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X37Y149        LUT2 (Prop_lut2_I1_O)        0.319    10.873 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.402    11.274    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.744    12.923    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.147    13.069    
                         clock uncertainty           -0.154    12.915    
    DSP48_X2Y58          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.617    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/ap_CS_fsm_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.979ns (31.736%)  route 6.408ns (68.264%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.814     3.108    design_1_i/scurve_0/inst/ap_clk
    SLICE_X50Y127        FDRE                                         r  design_1_i/scurve_0/inst/ap_CS_fsm_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDRE (Prop_fdre_C_Q)         0.478     3.586 r  design_1_i/scurve_0/inst/ap_CS_fsm_reg[148]/Q
                         net (fo=135, routed)         1.381     4.967    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/Q[5]
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.323     5.290 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0_i_108/O
                         net (fo=4, routed)           1.266     6.556    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[20]
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.332     6.888 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     6.888    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[6].eq_det_reg
    SLICE_X52Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.286 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.286    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.628    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.785 f  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.651     8.437    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X52Y132        LUT5 (Prop_lut5_I3_O)        0.329     8.766 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.498     9.264    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X52Y131        LUT3 (Prop_lut3_I1_O)        0.124     9.388 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.616    10.004    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/grp_fu_258_p2
    SLICE_X51Y128        LUT6 (Prop_lut6_I0_O)        0.124    10.128 f  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/opcode_buf1[0]_i_2/O
                         net (fo=2, routed)           0.440    10.567    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/opcode_buf1[0]_i_2_n_0
    SLICE_X49Y128        LUT5 (Prop_lut5_I2_O)        0.124    10.691 f  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/din0_buf1[25]_i_3/O
                         net (fo=64, routed)          0.856    11.547    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/din0_buf1[25]_i_3_n_0
    SLICE_X48Y120        LUT5 (Prop_lut5_I1_O)        0.124    11.671 f  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/din0_buf1[5]_i_2__1/O
                         net (fo=1, routed)           0.699    12.371    design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/din0_buf1[5]_i_2__1_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I0_O)        0.124    12.495 r  design_1_i/scurve_0/inst/scurve_dcmp_64ns_fYi_U10/scurve_ap_dcmp_0_no_dsp_64_u/din0_buf1[5]_i_1__3/O
                         net (fo=1, routed)           0.000    12.495    design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/ap_CS_fsm_reg[75]_9
    SLICE_X47Y120        FDRE                                         r  design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641    12.820    design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/ap_clk
    SLICE_X47Y120        FDRE                                         r  design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/din0_buf1_reg[5]/C
                         clock pessimism              0.147    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X47Y120        FDRE (Setup_fdre_C_D)        0.029    12.842    design_1_i/scurve_0/inst/scurve_sitodp_32ng8j_U20/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 3.010ns (32.222%)  route 6.331ns (67.778%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.934     3.228    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.662 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.419     5.081    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X54Y147        LUT3 (Prop_lut3_I2_O)        0.116     5.197 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.740     5.936    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X60Y147        LUT6 (Prop_lut6_I5_O)        0.328     6.264 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.264    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X60Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.796 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.796    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X60Y148        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.067 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           1.039     8.107    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X58Y149        LUT3 (Prop_lut3_I0_O)        0.399     8.506 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.478     8.984    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X58Y149        LUT5 (Prop_lut5_I4_O)        0.328     9.312 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.846    10.159    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/p_5_out[0]
    SLICE_X54Y149        LUT3 (Prop_lut3_I0_O)        0.150    10.309 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=1, routed)           0.452    10.761    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/op_a__0[0]
    SLICE_X54Y149        LUT5 (Prop_lut5_I4_O)        0.328    11.089 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=57, routed)          1.356    12.445    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[1]
    SLICE_X67Y146        LUT6 (Prop_lut6_I2_O)        0.124    12.569 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[36]_i_1/O
                         net (fo=1, routed)           0.000    12.569    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[36]
    SLICE_X67Y146        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.715    12.894    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X67Y146        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism              0.147    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X67Y146        FDRE (Setup_fdre_C_D)        0.031    12.918    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 2.818ns (30.159%)  route 6.526ns (69.841%))
  Logic Levels:           9  (CARRY4=2 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 12.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.933     3.227    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y56          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y56          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.661 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.260     4.920    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X55Y143        LUT3 (Prop_lut3_I2_O)        0.124     5.044 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           1.025     6.069    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/opt_has_pipe.first_q_reg[1][16]
    SLICE_X65Y140        LUT6 (Prop_lut6_I3_O)        0.124     6.193 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.193    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.725 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          0.000     6.725    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.996 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.803     7.799    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[4]
    SLICE_X64Y140        LUT3 (Prop_lut3_I0_O)        0.399     8.198 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.775     8.972    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X80Y140        LUT5 (Prop_lut5_I4_O)        0.332     9.304 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.499     9.803    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[1]_0[0]
    SLICE_X80Y140        LUT3 (Prop_lut3_I2_O)        0.124     9.927 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.949    10.876    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.152    11.028 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[20]_i_2/O
                         net (fo=4, routed)           1.217    12.244    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[20]_i_2_n_0
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.326    12.570 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[17]_i_1/O
                         net (fo=1, routed)           0.000    12.570    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/DSP_0[17]
    SLICE_X84Y138        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.717    12.896    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X84Y138        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.147    13.043    
                         clock uncertainty           -0.154    12.889    
    SLICE_X84Y138        FDRE (Setup_fdre_C_D)        0.031    12.920    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 2.079ns (25.542%)  route 6.061ns (74.458%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 12.922 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     3.125    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X51Y143        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y143        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.942     4.523    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD
    SLICE_X52Y138        LUT3 (Prop_lut3_I1_O)        0.124     4.647 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=107, routed)         0.976     5.623    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X49Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.747 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_2/O
                         net (fo=8, routed)           1.403     7.151    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/DSP_3[24]
    SLICE_X54Y140        LUT4 (Prop_lut4_I0_O)        0.124     7.275 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.275    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[11]
    SLICE_X54Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.651 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.881     8.531    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[47][11]
    SLICE_X53Y140        LUT6 (Prop_lut6_I5_O)        0.124     8.655 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_8/O
                         net (fo=1, routed)           0.649     9.305    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_8_n_0
    SLICE_X53Y141        LUT5 (Prop_lut5_I4_O)        0.124     9.429 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2/O
                         net (fo=1, routed)           0.000     9.429    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[3]
    SLICE_X53Y141        MUXF7 (Prop_muxf7_I1_O)      0.217     9.646 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.646    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X53Y141        MUXF8 (Prop_muxf8_I1_O)      0.094     9.740 f  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.628    10.368    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X45Y143        LUT2 (Prop_lut2_I1_O)        0.316    10.684 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.581    11.265    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X2Y56          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.743    12.922    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y56          DSP48E1                                      r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.147    13.068    
                         clock uncertainty           -0.154    12.914    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.616    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/reg_350_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.935%)  route 0.231ns (62.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.639     0.975    design_1_i/scurve_0/inst/ap_clk
    SLICE_X44Y147        FDRE                                         r  design_1_i/scurve_0/inst/reg_350_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/scurve_0/inst/reg_350_reg[51]/Q
                         net (fo=2, routed)           0.231     1.347    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/Q[51]
    SLICE_X51Y147        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.907     1.273    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/ap_clk
    SLICE_X51Y147        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[51]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y147        FDRE (Hold_fdre_C_D)         0.072     1.306    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/reg_350_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.270%)  route 0.234ns (55.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.639     0.975    design_1_i/scurve_0/inst/ap_clk
    SLICE_X40Y147        FDRE                                         r  design_1_i/scurve_0/inst/reg_350_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/scurve_0/inst/reg_350_reg[12]/Q
                         net (fo=2, routed)           0.234     1.350    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/Q[12]
    SLICE_X50Y147        LUT3 (Prop_lut3_I0_O)        0.045     1.395 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/grp_fu_202_p1[12]
    SLICE_X50Y147        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.907     1.273    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/ap_clk
    SLICE_X50Y147        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[12]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y147        FDRE (Hold_fdre_C_D)         0.120     1.354    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.722%)  route 0.233ns (62.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.555     0.891    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/Q
                         net (fo=3, routed)           0.233     1.264    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/ma[48]_84[44]
    SLICE_X51Y96         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.820     1.186    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.071     1.222    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/reg_350_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.729%)  route 0.233ns (62.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.639     0.975    design_1_i/scurve_0/inst/ap_clk
    SLICE_X44Y147        FDRE                                         r  design_1_i/scurve_0/inst/reg_350_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/scurve_0/inst/reg_350_reg[50]/Q
                         net (fo=2, routed)           0.233     1.349    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/Q[50]
    SLICE_X51Y147        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.907     1.273    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/ap_clk
    SLICE_X51Y147        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[50]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y147        FDRE (Hold_fdre_C_D)         0.070     1.304    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/din0_buf1_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.469%)  route 0.235ns (62.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.554     0.890    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=3, routed)           0.235     1.266    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/ma[48]_84[24]
    SLICE_X51Y91         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.819     1.185    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/aclk
    SLICE_X51Y91         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.071     1.221    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.418ns (81.334%)  route 0.096ns (18.666%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.574     0.910    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[41]/Q
                         net (fo=3, routed)           0.095     1.169    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/ma[36]_78[41]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.214 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ADDSUB/ADDSUB/CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1__35/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/a_xor_b_sub[41]
    SLICE_X27Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.369 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.370    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.424 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.424    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_9_out
    SLICE_X27Y100        FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.930     1.296    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.105     1.366    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.501%)  route 0.156ns (52.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.662     0.998    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/aclk
    SLICE_X61Y101        FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=3, routed)           0.156     1.295    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/ma[16]_68[28]
    SLICE_X61Y99         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.849     1.215    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/aclk
    SLICE_X61Y99         FDRE                                         r  design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.057     1.237    design_1_i/scurve_0/inst/scurve_ddiv_64ns_eOg_U9/scurve_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/tmp_64_reg_1373_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/sel_tmp1_v_v_v_reg_1378_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.215ns (49.251%)  route 0.222ns (50.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.624     0.960    design_1_i/scurve_0/inst/ap_clk
    SLICE_X50Y128        FDRE                                         r  design_1_i/scurve_0/inst/tmp_64_reg_1373_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  design_1_i/scurve_0/inst/tmp_64_reg_1373_reg[62]/Q
                         net (fo=1, routed)           0.222     1.346    design_1_i/scurve_0/inst/tmp_64_reg_1373[62]
    SLICE_X49Y131        LUT3 (Prop_lut3_I2_O)        0.051     1.397 r  design_1_i/scurve_0/inst/sel_tmp1_v_v_v_reg_1378[62]_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/scurve_0/inst/sel_tmp1_v_v_v_fu_969_p3[62]
    SLICE_X49Y131        FDRE                                         r  design_1_i/scurve_0/inst/sel_tmp1_v_v_v_reg_1378_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.901     1.267    design_1_i/scurve_0/inst/ap_clk
    SLICE_X49Y131        FDRE                                         r  design_1_i/scurve_0/inst/sel_tmp1_v_v_v_reg_1378_reg[62]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.107     1.335    design_1_i/scurve_0/inst/sel_tmp1_v_v_v_reg_1378_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.231ns (55.850%)  route 0.183ns (44.150%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.638     0.974    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/aclk
    SLICE_X49Y148        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=3, routed)           0.068     1.183    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/b_sign_del
    SLICE_X48Y148        LUT2 (Prop_lut2_I0_O)        0.045     1.228 f  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=1, routed)           0.114     1.343    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/a_sign_xor_b_sign_mux__0
    SLICE_X51Y148        LUT6 (Prop_lut6_I5_O)        0.045     1.388 r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/det_state[1]
    SLICE_X51Y148        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.907     1.273    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X51Y148        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y148        FDRE (Hold_fdre_C_D)         0.092     1.326    design_1_i/scurve_0/inst/scurve_dadd_64ns_cud_U3/scurve_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.499%)  route 0.213ns (62.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.634     0.970    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/ap_clk
    SLICE_X51Y144        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/din1_buf1_reg[35]/Q
                         net (fo=5, routed)           0.213     1.311    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[35]
    SLICE_X48Y140        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.909     1.275    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X48Y140        FDRE                                         r  design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[35]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X48Y140        FDRE (Hold_fdre_C_D)         0.013     1.249    design_1_i/scurve_0/inst/scurve_dadddsub_6bkb_U2/scurve_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X4Y34   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U8/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X3Y48   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U4/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X3Y34   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U5/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y47   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U6/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y34   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U7/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X3Y52   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U4/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X3Y38   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U5/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y51   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U6/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y38   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U7/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y38   design_1_i/scurve_0/inst/scurve_dmul_64ns_dEe_U8/scurve_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y52  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y52  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y52  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y52  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y64  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y64  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1024_1087_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      152.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.001ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t2/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 2.062ns (27.941%)  route 5.318ns (72.059%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 161.691 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.968     9.263    design_1_i/PWM_homing/inst/dc1/t2/q_reg_2
    SLICE_X28Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t2/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.688   161.691    design_1_i/PWM_homing/inst/dc1/t2/clk
    SLICE_X28Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t2/q_reg/C
                         clock pessimism              0.132   161.823    
                         clock uncertainty           -0.130   161.693    
    SLICE_X28Y122        FDRE (Setup_fdre_C_R)       -0.429   161.264    design_1_i/PWM_homing/inst/dc1/t2/q_reg
  -------------------------------------------------------------------
                         required time                        161.264    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                152.001    

Slack (MET) :             152.038ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t27/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 2.062ns (28.460%)  route 5.183ns (71.540%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 161.689 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.834     9.128    design_1_i/PWM_homing/inst/dc1/t27/q_reg_3
    SLICE_X26Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t27/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.686   161.689    design_1_i/PWM_homing/inst/dc1/t27/clk
    SLICE_X26Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t27/q_reg/C
                         clock pessimism              0.132   161.821    
                         clock uncertainty           -0.130   161.691    
    SLICE_X26Y128        FDRE (Setup_fdre_C_R)       -0.524   161.167    design_1_i/PWM_homing/inst/dc1/t27/q_reg
  -------------------------------------------------------------------
                         required time                        161.167    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                152.038    

Slack (MET) :             152.043ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t22/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 2.062ns (28.488%)  route 5.176ns (71.512%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 161.687 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.827     9.121    design_1_i/PWM_homing/inst/dc1/t22/q_reg_1
    SLICE_X26Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t22/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.684   161.687    design_1_i/PWM_homing/inst/dc1/t22/clk
    SLICE_X26Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t22/q_reg/C
                         clock pessimism              0.132   161.819    
                         clock uncertainty           -0.130   161.689    
    SLICE_X26Y127        FDRE (Setup_fdre_C_R)       -0.524   161.165    design_1_i/PWM_homing/inst/dc1/t22/q_reg
  -------------------------------------------------------------------
                         required time                        161.165    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                152.043    

Slack (MET) :             152.051ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t10/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 2.062ns (28.138%)  route 5.266ns (71.862%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.917     9.211    design_1_i/PWM_homing/inst/dc1/t10/q_reg_2
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t10/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t10/clk
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t10/q_reg/C
                         clock pessimism              0.132   161.822    
                         clock uncertainty           -0.130   161.692    
    SLICE_X29Y123        FDRE (Setup_fdre_C_R)       -0.429   161.263    design_1_i/PWM_homing/inst/dc1/t10/q_reg
  -------------------------------------------------------------------
                         required time                        161.263    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                152.051    

Slack (MET) :             152.051ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t11/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 2.062ns (28.138%)  route 5.266ns (71.862%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.917     9.211    design_1_i/PWM_homing/inst/dc1/t11/q_reg_3
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t11/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t11/clk
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t11/q_reg/C
                         clock pessimism              0.132   161.822    
                         clock uncertainty           -0.130   161.692    
    SLICE_X29Y123        FDRE (Setup_fdre_C_R)       -0.429   161.263    design_1_i/PWM_homing/inst/dc1/t11/q_reg
  -------------------------------------------------------------------
                         required time                        161.263    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                152.051    

Slack (MET) :             152.051ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t9/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 2.062ns (28.138%)  route 5.266ns (71.862%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.917     9.211    design_1_i/PWM_homing/inst/dc1/t9/q_reg_2
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t9/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t9/clk
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t9/q_reg/C
                         clock pessimism              0.132   161.822    
                         clock uncertainty           -0.130   161.692    
    SLICE_X29Y123        FDRE (Setup_fdre_C_R)       -0.429   161.263    design_1_i/PWM_homing/inst/dc1/t9/q_reg
  -------------------------------------------------------------------
                         required time                        161.263    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                152.051    

Slack (MET) :             152.094ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t6/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 2.062ns (28.303%)  route 5.223ns (71.697%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.874     9.168    design_1_i/PWM_homing/inst/dc1/t6/q_reg_4
    SLICE_X27Y120        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t6/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t6/clk
    SLICE_X27Y120        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t6/q_reg/C
                         clock pessimism              0.132   161.822    
                         clock uncertainty           -0.130   161.692    
    SLICE_X27Y120        FDRE (Setup_fdre_C_R)       -0.429   161.263    design_1_i/PWM_homing/inst/dc1/t6/q_reg
  -------------------------------------------------------------------
                         required time                        161.263    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                152.094    

Slack (MET) :             152.098ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t12/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 2.062ns (28.334%)  route 5.215ns (71.666%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 161.686 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.866     9.160    design_1_i/PWM_homing/inst/dc1/t12/q_reg_2
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t12/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.683   161.686    design_1_i/PWM_homing/inst/dc1/t12/clk
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t12/q_reg/C
                         clock pessimism              0.132   161.818    
                         clock uncertainty           -0.130   161.688    
    SLICE_X27Y123        FDRE (Setup_fdre_C_R)       -0.429   161.259    design_1_i/PWM_homing/inst/dc1/t12/q_reg
  -------------------------------------------------------------------
                         required time                        161.259    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                152.098    

Slack (MET) :             152.098ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t13/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 2.062ns (28.334%)  route 5.215ns (71.666%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 161.686 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.866     9.160    design_1_i/PWM_homing/inst/dc1/t13/q_reg_2
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t13/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.683   161.686    design_1_i/PWM_homing/inst/dc1/t13/clk
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t13/q_reg/C
                         clock pessimism              0.132   161.818    
                         clock uncertainty           -0.130   161.688    
    SLICE_X27Y123        FDRE (Setup_fdre_C_R)       -0.429   161.259    design_1_i/PWM_homing/inst/dc1/t13/q_reg
  -------------------------------------------------------------------
                         required time                        161.259    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                152.098    

Slack (MET) :             152.098ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t4/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 2.062ns (28.331%)  route 5.216ns (71.669%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 161.687 - 160.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.518     2.401 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.901     3.302    design_1_i/PWM_homing/inst/dc1/t31/q_reg_0[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.426 r  design_1_i/PWM_homing/inst/dc1/t31/q_i_26/O
                         net (fo=2, routed)           0.566     3.992    design_1_i/PWM_homing/inst/dc1/t28/q_reg_10
    SLICE_X30Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.116 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_15/O
                         net (fo=3, routed)           0.426     4.541    design_1_i/PWM_homing/inst/dc1/t27/q_reg_5
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.116     4.657 f  design_1_i/PWM_homing/inst/dc1/t27/q_i_27/O
                         net (fo=3, routed)           0.518     5.175    design_1_i/PWM_homing/inst/dc1/t24/q_reg_7
    SLICE_X31Y125        LUT5 (Prop_lut5_I2_O)        0.328     5.503 f  design_1_i/PWM_homing/inst/dc1/t24/q_i_22/O
                         net (fo=4, routed)           0.684     6.187    design_1_i/PWM_homing/inst/dc1/t24/q_reg_1
    SLICE_X30Y125        LUT5 (Prop_lut5_I0_O)        0.150     6.337 r  design_1_i/PWM_homing/inst/dc1/t24/q_i_14/O
                         net (fo=2, routed)           0.645     6.982    design_1_i/PWM_homing/inst/dc1/t21/q_reg_9
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.374     7.356 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_4/O
                         net (fo=1, routed)           0.611     7.967    design_1_i/PWM_homing/inst/dc1/t21/q_i_4_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I1_O)        0.328     8.295 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.867     9.161    design_1_i/PWM_homing/inst/dc1/t4/q_reg_1
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t4/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.684   161.687    design_1_i/PWM_homing/inst/dc1/t4/clk
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t4/q_reg/C
                         clock pessimism              0.132   161.819    
                         clock uncertainty           -0.130   161.689    
    SLICE_X27Y122        FDRE (Setup_fdre_C_R)       -0.429   161.260    design_1_i/PWM_homing/inst/dc1/t4/q_reg
  -------------------------------------------------------------------
                         required time                        161.260    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                152.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.579     0.581    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]/Q
                         net (fo=6, routed)           0.064     0.786    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg_n_0_[1]
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.831 r  design_1_i/pulse_gen_scurve/inst/ticker/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.831    design_1_i/pulse_gen_scurve/inst/ticker/counter[3]
    SLICE_X65Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.848     0.850    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]/C
                         clock pessimism             -0.256     0.594    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.092     0.686    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.579     0.581    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[3]/Q
                         net (fo=5, routed)           0.093     0.814    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg_n_0_[3]
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.859 r  design_1_i/pulse_gen_scurve/inst/ticker/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.859    design_1_i/pulse_gen_scurve/inst/ticker/counter[1]
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.848     0.850    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]/C
                         clock pessimism             -0.256     0.594    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.092     0.686    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t4/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.076%)  route 0.140ns (42.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.650     0.652    design_1_i/PWM_homing/inst/dc1/t2/clk
    SLICE_X28Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     0.793 r  design_1_i/PWM_homing/inst/dc1/t2/q_reg/Q
                         net (fo=10, routed)          0.140     0.933    design_1_i/PWM_homing/inst/dc1/t4/q_reg_2[1]
    SLICE_X27Y122        LUT4 (Prop_lut4_I3_O)        0.045     0.978 r  design_1_i/PWM_homing/inst/dc1/t4/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.978    design_1_i/PWM_homing/inst/dc1/t4/q_i_1__3_n_0
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.918     0.920    design_1_i/PWM_homing/inst/dc1/t4/clk
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t4/q_reg/C
                         clock pessimism             -0.238     0.682    
    SLICE_X27Y122        FDRE (Hold_fdre_C_D)         0.091     0.773    design_1_i/PWM_homing/inst/dc1/t4/q_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t5/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.791%)  route 0.136ns (42.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.648     0.650    design_1_i/PWM_homing/inst/dc1/t3/clk
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  design_1_i/PWM_homing/inst/dc1/t3/q_reg/Q
                         net (fo=12, routed)          0.136     0.927    design_1_i/PWM_homing/inst/dc1/t5/q_reg_4[2]
    SLICE_X31Y126        LUT5 (Prop_lut5_I4_O)        0.045     0.972 r  design_1_i/PWM_homing/inst/dc1/t5/q_i_1__4/O
                         net (fo=1, routed)           0.000     0.972    design_1_i/PWM_homing/inst/dc1/t5/q_i_1__4_n_0
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.917     0.919    design_1_i/PWM_homing/inst/dc1/t5/clk
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t5/q_reg/C
                         clock pessimism             -0.269     0.650    
    SLICE_X31Y126        FDRE (Hold_fdre_C_D)         0.092     0.742    design_1_i/PWM_homing/inst/dc1/t5/q_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.579     0.581    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[0]/Q
                         net (fo=7, routed)           0.153     0.875    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg_n_0_[0]
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  design_1_i/pulse_gen_scurve/inst/ticker/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/pulse_gen_scurve/inst/ticker/counter[5]
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.848     0.850    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]/C
                         clock pessimism             -0.256     0.594    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.092     0.686    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t32/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.541%)  route 0.131ns (38.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.650     0.652    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/Q
                         net (fo=8, routed)           0.131     0.947    design_1_i/PWM_homing/inst/dc1/t32/q_reg_4[4]
    SLICE_X29Y128        LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  design_1_i/PWM_homing/inst/dc1/t32/q_i_1/O
                         net (fo=1, routed)           0.000     0.992    design_1_i/PWM_homing/inst/dc1/t32/q_i_1_n_0
    SLICE_X29Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t32/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.920     0.922    design_1_i/PWM_homing/inst/dc1/t32/clk
    SLICE_X29Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t32/q_reg/C
                         clock pessimism             -0.256     0.666    
    SLICE_X29Y128        FDRE (Hold_fdre_C_D)         0.091     0.757    design_1_i/PWM_homing/inst/dc1/t32/q_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t7/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t8/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.185%)  route 0.170ns (47.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.647     0.649    design_1_i/PWM_homing/inst/dc1/t7/clk
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  design_1_i/PWM_homing/inst/dc1/t7/q_reg/Q
                         net (fo=12, routed)          0.170     0.961    design_1_i/PWM_homing/inst/dc1/t8/count[1]
    SLICE_X27Y123        LUT3 (Prop_lut3_I1_O)        0.045     1.006 r  design_1_i/PWM_homing/inst/dc1/t8/q_i_1__7/O
                         net (fo=1, routed)           0.000     1.006    design_1_i/PWM_homing/inst/dc1/t8/q_i_1__7_n_0
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t8/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.916     0.918    design_1_i/PWM_homing/inst/dc1/t8/clk
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t8/q_reg/C
                         clock pessimism             -0.258     0.660    
    SLICE_X27Y123        FDRE (Hold_fdre_C_D)         0.092     0.752    design_1_i/PWM_homing/inst/dc1/t8/q_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t18/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t20/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.493%)  route 0.198ns (51.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.645     0.647    design_1_i/PWM_homing/inst/dc1/t18/clk
    SLICE_X27Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t18/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y126        FDRE (Prop_fdre_C_Q)         0.141     0.788 r  design_1_i/PWM_homing/inst/dc1/t18/q_reg/Q
                         net (fo=12, routed)          0.198     0.986    design_1_i/PWM_homing/inst/dc1/t20/q_reg_3[1]
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.031 r  design_1_i/PWM_homing/inst/dc1/t20/q_i_1__19/O
                         net (fo=1, routed)           0.000     1.031    design_1_i/PWM_homing/inst/dc1/t20/q_i_1__19_n_0
    SLICE_X29Y125        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t20/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.916     0.918    design_1_i/PWM_homing/inst/dc1/t20/clk
    SLICE_X29Y125        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t20/q_reg/C
                         clock pessimism             -0.238     0.680    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.091     0.771    design_1_i/PWM_homing/inst/dc1/t20/q_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t29/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t29/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.753%)  route 0.173ns (45.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.650     0.652    design_1_i/PWM_homing/inst/dc1/t29/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t29/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y128        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  design_1_i/PWM_homing/inst/dc1/t29/q_reg/Q
                         net (fo=10, routed)          0.173     0.989    design_1_i/PWM_homing/inst/dc1/t29/q_reg_0[0]
    SLICE_X30Y128        LUT4 (Prop_lut4_I0_O)        0.045     1.034 r  design_1_i/PWM_homing/inst/dc1/t29/q_i_1__28/O
                         net (fo=1, routed)           0.000     1.034    design_1_i/PWM_homing/inst/dc1/t29/q_i_1__28_n_0
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t29/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.920     0.922    design_1_i/PWM_homing/inst/dc1/t29/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t29/q_reg/C
                         clock pessimism             -0.270     0.652    
    SLICE_X30Y128        FDRE (Hold_fdre_C_D)         0.121     0.773    design_1_i/PWM_homing/inst/dc1/t29/q_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.579     0.581    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[5]/Q
                         net (fo=5, routed)           0.166     0.887    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg_n_0_[5]
    SLICE_X64Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.932 r  design_1_i/pulse_gen_scurve/inst/ticker/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    design_1_i/pulse_gen_scurve/inst/ticker/counter[4]
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.848     0.850    design_1_i/pulse_gen_scurve/inst/ticker/sysclk
    SLICE_X64Y89         FDRE                                         r  design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[4]/C
                         clock pessimism             -0.269     0.581    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.091     0.672    design_1_i/pulse_gen_scurve/inst/ticker/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         160.000     158.751    PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X31Y128   design_1_i/PWM_homing/inst/dc1/t1/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X29Y123   design_1_i/PWM_homing/inst/dc1/t10/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X29Y123   design_1_i/PWM_homing/inst/dc1/t11/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X27Y123   design_1_i/PWM_homing/inst/dc1/t12/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X27Y123   design_1_i/PWM_homing/inst/dc1/t13/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X27Y124   design_1_i/PWM_homing/inst/dc1/t14/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X27Y124   design_1_i/PWM_homing/inst/dc1/t15/q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         160.000     159.000    SLICE_X26Y125   design_1_i/PWM_homing/inst/dc1/t16/q_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       160.000     0.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X31Y128   design_1_i/PWM_homing/inst/dc1/t1/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X28Y122   design_1_i/PWM_homing/inst/dc1/t2/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X29Y125   design_1_i/PWM_homing/inst/dc1/t20/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X28Y127   design_1_i/PWM_homing/inst/dc1/t23/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y127   design_1_i/PWM_homing/inst/dc1/t28/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y128   design_1_i/PWM_homing/inst/dc1/t29/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y128   design_1_i/PWM_homing/inst/dc1/t30/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y128   design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X29Y128   design_1_i/PWM_homing/inst/dc1/t32/q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X29Y123   design_1_i/PWM_homing/inst/dc1/t10/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X31Y128   design_1_i/PWM_homing/inst/dc1/t1/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X28Y122   design_1_i/PWM_homing/inst/dc1/t2/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X26Y127   design_1_i/PWM_homing/inst/dc1/t22/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X28Y127   design_1_i/PWM_homing/inst/dc1/t23/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X26Y128   design_1_i/PWM_homing/inst/dc1/t27/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y127   design_1_i/PWM_homing/inst/dc1/t28/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y128   design_1_i/PWM_homing/inst/dc1/t29/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y128   design_1_i/PWM_homing/inst/dc1/t30/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X30Y128   design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         80.000      79.500     SLICE_X29Y128   design_1_i/PWM_homing/inst/dc1/t32/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.748ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.159ns  (logic 0.456ns (39.342%)  route 0.703ns (60.658%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.703     1.159    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X55Y77         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                998.748    

Slack (MET) :             998.798ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.938ns  (logic 0.419ns (44.680%)  route 0.519ns (55.320%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.519     0.938    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X56Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)       -0.264   999.736    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                998.798    

Slack (MET) :             998.841ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.114%)  route 0.470ns (52.886%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.470     0.889    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)       -0.270   999.730    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                998.841    

Slack (MET) :             998.862ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.870    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                998.862    

Slack (MET) :             998.868ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.448%)  route 0.446ns (51.552%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.446     0.865    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y77         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.267   999.733    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                998.868    

Slack (MET) :             998.919ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.468%)  route 0.445ns (51.532%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.445     0.864    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X58Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.216   999.784    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                998.919    

Slack (MET) :             998.964ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.486%)  route 0.484ns (51.514%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.484     0.940    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y77         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                998.964    

Slack (MET) :             998.992ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.860%)  route 0.459ns (50.140%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.459     0.915    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X57Y79         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                998.992    

Slack (MET) :             999.005ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.669%)  route 0.444ns (49.331%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.444     0.900    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X57Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                999.005    

Slack (MET) :             999.008ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.740%)  route 0.443ns (49.260%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.443     0.899    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                999.008    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/supervisor/inst/freq_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 1.586ns (19.933%)  route 6.371ns (80.067%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.831     1.831    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -1.981 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.880     1.883    design_1_i/PWM_homing/inst/dc1/t1/clk
    SLICE_X31Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.419     2.302 r  design_1_i/PWM_homing/inst/dc1/t1/q_reg/Q
                         net (fo=11, routed)          1.434     3.736    design_1_i/PWM_homing/inst/dc1/t1/count[0]
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.299     4.035 f  design_1_i/PWM_homing/inst/dc1/t1/pulse_INST_0_i_28/O
                         net (fo=1, routed)           0.660     4.695    design_1_i/PWM_homing/inst/dc1/t6/q_reg_6
    SLICE_X27Y121        LUT6 (Prop_lut6_I2_O)        0.124     4.819 f  design_1_i/PWM_homing/inst/dc1/t6/pulse_INST_0_i_24/O
                         net (fo=1, routed)           0.422     5.241    design_1_i/PWM_homing/inst/dc1/t8/q_reg_5
    SLICE_X26Y121        LUT6 (Prop_lut6_I2_O)        0.124     5.365 f  design_1_i/PWM_homing/inst/dc1/t8/pulse_INST_0_i_22/O
                         net (fo=1, routed)           0.590     5.955    design_1_i/PWM_homing/inst/dc1/t11/q_reg_5
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124     6.079 r  design_1_i/PWM_homing/inst/dc1/t11/pulse_INST_0_i_15/O
                         net (fo=1, routed)           0.305     6.384    design_1_i/PWM_homing/inst/dc1/t15/q_reg_8
    SLICE_X26Y124        LUT6 (Prop_lut6_I2_O)        0.124     6.508 r  design_1_i/PWM_homing/inst/dc1/t15/pulse_INST_0_i_6/O
                         net (fo=1, routed)           0.340     6.849    design_1_i/PWM_homing/inst/dc1/t18/q_reg_5
    SLICE_X26Y125        LUT6 (Prop_lut6_I4_O)        0.124     6.973 f  design_1_i/PWM_homing/inst/dc1/t18/pulse_INST_0_i_2/O
                         net (fo=1, routed)           0.500     7.473    design_1_i/PWM_homing/inst/dc1/t21/q_reg_10
    SLICE_X27Y125        LUT5 (Prop_lut5_I1_O)        0.124     7.597 r  design_1_i/PWM_homing/inst/dc1/t21/pulse_INST_0/O
                         net (fo=1, routed)           2.119     9.716    design_1_i/supervisor/inst/homing_freq_pulse
    SLICE_X47Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.840 r  design_1_i/supervisor/inst/freq_pulse__0/O
                         net (fo=1, routed)           0.000     9.840    design_1_i/supervisor/inst/freq_pulse__0_n_0
    SLICE_X47Y83         FDRE                                         r  design_1_i/supervisor/inst/freq_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.471    12.650    design_1_i/supervisor/inst/clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/supervisor/inst/freq_pulse_reg/C
                         clock pessimism              0.000    12.650    
                         clock uncertainty           -0.313    12.337    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.029    12.366    design_1_i/supervisor/inst/freq_pulse_reg
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  2.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/PWM_homing/inst/dc1/t20/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/supervisor/inst/freq_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.231ns (17.268%)  route 1.107ns (82.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.602     0.602    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169    -0.568 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.647     0.649    design_1_i/PWM_homing/inst/dc1/t20/clk
    SLICE_X29Y125        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t20/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  design_1_i/PWM_homing/inst/dc1/t20/q_reg/Q
                         net (fo=9, routed)           0.268     1.059    design_1_i/PWM_homing/inst/dc1/t21/count[3]
    SLICE_X27Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.104 r  design_1_i/PWM_homing/inst/dc1/t21/pulse_INST_0/O
                         net (fo=1, routed)           0.838     1.942    design_1_i/supervisor/inst/homing_freq_pulse
    SLICE_X47Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.987 r  design_1_i/supervisor/inst/freq_pulse__0/O
                         net (fo=1, routed)           0.000     1.987    design_1_i/supervisor/inst/freq_pulse__0_n_0
    SLICE_X47Y83         FDRE                                         r  design_1_i/supervisor/inst/freq_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.817     1.183    design_1_i/supervisor/inst/clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/supervisor/inst/freq_pulse_reg/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.313     1.496    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.091     1.587    design_1_i/supervisor/inst/freq_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t2/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.255ns  (logic 2.585ns (35.633%)  route 4.670ns (64.367%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 161.691 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.968   160.427    design_1_i/PWM_homing/inst/dc1/t2/q_reg_2
    SLICE_X28Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t2/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.688   161.691    design_1_i/PWM_homing/inst/dc1/t2/clk
    SLICE_X28Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t2/q_reg/C
                         clock pessimism              0.000   161.691    
                         clock uncertainty           -0.313   161.378    
    SLICE_X28Y122        FDRE (Setup_fdre_C_R)       -0.429   160.949    design_1_i/PWM_homing/inst/dc1/t2/q_reg
  -------------------------------------------------------------------
                         required time                        160.949    
                         arrival time                        -160.428    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t27/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.120ns  (logic 2.585ns (36.307%)  route 4.535ns (63.693%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 161.689 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.834   160.293    design_1_i/PWM_homing/inst/dc1/t27/q_reg_3
    SLICE_X26Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t27/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.686   161.689    design_1_i/PWM_homing/inst/dc1/t27/clk
    SLICE_X26Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t27/q_reg/C
                         clock pessimism              0.000   161.689    
                         clock uncertainty           -0.313   161.376    
    SLICE_X26Y128        FDRE (Setup_fdre_C_R)       -0.524   160.852    design_1_i/PWM_homing/inst/dc1/t27/q_reg
  -------------------------------------------------------------------
                         required time                        160.852    
                         arrival time                        -160.293    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t22/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.113ns  (logic 2.585ns (36.343%)  route 4.528ns (63.657%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 161.687 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.827   160.286    design_1_i/PWM_homing/inst/dc1/t22/q_reg_1
    SLICE_X26Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t22/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.684   161.687    design_1_i/PWM_homing/inst/dc1/t22/clk
    SLICE_X26Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t22/q_reg/C
                         clock pessimism              0.000   161.687    
                         clock uncertainty           -0.313   161.374    
    SLICE_X26Y127        FDRE (Setup_fdre_C_R)       -0.524   160.850    design_1_i/PWM_homing/inst/dc1/t22/q_reg
  -------------------------------------------------------------------
                         required time                        160.850    
                         arrival time                        -160.286    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t10/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.203ns  (logic 2.585ns (35.889%)  route 4.618ns (64.111%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.917   160.376    design_1_i/PWM_homing/inst/dc1/t10/q_reg_2
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t10/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t10/clk
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t10/q_reg/C
                         clock pessimism              0.000   161.690    
                         clock uncertainty           -0.313   161.377    
    SLICE_X29Y123        FDRE (Setup_fdre_C_R)       -0.429   160.948    design_1_i/PWM_homing/inst/dc1/t10/q_reg
  -------------------------------------------------------------------
                         required time                        160.948    
                         arrival time                        -160.376    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t11/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.203ns  (logic 2.585ns (35.889%)  route 4.618ns (64.111%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.917   160.376    design_1_i/PWM_homing/inst/dc1/t11/q_reg_3
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t11/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t11/clk
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t11/q_reg/C
                         clock pessimism              0.000   161.690    
                         clock uncertainty           -0.313   161.377    
    SLICE_X29Y123        FDRE (Setup_fdre_C_R)       -0.429   160.948    design_1_i/PWM_homing/inst/dc1/t11/q_reg
  -------------------------------------------------------------------
                         required time                        160.948    
                         arrival time                        -160.376    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t9/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.203ns  (logic 2.585ns (35.889%)  route 4.618ns (64.111%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.917   160.376    design_1_i/PWM_homing/inst/dc1/t9/q_reg_2
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t9/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t9/clk
    SLICE_X29Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t9/q_reg/C
                         clock pessimism              0.000   161.690    
                         clock uncertainty           -0.313   161.377    
    SLICE_X29Y123        FDRE (Setup_fdre_C_R)       -0.429   160.948    design_1_i/PWM_homing/inst/dc1/t9/q_reg
  -------------------------------------------------------------------
                         required time                        160.948    
                         arrival time                        -160.376    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t6/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.160ns  (logic 2.585ns (36.103%)  route 4.575ns (63.897%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 161.690 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.874   160.333    design_1_i/PWM_homing/inst/dc1/t6/q_reg_4
    SLICE_X27Y120        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t6/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.687   161.690    design_1_i/PWM_homing/inst/dc1/t6/clk
    SLICE_X27Y120        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t6/q_reg/C
                         clock pessimism              0.000   161.690    
                         clock uncertainty           -0.313   161.377    
    SLICE_X27Y120        FDRE (Setup_fdre_C_R)       -0.429   160.948    design_1_i/PWM_homing/inst/dc1/t6/q_reg
  -------------------------------------------------------------------
                         required time                        160.948    
                         arrival time                        -160.333    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t12/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.152ns  (logic 2.585ns (36.144%)  route 4.567ns (63.856%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 161.686 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.866   160.325    design_1_i/PWM_homing/inst/dc1/t12/q_reg_2
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t12/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.683   161.686    design_1_i/PWM_homing/inst/dc1/t12/clk
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t12/q_reg/C
                         clock pessimism              0.000   161.686    
                         clock uncertainty           -0.313   161.373    
    SLICE_X27Y123        FDRE (Setup_fdre_C_R)       -0.429   160.944    design_1_i/PWM_homing/inst/dc1/t12/q_reg
  -------------------------------------------------------------------
                         required time                        160.944    
                         arrival time                        -160.325    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t13/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.152ns  (logic 2.585ns (36.144%)  route 4.567ns (63.856%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 161.686 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.866   160.325    design_1_i/PWM_homing/inst/dc1/t13/q_reg_2
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t13/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.683   161.686    design_1_i/PWM_homing/inst/dc1/t13/clk
    SLICE_X27Y123        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t13/q_reg/C
                         clock pessimism              0.000   161.686    
                         clock uncertainty           -0.313   161.373    
    SLICE_X27Y123        FDRE (Setup_fdre_C_R)       -0.429   160.944    design_1_i/PWM_homing/inst/dc1/t13/q_reg
  -------------------------------------------------------------------
                         required time                        160.944    
                         arrival time                        -160.325    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t4/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        7.153ns  (logic 2.585ns (36.139%)  route 4.568ns (63.861%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 161.687 - 160.000 ) 
    Source Clock Delay      (SCD):    3.173ns = ( 153.173 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.879   153.173    design_1_i/home_mgr/inst/clk
    SLICE_X28Y119        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456   153.629 f  design_1_i/home_mgr/inst/freq_reg[9]/Q
                         net (fo=6, routed)           0.971   154.600    design_1_i/PWM_homing/inst/f[9]
    SLICE_X28Y124        LUT1 (Prop_lut1_I0_O)        0.124   154.724 r  design_1_i/PWM_homing/inst/freset_carry__1_i_4/O
                         net (fo=1, routed)           0.000   154.724    design_1_i/PWM_homing/inst/less_91
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   155.256 r  design_1_i/PWM_homing/inst/freset_carry__1/CO[3]
                         net (fo=1, routed)           0.009   155.265    design_1_i/PWM_homing/inst/freset_carry__1_n_0
    SLICE_X28Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.379 r  design_1_i/PWM_homing/inst/freset_carry__2/CO[3]
                         net (fo=1, routed)           0.000   155.379    design_1_i/PWM_homing/inst/freset_carry__2_n_0
    SLICE_X28Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.493 r  design_1_i/PWM_homing/inst/freset_carry__3/CO[3]
                         net (fo=1, routed)           0.000   155.493    design_1_i/PWM_homing/inst/freset_carry__3_n_0
    SLICE_X28Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.715 r  design_1_i/PWM_homing/inst/freset_carry__4/O[0]
                         net (fo=1, routed)           0.647   156.362    design_1_i/PWM_homing/inst/dc1/t23/freset[0]
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.325   156.687 f  design_1_i/PWM_homing/inst/dc1/t23/q_i_51/O
                         net (fo=1, routed)           0.859   157.545    design_1_i/PWM_homing/inst/dc1/t12/q_reg_6
    SLICE_X29Y127        LUT4 (Prop_lut4_I2_O)        0.326   157.871 f  design_1_i/PWM_homing/inst/dc1/t12/q_i_32/O
                         net (fo=1, routed)           0.565   158.437    design_1_i/PWM_homing/inst/dc1/t28/q_reg_7
    SLICE_X31Y127        LUT6 (Prop_lut6_I3_O)        0.124   158.561 r  design_1_i/PWM_homing/inst/dc1/t28/q_i_19/O
                         net (fo=1, routed)           0.290   158.851    design_1_i/PWM_homing/inst/dc1/t23/q_reg_7
    SLICE_X31Y126        LUT6 (Prop_lut6_I3_O)        0.124   158.975 r  design_1_i/PWM_homing/inst/dc1/t23/q_i_7/O
                         net (fo=1, routed)           0.361   159.335    design_1_i/PWM_homing/inst/dc1/t21/q_reg_6
    SLICE_X30Y126        LUT6 (Prop_lut6_I4_O)        0.124   159.459 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.867   160.326    design_1_i/PWM_homing/inst/dc1/t4/q_reg_1
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t4/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   160.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.634   161.634    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442   158.192 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720   159.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   160.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.684   161.687    design_1_i/PWM_homing/inst/dc1/t4/clk
    SLICE_X27Y122        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t4/q_reg/C
                         clock pessimism              0.000   161.687    
                         clock uncertainty           -0.313   161.374    
    SLICE_X27Y122        FDRE (Setup_fdre_C_R)       -0.429   160.945    design_1_i/PWM_homing/inst/dc1/t4/q_reg
  -------------------------------------------------------------------
                         required time                        160.945    
                         arrival time                        -160.326    
  -------------------------------------------------------------------
                         slack                                  0.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t28/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.231ns (23.361%)  route 0.758ns (76.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.276     1.970    design_1_i/PWM_homing/inst/dc1/t28/q_reg_3
    SLICE_X30Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t28/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.919     0.921    design_1_i/PWM_homing/inst/dc1/t28/clk
    SLICE_X30Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t28/q_reg/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.313     1.234    
    SLICE_X30Y127        FDRE (Hold_fdre_C_R)         0.009     1.243    design_1_i/PWM_homing/inst/dc1/t28/q_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t29/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.231ns (23.098%)  route 0.769ns (76.902%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.288     1.981    design_1_i/PWM_homing/inst/dc1/t29/q_reg_2
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t29/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.920     0.922    design_1_i/PWM_homing/inst/dc1/t29/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t29/q_reg/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.313     1.235    
    SLICE_X30Y128        FDRE (Hold_fdre_C_R)         0.009     1.244    design_1_i/PWM_homing/inst/dc1/t29/q_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t30/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.231ns (23.098%)  route 0.769ns (76.902%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.288     1.981    design_1_i/PWM_homing/inst/dc1/t30/q_reg_1
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t30/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.920     0.922    design_1_i/PWM_homing/inst/dc1/t30/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t30/q_reg/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.313     1.235    
    SLICE_X30Y128        FDRE (Hold_fdre_C_R)         0.009     1.244    design_1_i/PWM_homing/inst/dc1/t30/q_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t31/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.231ns (23.098%)  route 0.769ns (76.902%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.288     1.981    design_1_i/PWM_homing/inst/dc1/t31/q_reg_2
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.920     0.922    design_1_i/PWM_homing/inst/dc1/t31/clk
    SLICE_X30Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t31/q_reg/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.313     1.235    
    SLICE_X30Y128        FDRE (Hold_fdre_C_R)         0.009     1.244    design_1_i/PWM_homing/inst/dc1/t31/q_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t24/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.231ns (22.913%)  route 0.777ns (77.087%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.296     1.989    design_1_i/PWM_homing/inst/dc1/t24/q_reg_4
    SLICE_X30Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t24/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.917     0.919    design_1_i/PWM_homing/inst/dc1/t24/clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t24/q_reg/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.313     1.232    
    SLICE_X30Y126        FDRE (Hold_fdre_C_R)         0.009     1.241    design_1_i/PWM_homing/inst/dc1/t24/q_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t26/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.231ns (22.913%)  route 0.777ns (77.087%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.296     1.989    design_1_i/PWM_homing/inst/dc1/t26/q_reg_2
    SLICE_X30Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t26/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.917     0.919    design_1_i/PWM_homing/inst/dc1/t26/clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t26/q_reg/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.313     1.232    
    SLICE_X30Y126        FDRE (Hold_fdre_C_R)         0.009     1.241    design_1_i/PWM_homing/inst/dc1/t26/q_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t1/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.231ns (23.098%)  route 0.769ns (76.902%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.288     1.981    design_1_i/PWM_homing/inst/dc1/t1/q_reg_3
    SLICE_X31Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t1/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.920     0.922    design_1_i/PWM_homing/inst/dc1/t1/clk
    SLICE_X31Y128        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t1/q_reg/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.313     1.235    
    SLICE_X31Y128        FDRE (Hold_fdre_C_R)        -0.018     1.217    design_1_i/PWM_homing/inst/dc1/t1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t3/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.231ns (22.913%)  route 0.777ns (77.087%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.296     1.989    design_1_i/PWM_homing/inst/dc1/t3/q_reg_1
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t3/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.917     0.919    design_1_i/PWM_homing/inst/dc1/t3/clk
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t3/q_reg/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.313     1.232    
    SLICE_X31Y126        FDRE (Hold_fdre_C_R)        -0.018     1.214    design_1_i/PWM_homing/inst/dc1/t3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t5/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.231ns (22.913%)  route 0.777ns (77.087%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.296     1.989    design_1_i/PWM_homing/inst/dc1/t5/q_reg_3
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t5/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.917     0.919    design_1_i/PWM_homing/inst/dc1/t5/clk
    SLICE_X31Y126        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t5/q_reg/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.313     1.232    
    SLICE_X31Y126        FDRE (Hold_fdre_C_R)        -0.018     1.214    design_1_i/PWM_homing/inst/dc1/t5/q_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/home_mgr/inst/freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_homing/inst/dc1/t23/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.231ns (22.811%)  route 0.782ns (77.189%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.645     0.981    design_1_i/home_mgr/inst/clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/home_mgr/inst/freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     1.122 f  design_1_i/home_mgr/inst/freq_reg[20]/Q
                         net (fo=6, routed)           0.341     1.463    design_1_i/PWM_homing/inst/dc1/t21/f[1]
    SLICE_X30Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/PWM_homing/inst/dc1/t21/q_i_5/O
                         net (fo=1, routed)           0.141     1.649    design_1_i/PWM_homing/inst/dc1/t21/q_i_5_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.694 r  design_1_i/PWM_homing/inst/dc1/t21/q_i_1__1/O
                         net (fo=32, routed)          0.300     1.994    design_1_i/PWM_homing/inst/dc1/t23/q_reg_3
    SLICE_X28Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t23/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.869     0.869    design_1_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488    -0.619 r  design_1_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.919     0.921    design_1_i/PWM_homing/inst/dc1/t23/clk
    SLICE_X28Y127        FDRE                                         r  design_1_i/PWM_homing/inst/dc1/t23/q_reg/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.313     1.234    
    SLICE_X28Y127        FDRE (Hold_fdre_C_R)        -0.018     1.216    design_1_i/PWM_homing/inst/dc1/t23/q_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.607%)  route 1.757ns (79.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.757     5.148    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.454    12.633    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X52Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.746%)  route 1.742ns (79.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.742     5.133    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y76         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.451    12.630    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y76         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X52Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.200    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.456ns (20.746%)  route 1.742ns (79.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.641     2.935    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.456     3.391 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          1.742     5.133    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y76         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       1.451    12.630    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y76         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X52Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.200    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  7.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.728%)  route 0.254ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.254     1.279    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y81         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.811     1.177    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y81         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.728%)  route 0.254ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.254     1.279    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X52Y81         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.811     1.177    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y81         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.650%)  route 0.179ns (58.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.550     0.886    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.179     1.193    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y82         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.816     1.182    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X49Y82         FDCE (Remov_fdce_C_CLR)     -0.146     0.772    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.650%)  route 0.179ns (58.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.550     0.886    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.179     1.193    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y82         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.816     1.182    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X49Y82         FDCE (Remov_fdce_C_CLR)     -0.146     0.772    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.650%)  route 0.179ns (58.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.550     0.886    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.179     1.193    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y82         FDPE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.816     1.182    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X49Y82         FDPE (Remov_fdpe_C_PRE)     -0.149     0.769    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.379%)  route 0.269ns (65.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.269     1.295    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X47Y79         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.813     1.179    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y79         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2/C
                         clock pessimism             -0.264     0.915    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.311%)  route 0.282ns (66.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.282     1.308    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X48Y78         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.812     1.178    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y78         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2/C
                         clock pessimism             -0.283     0.895    
    SLICE_X48Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.767%)  route 0.349ns (71.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.349     1.375    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X49Y77         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.811     1.177    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y77         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.283     0.894    
    SLICE_X49Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.802    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.767%)  route 0.349ns (71.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.349     1.375    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X49Y77         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.811     1.177    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y77         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep/C
                         clock pessimism             -0.283     0.894    
    SLICE_X49Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.802    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.767%)  route 0.349ns (71.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.549     0.885    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y82         FDPE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.026 f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=70, routed)          0.349     1.375    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
    SLICE_X49Y77         FDCE                                         f  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13155, routed)       0.811     1.177    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y77         FDCE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1/C
                         clock pessimism             -0.283     0.894    
    SLICE_X49Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.802    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.506ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.506ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.228ns  (logic 0.478ns (38.918%)  route 0.750ns (61.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.750     1.228    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y75         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  8.506    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.515     0.993    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y74         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.680%)  route 0.498ns (54.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.498     0.917    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X56Y81         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.785%)  route 0.589ns (53.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.589     1.107    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y78         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y78         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.518ns (49.303%)  route 0.533ns (50.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.533     1.051    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X55Y75         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.879%)  route 0.480ns (48.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.480     0.998    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y75         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.956ns  (logic 0.456ns (47.711%)  route 0.500ns (52.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.500     0.956    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X56Y82         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.861%)  route 0.497ns (52.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.497     0.953    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X56Y82         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.773ns  (logic 0.478ns (61.823%)  route 0.295ns (38.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.295     0.773    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y75         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.748ns  (logic 0.419ns (55.990%)  route 0.329ns (44.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82                                      0.000     0.000 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.329     0.748    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X56Y81         FDRE                                         r  design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/fifo_generator_scurve/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  8.982    





