,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example,user_proj_example,user_proj_example,flow completed,0h19m46s0ms,0h7m8s0ms,11530.24,1.5625,5765.12,5.03,5632.84,9008,0,0,0,0,0,0,0,8,0,0,-1,667305,94704,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,573707760.0,0.0,16.12,13.63,2.34,1.78,-1,26256,40823,13940,28427,0,0,0,12777,296,233,443,508,1927,1444,162,2887,415,797,25,902,21744,0,22646,100.0,10.0,10,AREA 0,5,50,1,153.6,153.18,0.15,0.3,sky130_fd_sc_hd,4,4
