//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 28 03:57:26 2011 (1311814646)
// Driver 280.13
//

.version 2.4
.target sm_10, texmode_independent
.address_size 32


.entry VectorAdd(
	.param .u32 .ptr .global .align 4 VectorAdd_param_0,
	.param .u32 .ptr .global .align 4 VectorAdd_param_1,
	.param .u32 .ptr .global .align 4 VectorAdd_param_2
)
{
	.reg .f32 	%f<4>;
	.reg .pred 	%p<2>;
	.reg .s32 	%r<17>;


	// inline asm
	mov.u32 	%r5, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r6, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r7, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r8, %tid.x;
	// inline asm
	add.s32 	%r9, %r8, %r5;
	mad.lo.s32 	%r4, %r7, %r6, %r9;
	setp.gt.u32 	%p1, %r4, 1024;
	@%p1 bra 	BB0_2;

	shl.b32 	%r10, %r4, 2;
	ld.param.u32 	%r15, [VectorAdd_param_1];
	add.s32 	%r11, %r15, %r10;
	ld.global.f32 	%f1, [%r11];
	ld.param.u32 	%r14, [VectorAdd_param_2];
	add.s32 	%r12, %r14, %r10;
	ld.global.f32 	%f2, [%r12];
	add.f32 	%f3, %f1, %f2;
	ld.param.u32 	%r16, [VectorAdd_param_0];
	add.s32 	%r13, %r16, %r10;
	st.global.f32 	[%r13], %f3;

BB0_2:
	ret;
}


