// Seed: 486942119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  assign module_1.id_3 = 0;
  logic [1 : -1] id_5;
  ;
  wire id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = id_6;
  logic id_7;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd37,
    parameter id_4 = 32'd40,
    parameter id_6 = 32'd54
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  inout uwire id_2;
  output wire _id_1;
  wire [id_4 : 1] id_5;
  assign id_2 = 1;
  wire [id_1 : 1] _id_6;
  logic id_7;
  wire [id_6  ==  -1 'b0 : id_6] id_8;
  parameter id_9 = -1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_3
  );
endmodule
