<module name="CTRL_MODULE_WKUP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CONTROL_WKUP_REVISION" acronym="CONTROL_WKUP_REVISION" offset="0x0" width="32" description="Control module revision identifier Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="REVISON" width="32" begin="31" end="0" resetval="TI Internal data" description="IP Revision . ." range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_HWINFO" acronym="CONTROL_WKUP_HWINFO" offset="0x4" width="32" description="Information about the IP module hardware configuration i.e. typically the module HDL generics (if any). Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="IP_HWINFO" width="32" begin="31" end="0" resetval="0x0000 0000" description="IP-module dependent" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_SYSCONFIG" acronym="CONTROL_WKUP_SYSCONFIG" offset="0x10" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IP_SYSCONFIG_IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="RESERVED (not used)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_PROT_CTRL" acronym="CONTROL_WKUP_PROT_CTRL" offset="0x100" width="32" description="Control Register. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="CTRLWRDISABLE" width="1" begin="31" end="31" resetval="0" description="Control Register write disable control." range="" rwaccess="RW Woco">
      <bitenum value="0" id="wr_allowed" token="CTRLWRDISABLE_0" description="Write in the Control Register is allowed"/>
      <bitenum value="1" id="wr_forbidden" token="CTRLWRDISABLE_1" description="Write in the Control Register is forbidden"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODEMDISABLE" width="1" begin="15" end="15" resetval="0" description="Modem enable/disable. When modem functionality has been disabled it is not possible to enable it again without a power-on-reset." range="" rwaccess="RW Woco">
      <bitenum value="0" id="modem_enabled" token="MODEMDISABLE_0" description="Modem is enabled"/>
      <bitenum value="1" id="modem_disabled" token="MODEMDISABLE_1" description="Modem is disabled (forced under reset)"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x00E" description="" range="" rwaccess="R"/>
    <bitfield id="OBSERVABILITYDISABLE" width="1" begin="5" end="5" resetval="0" description="Control the Observability feature" range="" rwaccess="RW Woco">
      <bitenum value="0" id="enabled" token="OBSERVABILITYDISABLE_0" description="Observability is enabled."/>
      <bitenum value="1" id="disabled" token="OBSERVABILITYDISABLE_1" description="Observability is disabled. If pads are configured for the hardware debug, outputs are tied to low"/>
    </bitfield>
    <bitfield id="EMIF_CONFIG_RO_EN" width="1" begin="4" end="4" resetval="0" description="Access mode for registers: CONTROL_PROT_EMIF1_SDRAM_CONFIG, CONTROL_PROT_EMIF2_SDRAM_CONFIG, CONTROL_PROT_EMIF1_LPDDR2_NVM_CONFIG, CONTROL_PROT_EMIF2_LPDDR2_NVM_CONFIG2" range="" rwaccess="RW Woco">
      <bitenum value="0" id="rw" token="EMIF_CONFIG_RO_EN_0" description="These registers are R/W"/>
      <bitenum value="1" id="ro" token="EMIF_CONFIG_RO_EN_1" description="These registers are RO"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_OCPREG_SPARE" acronym="CONTROL_WKUP_OCPREG_SPARE" offset="0x10C" width="32" description="OCP Spare Register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="OCPREG_SPARE31" width="1" begin="31" end="31" resetval="0" description="OCP spare register 31" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE30" width="1" begin="30" end="30" resetval="0" description="OCP spare register 30" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE29" width="1" begin="29" end="29" resetval="0" description="OCP spare register 29" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE28" width="1" begin="28" end="28" resetval="0" description="OCP spare register 28" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE27" width="1" begin="27" end="27" resetval="0" description="OCP spare register 27" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE26" width="1" begin="26" end="26" resetval="0" description="OCP spare register 26" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE25" width="1" begin="25" end="25" resetval="0" description="OCP spare register 25" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE24" width="1" begin="24" end="24" resetval="0" description="OCP spare register 24" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE23" width="1" begin="23" end="23" resetval="0" description="OCP spare register 23" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE22" width="1" begin="22" end="22" resetval="0" description="OCP spare register 22" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE21" width="1" begin="21" end="21" resetval="0" description="OCP spare register 21" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE20" width="1" begin="20" end="20" resetval="0" description="OCP spare register 20" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE19" width="1" begin="19" end="19" resetval="0" description="OCP spare register 19" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE18" width="1" begin="18" end="18" resetval="0" description="OCP spare register 18" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE17" width="1" begin="17" end="17" resetval="0" description="OCP spare register 17" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE16" width="1" begin="16" end="16" resetval="0" description="OCP spare register 16" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE15" width="1" begin="15" end="15" resetval="0" description="OCP spare register 15" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE14" width="1" begin="14" end="14" resetval="0" description="OCP spare register 14" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE13" width="1" begin="13" end="13" resetval="0" description="OCP spare register 13" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE12" width="1" begin="12" end="12" resetval="0" description="OCP spare register 12" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE11" width="1" begin="11" end="11" resetval="0" description="OCP spare register 11" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE10" width="1" begin="10" end="10" resetval="0" description="OCP spare register 10" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE9" width="1" begin="9" end="9" resetval="0" description="OCP spare register 9" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE8" width="1" begin="8" end="8" resetval="0" description="OCP spare register 8" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE7" width="1" begin="7" end="7" resetval="0" description="OCP spare register 7" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE6" width="1" begin="6" end="6" resetval="0" description="OCP spare register 6" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE5" width="1" begin="5" end="5" resetval="0" description="OCP spare register 5" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE4" width="1" begin="4" end="4" resetval="0" description="OCP spare register 4" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE3" width="1" begin="3" end="3" resetval="0" description="OCP spare register 3" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE2" width="1" begin="2" end="2" resetval="0" description="OCP spare register 2" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE1" width="1" begin="1" end="1" resetval="0" description="OCP spare register 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_PROT_EMIF1_SDRAM_CONFIG" acronym="CONTROL_PROT_EMIF1_SDRAM_CONFIG" offset="0x110" width="32" description="EMIF1 SDRAM configuration protection register. Values are exported to EMIF_SDRAM_CONFIG register at POR. For bit field descriptions see EMIF_SDRAM_CONFIG register in, EMIF Controller, in , Memory Subsystem.. Access conditions. Read: unrestricted, Write: If EMIF_CONFIG_RO_EN = 0 (default)">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DDR_TERM" width="3" begin="26" end="24" resetval="0x0" description="DDR3 termination resistor value." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DDR2_DDQS" width="1" begin="23" end="23" resetval="1" description="Not used." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DYN_ODT" width="2" begin="22" end="21" resetval="0x0" description="DDR3 Dynamic ODT." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0" description="Disable DLL select." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DRIVE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM drive strength." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_CWL" width="2" begin="17" end="16" resetval="0x1" description="DDR3 CAS Write latency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_CL" width="4" begin="13" end="10" resetval="0x3" description="CAS Latency." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_ROWSIZE" width="3" begin="9" end="7" resetval="0x0" description="Row Size." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_IBANK" width="3" begin="6" end="4" resetval="0x3" description="Internal Bank setup." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_EBANK" width="1" begin="3" end="3" resetval="0" description="External chip select setup." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_PAGESIZE" width="3" begin="2" end="0" resetval="0x1" description="Page Size." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_PROT_EMIF1_LPDDR2_NVM_CONFIG" acronym="CONTROL_PROT_EMIF1_LPDDR2_NVM_CONFIG" offset="0x114" width="32" description="EMIF1 configuration protection register. Values are exported to EMIF_SDRAM_CONFIG_2 register at POR. For bit field descriptions see EMIF_SDRAM_CONFIG_2 register in, EMIF Controller, in , Memory Subsystem. Access conditions. Read: unrestricted, Write: If EMIF_CONFIG_RO_EN = 0 (default)">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_CS1NVMEN" width="1" begin="30" end="30" resetval="0" description="CS1 LPDDR2-NVM enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_EBANK_POS" width="1" begin="27" end="27" resetval="0" description="External bank position. Set to 0 to assign external bank address bits from OCP address. Set to 1 to assign external bank address bits to the most significant bit of the OCP address. This field is not implemented in the design and is resertved fiel for the future use." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="26" end="6" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_RDBNUM" width="2" begin="5" end="4" resetval="0x1" description="Row Buffer setup." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_RDBSIZE" width="3" begin="2" end="0" resetval="0x0" description="Row Data Buffer Size." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_PROT_EMIF2_SDRAM_CONFIG" acronym="CONTROL_PROT_EMIF2_SDRAM_CONFIG" offset="0x118" width="32" description="EMIF2 SDRAM configuration protection register. Values are exported to EMIF_SDRAM_CONFIG register at POR. For bit field descriptions see EMIF_SDRAM_CONFIG register in, EMIF Controller, in , Memory Subsystem. Access conditions. Read: unrestricted, Write: EMIF_CONFIG_RO_EN = 0 (default)">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DDR_TERM" width="3" begin="26" end="24" resetval="0x0" description="DDR3 termination resistor value." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DDR2_DDQS" width="1" begin="23" end="23" resetval="1" description="Not used." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DYN_ODT" width="2" begin="22" end="21" resetval="0x0" description="DDR3 Dynamic ODT." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0" description="Disable DLL select." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DRIVE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM drive strength." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_CWL" width="2" begin="17" end="16" resetval="0x1" description="DDR3 CAS Write latency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_CL" width="4" begin="13" end="10" resetval="0x3" description="CAS Latency." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_ROWSIZE" width="3" begin="9" end="7" resetval="0x0" description="Row Size." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_IBANK" width="3" begin="6" end="4" resetval="0x3" description="Internal Bank setup." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_EBANK" width="1" begin="3" end="3" resetval="0" description="External chip select setup." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_PAGESIZE" width="3" begin="2" end="0" resetval="0x1" description="Page Size." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_PROT_EMIF2_LPDDR2_NVM_CONFIG2" acronym="CONTROL_PROT_EMIF2_LPDDR2_NVM_CONFIG2" offset="0x11C" width="32" description="EMIF2 configuration protection register. Values are exported to EMIF_SDRAM_CONFIG_2 register at POR. For bit field descriptions see EMIF_SDRAM_CONFIG_2 register in, EMIF Controller, in , Memory Subsystem. Access conditions. Read: unrestricted, Write: EMIF_CONFIG_RO_EN = 0 (default)">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_CS1NVMEN" width="1" begin="30" end="30" resetval="0" description="CS1 LPDDR2-NVM enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_EBANK_POS" width="1" begin="27" end="27" resetval="0" description="External bank position. Set to 0 to assign external bank address bits from OCP address. Set to 1 to assign external bank address bits to the most significant bit of the OCP address. This field is not implemented in the design and is resertved fiel for the future use." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="26" end="6" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_RDBNUM" width="2" begin="5" end="4" resetval="0x1" description="Row Buffer setup." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_RDBSIZE" width="3" begin="2" end="0" resetval="0x0" description="Row Data Buffer Size." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_STD_FUSE_USB_CONF" acronym="CONTROL_STD_FUSE_USB_CONF" offset="0x138" width="32" description="Standard Fuse conf [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="USB_PROD_ID" width="16" begin="31" end="16" resetval="0x0000" description="USB Product Identification" range="" rwaccess="R"/>
    <bitfield id="USB_VENDOR_ID" width="16" begin="15" end="0" resetval="0x0000" description="USB Vendor Identification" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_STD_FUSE_CONF" acronym="CONTROL_STD_FUSE_CONF" offset="0x13C" width="32" description="Standard Fuse conf [63:32]. Register shows part of the chip eFuse configuration. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read Only.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_EMIF2_INITREF_DEF_DIS" width="1" begin="21" end="21" resetval="0x-" description="EMIF2 disable EMIF DDR refresh and init sequence" range="" rwaccess="R">
      <bitenum value="1" id="disabled" token="STD_FUSE_EMIF2_INITREF_DEF_DIS_1_r" description="refresh and init sequence are disabled"/>
      <bitenum value="0" id="enabled" token="STD_FUSE_EMIF2_INITREF_DEF_DIS_0_r" description="refresh and init sequence are enabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_EMIF2_DDR3_LPDDR2N" width="1" begin="20" end="20" resetval="0x-" description="EMIF2 DDR3 or LPDDR2" range="" rwaccess="R">
      <bitenum value="1" id="ddr3" token="STD_FUSE_EMIF2_DDR3_LPDDR2N_1_r" description="DDR3 configured"/>
      <bitenum value="0" id="lpddr2" token="STD_FUSE_EMIF2_DDR3_LPDDR2N_0_r" description="LPDDR2 configured"/>
    </bitfield>
    <bitfield id="STD_FUSE_EMIF1_INITREF_DEF_DIS" width="1" begin="19" end="19" resetval="0x-" description="EMIF1 disable EMIF DDR refresh and init sequence" range="" rwaccess="R">
      <bitenum value="1" id="disabled" token="STD_FUSE_EMIF1_INITREF_DEF_DIS_1_r" description="refresh and init sequence are disabled"/>
      <bitenum value="0" id="enabled" token="STD_FUSE_EMIF1_INITREF_DEF_DIS_0_r" description="refresh and init sequence are enabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_EMIF1_DDR3_LPDDR2N" width="1" begin="18" end="18" resetval="0x-" description="EMIF1 DDR3 or LPDDR2" range="" rwaccess="R">
      <bitenum value="1" id="ddr3" token="STD_FUSE_EMIF1_DDR3_LPDDR2N_1_r" description="DDR3 configured"/>
      <bitenum value="0" id="lpddr2" token="STD_FUSE_EMIF1_DDR3_LPDDR2N_0_r" description="LPDDR2 configured"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_HDCP_ENABLE" width="1" begin="16" end="16" resetval="0x-" description="Enable HDCP" range="" rwaccess="R">
      <bitenum value="1" id="disabled" token="STD_FUSE_HDCP_ENABLE_1_r" description="HDCP is disabled"/>
      <bitenum value="0" id="enabled" token="STD_FUSE_HDCP_ENABLE_0_r" description="HDCP is enabled"/>
    </bitfield>
    <bitfield id="STD_TEXTURE_COMPRESSION_ENABLE" width="1" begin="15" end="15" resetval="0x-" description="Disable texture compression(note: this bit is inverted compared to its eFuse)" range="" rwaccess="R">
      <bitenum value="1" id="enabled" token="STD_TEXTURE_COMPRESSION_ENABLE_1_r" description="texture compression is enabled"/>
      <bitenum value="0" id="disabled" token="STD_TEXTURE_COMPRESSION_ENABLE_0_r" description="texture compression is disabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_FACE_DETECT_DISABLE" width="1" begin="14" end="14" resetval="0x-" description="Disable face detect" range="" rwaccess="R">
      <bitenum value="1" id="disabled" token="STD_FUSE_FACE_DETECT_DISABLE_1_r" description="face detect is disabled"/>
      <bitenum value="0" id="enabled" token="STD_FUSE_FACE_DETECT_DISABLE_0_r" description="face detect is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_CH_SPEEDUP_DISABLE" width="1" begin="12" end="12" resetval="0x-" description="ROM code settings for configuration header block. Only SW access." range="" rwaccess="R">
      <bitenum value="1" id="disabled" token="STD_FUSE_CH_SPEEDUP_DISABLE_1_r" description="CH is disabled"/>
      <bitenum value="0" id="enabled" token="STD_FUSE_CH_SPEEDUP_DISABLE_0_r" description="CH is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_ISS_EFUSE1_EN" width="1" begin="8" end="8" resetval="0x-" description="Enable implementation specific features." range="" rwaccess="R">
      <bitenum value="1" id="enabled" token="STD_FUSE_ISS_EFUSE1_EN_1_r" description="specific features are enabled"/>
      <bitenum value="0" id="disabled" token="STD_FUSE_ISS_EFUSE1_EN_0_r" description="specific features are disabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE2_EN" width="1" begin="7" end="7" resetval="0x-" description="Enable implementation specific features." range="" rwaccess="R">
      <bitenum value="1" id="enabled" token="STD_FUSE_ISS_EFUSE2_EN_1_r" description="specific features are enabled"/>
      <bitenum value="0" id="disabled" token="STD_FUSE_ISS_EFUSE2_EN_0_r" description="specific features are disabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE3_EN" width="1" begin="6" end="6" resetval="0x-" description="Enable implementation specific features." range="" rwaccess="R">
      <bitenum value="1" id="enabled" token="STD_FUSE_ISS_EFUSE3_EN_1_r" description="specific features are enabled"/>
      <bitenum value="0" id="disabled" token="STD_FUSE_ISS_EFUSE3_EN_0_r" description="specific features are disabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_ISS_EFUSE4_EN" width="1" begin="5" end="5" resetval="0x-" description="Enable implementation specific features." range="" rwaccess="R">
      <bitenum value="1" id="enabled" token="STD_FUSE_ISS_EFUSE4_EN_1_r" description="specific features are enabled"/>
      <bitenum value="0" id="disabled" token="STD_FUSE_ISS_EFUSE4_EN_0_r" description="specific features are disabled"/>
    </bitfield>
    <bitfield id="STD_FUSE_SGX540_3D_CLOCK_SOURCE" width="1" begin="4" end="4" resetval="0x-" description="Functional clock selection for the 3D accelerator engine" range="" rwaccess="R">
      <bitenum value="0" id="fully_enabled" token="STD_FUSE_SGX540_3D_CLOCK_SOURCE_0_r" description="GPU is fully enabled (DPLL_CORE/PER)"/>
      <bitenum value="1" id="partially_enabled" token="STD_FUSE_SGX540_3D_CLOCK_SOURCE_1_r" description="GPU is partially enabled (DPLL_PER/8 max)"/>
    </bitfield>
    <bitfield id="STD_FUSE_SGX540_3D_DISABLE" width="1" begin="3" end="3" resetval="0x-" description="Disable the 3D accelerator engine" range="" rwaccess="R">
      <bitenum value="1" id="disabled" token="STD_FUSE_SGX540_3D_DISABLE_1_r" description="SGX is disabled"/>
      <bitenum value="0" id="enabled" token="STD_FUSE_SGX540_3D_DISABLE_0_r" description="SGX is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EMIF1_SDRAM_CONFIG_EXT" acronym="CONTROL_EMIF1_SDRAM_CONFIG_EXT" offset="0x144" width="32" description="PHY register for EMIF1 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF1_REG_PHY_NUM_OF_SAMPLES" width="2" begin="15" end="14" resetval="0x2" description="Controls the number of DQ samples required for read leveling. The recommended setting for full leveling is 0x3 (128 samples) and for incremental leveling is 0x0 (4 samples)." range="" rwaccess="RW">
      <bitenum value="0" id="4_samples" token="EMIF1_REG_PHY_NUM_OF_SAMPLES_0" description="4 samples."/>
      <bitenum value="1" id="8_samples" token="EMIF1_REG_PHY_NUM_OF_SAMPLES_1" description="8 samples."/>
      <bitenum value="2" id="16_samples" token="EMIF1_REG_PHY_NUM_OF_SAMPLES_2" description="16 samples."/>
      <bitenum value="3" id="128_samples" token="EMIF1_REG_PHY_NUM_OF_SAMPLES_3" description="128 samples."/>
    </bitfield>
    <bitfield id="EMIF1_REG_PHY_SEL_LOGIC" width="1" begin="13" end="13" resetval="0" description="Selects an algorithm for read leveling. The use of algorithm 1 (set by default) is recommended." range="" rwaccess="RW">
      <bitenum value="0" id="algorithm_1" token="EMIF1_REG_PHY_SEL_LOGIC_0" description="Algorithm 1 is used."/>
      <bitenum value="1" id="algorithm_2" token="EMIF1_REG_PHY_SEL_LOGIC_1" description="Algorithm 2 is used."/>
    </bitfield>
    <bitfield id="EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP" width="1" begin="12" end="12" resetval="0" description="Analysis method of DQ bits during read leveling." range="" rwaccess="RW">
      <bitenum value="0" id="if_one_DQ_bit_response" token="EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_0" description="if the DRAM provides a read response on only one DQ bit. This is the default setting and works with all memory types (memories send responses on all DQ bits or on a single DQ bit)."/>
      <bitenum value="1" id="if_all_DQ_bits_response" token="EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_1" description="if the DRAM provides a read response on all DQ bits."/>
    </bitfield>
    <bitfield id="EMIF1_REG_PHY_OUTPUT_STATUS_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Selects the status to be observed on the outputs of the DDR PHYs throughCONTROL_EMIF1_SDRAM_CONFIG_EXT_1 register." range="" rwaccess="RW">
      <bitenum value="0" id="rdlvl_start_ratio[7:0]" token="EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_0" description="selects phy_reg_rdlvl_start_ratio[7:0]"/>
      <bitenum value="1" id="rdlvl_start_ratio[15:8]" token="EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_1" description="selects phy_reg_rdlvl_start_ratio[15:8]"/>
      <bitenum value="2" id="rdlvl_end_ratio[7:0]" token="EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_2" description="selects phy_reg_rdlvl_end_ratio[7:0]"/>
      <bitenum value="3" id="rdlvl_end_ratio[15:8]" token="EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_3" description="selects phy_reg_rdlvl_end_ratio[15:8]"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_DISABLE_RESET" width="1" begin="7" end="7" resetval="0" description="ddr3ch1_nreset signal disable. Keep this bit set to 0x1 during normal operations and to 0x0 at boot time and when a memory reset is necessary." range="" rwaccess="RW">
      <bitenum value="0" id="enable_DDR3_nreset" token="EMIF1_SDRAM_DISABLE_RESET_0" description="ddr3ch1_nreset is enabled. It can be asserted by EMIF."/>
      <bitenum value="1" id="disable_DDR3_nreset" token="EMIF1_SDRAM_DISABLE_RESET_1" description="ddr3ch1_nreset is disabled. It is forbidden to EMIF to assert it."/>
    </bitfield>
    <bitfield id="EMIF1_PHY_RD_LOCAL_ODT" width="2" begin="6" end="5" resetval="0x0" description="Control of ODT (on &#8211; die termination) settings for the device DDR I/Os. ODT is enabled only during read operations when termination is required." range="" rwaccess="RW">
      <bitenum value="0" id="disable_ODT" token="EMIF1_PHY_RD_LOCAL_ODT_0" description="ODT disabled."/>
      <bitenum value="1" id="ODT_60_Ohms" token="EMIF1_PHY_RD_LOCAL_ODT_1" description="60 Ohms."/>
      <bitenum value="2" id="ODT_80_Ohms" token="EMIF1_PHY_RD_LOCAL_ODT_2" description="80 Ohms."/>
      <bitenum value="3" id="ODT_120_Ohms" token="EMIF1_PHY_RD_LOCAL_ODT_3" description="120 Ohms."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF1_DFI_CLOCK_PHASE_CTRL" width="1" begin="3" end="3" resetval="0" description="EMIF_CORE1 clock phase control (shifting by 180&#176;). For normal operation this bit must always be set to 0x0 (disabled)." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_SLICE_2" width="1" begin="2" end="2" resetval="1" description="Enable command PHY 2. 0x1 is the mandatory setting if LPDDR2 is used. When using DDR3 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_SLICE_1" width="1" begin="1" end="1" resetval="1" description="Enable command PHY 1. 0x1 is the mandatory setting if DDR3 is used. When using LPDDR2 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used. EMIF1_EN_SLICE_0 and EMIF1_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_SLICE_0" width="1" begin="0" end="0" resetval="1" description="Enable command PHY 0. 0x1 is the mandatory setting if DDR3 is used. When using LPDDR2 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used. EMIF1_EN_SLICE_0 and EMIF1_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_EMIF2_SDRAM_CONFIG_EXT" acronym="CONTROL_EMIF2_SDRAM_CONFIG_EXT" offset="0x148" width="32" description="PHY register for EMIF2 Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_REG_PHY_NUM_OF_SAMPLES" width="2" begin="15" end="14" resetval="0x2" description="Controls the number of DQ samples required for read leveling. The recommended setting for full leveling is 0x3 (128 samples) and for incremental leveling is 0x0 (4 samples)." range="" rwaccess="RW">
      <bitenum value="0" id="4_samples" token="EMIF2_REG_PHY_NUM_OF_SAMPLES_0" description="4 samples."/>
      <bitenum value="1" id="8_samples" token="EMIF2_REG_PHY_NUM_OF_SAMPLES_1" description="8 samples."/>
      <bitenum value="2" id="16_samples" token="EMIF2_REG_PHY_NUM_OF_SAMPLES_2" description="16 samples."/>
      <bitenum value="3" id="128_samples" token="EMIF2_REG_PHY_NUM_OF_SAMPLES_3" description="128 samples."/>
    </bitfield>
    <bitfield id="EMIF2_REG_PHY_SEL_LOGIC" width="1" begin="13" end="13" resetval="0" description="Selects an algorithm for read leveling. The use of algorithm 1 (set by default) is recommended." range="" rwaccess="RW">
      <bitenum value="0" id="algorithm_1" token="EMIF2_REG_PHY_SEL_LOGIC_0" description="Algorithm 1 is used."/>
      <bitenum value="1" id="algorithm_2" token="EMIF2_REG_PHY_SEL_LOGIC_1" description="Algorithm 2 is used."/>
    </bitfield>
    <bitfield id="EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP" width="1" begin="12" end="12" resetval="0" description="Analysis method of DQ bits during read leveling." range="" rwaccess="RW">
      <bitenum value="0" id="if_one_DQ_bit_response" token="EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_0" description="if the DRAM provides a read response on only one DQ bit. This is the default setting and works with all memory types (memories send responses on all DQ bits or on a single DQ bit)."/>
      <bitenum value="1" id="if_all_DQ_bits_response" token="EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_1" description="if the DRAM provides a read response on all DQ bits."/>
    </bitfield>
    <bitfield id="EMIF2_REG_PHY_OUTPUT_STATUS_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Selects the status to be observed on the outputs of the DDR PHYs throughCONTROL_EMIF2_SDRAM_CONFIG_EXT_2 register." range="" rwaccess="RW">
      <bitenum value="0" id="rdlvl_start_ratio[7:0]" token="EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_0" description="selects phy_reg_rdlvl_start_ratio[7:0]"/>
      <bitenum value="1" id="rdlvl_start_ratio[15:8]" token="EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_1" description="selects phy_reg_rdlvl_start_ratio[15:8]"/>
      <bitenum value="2" id="rdlvl_end_ratio[7:0]" token="EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_2" description="selects phy_reg_rdlvl_end_ratio[7:0]"/>
      <bitenum value="3" id="rdlvl_end_ratio[15:8]" token="EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_3" description="selects phy_reg_rdlvl_end_ratio[15:8]"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_DISABLE_RESET" width="1" begin="7" end="7" resetval="0" description="ddr3ch2_nreset signal disable. Keep this bit set to 0x1 during normal operations and to 0x0 at boot time and when a memory reset is necessary." range="" rwaccess="RW">
      <bitenum value="0" id="enable_DDR3_nreset" token="EMIF2_SDRAM_DISABLE_RESET_0" description="ddr3ch2_nreset is enabled. It can be asserted by EMIF."/>
      <bitenum value="1" id="disable_DDR3_nreset" token="EMIF2_SDRAM_DISABLE_RESET_1" description="ddr3ch2_nreset is disabled. It is forbidden to EMIF to assert it."/>
    </bitfield>
    <bitfield id="EMIF2_PHY_RD_LOCAL_ODT" width="2" begin="6" end="5" resetval="0x0" description="Control of ODT (on &#8211; die termination) settings for the device DDR I/Os. ODT is enabled only during read operations when termination is required." range="" rwaccess="RW">
      <bitenum value="0" id="disable_ODT" token="EMIF2_PHY_RD_LOCAL_ODT_0" description="ODT disabled."/>
      <bitenum value="1" id="ODT_60_Ohms" token="EMIF2_PHY_RD_LOCAL_ODT_1" description="60 Ohms."/>
      <bitenum value="2" id="ODT_80_Ohms" token="EMIF2_PHY_RD_LOCAL_ODT_2" description="80 Ohms."/>
      <bitenum value="3" id="ODT_120_Ohms" token="EMIF2_PHY_RD_LOCAL_ODT_3" description="120 Ohms."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF2_DFI_CLOCK_PHASE_CTRL" width="1" begin="3" end="3" resetval="0" description="EMIF_CORE2 clock phase control (shifting by 180&#176;). For normal operation this bit must always be set to 0x0 (disabled)." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_EN_SLICE_2" width="1" begin="2" end="2" resetval="1" description="Enable command PHY 2. 0x1 is the mandatory setting if LPDDR2 is used. When using DDR3 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_EN_SLICE_1" width="1" begin="1" end="1" resetval="1" description="Enable command PHY 1. 0x1 is the mandatory setting if DDR3 is used. When using LPDDR2 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used. EMIF2_EN_SLICE_0 and EMIF2_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_EN_SLICE_0" width="1" begin="0" end="0" resetval="1" description="Enable command PHY 0. 0x1 is the mandatory setting if DDR3 is used. When using LPDDR2 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used. EMIF2_EN_SLICE_0 and EMIF2_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_EMIF1_SDRAM_CONFIG_EXT_1" acronym="CONTROL_EMIF1_SDRAM_CONFIG_EXT_1" offset="0x14C" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="EMIF1_PHY_REG_READ_DATA_EYE_LVL" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_EMIF2_SDRAM_CONFIG_EXT_2" acronym="CONTROL_EMIF2_SDRAM_CONFIG_EXT_2" offset="0x150" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="EMIF2_PHY_REG_READ_DATA_EYE_LVL" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_STD_FUSE_DIE_ID_0" acronym="CONTROL_WKUP_STD_FUSE_DIE_ID_0" offset="0x200" width="32" description="Die ID Register - Part 0. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_0" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_ID_CODE" acronym="CONTROL_WKUP_ID_CODE" offset="0x204" width="32" description="Key Register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_IDCODE" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_STD_FUSE_DIE_ID_1" acronym="CONTROL_WKUP_STD_FUSE_DIE_ID_1" offset="0x208" width="32" description="Die ID Register - Part 1. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_1" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_STD_FUSE_DIE_ID_2" acronym="CONTROL_WKUP_STD_FUSE_DIE_ID_2" offset="0x20C" width="32" description="Die ID Register - Part 2. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_STD_FUSE_DIE_ID_3" acronym="CONTROL_WKUP_STD_FUSE_DIE_ID_3" offset="0x210" width="32" description="Die ID Register - Part 3. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_DIE_ID_3" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_STD_FUSE_PROD_ID_0" acronym="CONTROL_WKUP_STD_FUSE_PROD_ID_0" offset="0x214" width="32" description="Prod ID Register - Part 0. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain. Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="STD_FUSE_PROD_ID" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="CONTROL_WKUP_LDOVBB_MM_VOLTAGE_CTRL" acronym="CONTROL_WKUP_LDOVBB_MM_VOLTAGE_CTRL" offset="0x314" width="32" description="MM Voltage Body Bias LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMM_FBB_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Forward Body Bias voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOVBBMM_FBB_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOVBBMM_FBB_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOVBBMM_FBB_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Forward Body Bias voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMM_FBB_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Forward Body Bias voltage" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL" acronym="CONTROL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL" offset="0x318" width="32" description="MPU Voltage Body Bias LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_FBB_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Forward Body Bias voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOVBBMPU_FBB_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOVBBMPU_FBB_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOVBBMPU_FBB_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Forward Body Bias voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_FBB_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Forward Body Bias voltage" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_LDOSRAM_MM_VOLTAGE_CTRL" acronym="CONTROL_WKUP_LDOSRAM_MM_VOLTAGE_CTRL" offset="0x31C" width="32" description="IVA SRAM LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMM_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMM_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMM_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMM_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMM_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMM_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMM_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMM_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMM_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMM_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL" acronym="CONTROL_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL" offset="0x324" width="32" description="MPU SRAM LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMPU_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMPU_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMPU_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMPU_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL" acronym="CONTROL_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL" offset="0x328" width="32" description="Core SRAM LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMCORE_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMCORE_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMCORE_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMCORE_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_LDOSRAM_MPU_LVT_VOLTAGE_CTRL" acronym="CONTROL_WKUP_LDOSRAM_MPU_LVT_VOLTAGE_CTRL" offset="0x338" width="32" description="MPU LVT SRAM LDO Control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMPU_LVT_RETMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMPU_LVT_RETMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_LVT_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x00" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x00" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="efuse" token="LDOSRAMMPU_LVT_ACTMODE_MUX_CTRL_0" description="efuse value is used"/>
      <bitenum value="1" id="ocp" token="LDOSRAMMPU_LVT_ACTMODE_MUX_CTRL_1" description="override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_LVT_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x00" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_LVT_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x00" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_0" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_0" offset="0x460" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_0"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_0"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_0"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="hwobs_abe_irq"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_1" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_1" offset="0x464" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_1"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_1"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_1"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_2" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_2" offset="0x468" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_2"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_2"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_2"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_3" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_3" offset="0x46C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_3"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_3"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_3"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_4" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_4" offset="0x470" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_4"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_4"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_4"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_5" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_5" offset="0x474" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_5"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_5"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_5"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_6" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_6" offset="0x478" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_6"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_6"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_6"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_7" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_7" offset="0x47C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_7"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_7"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_7"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_8" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_8" offset="0x480" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_8"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_8"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_8"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_9" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_9" offset="0x484" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_9"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_9"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_9"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_10" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_10" offset="0x488" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_10"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_10"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_10"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_11" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_11" offset="0x48C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_11"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_11"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_11"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_12" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_12" offset="0x490" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_12"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_12"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_12"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_13" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_13" offset="0x494" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_13"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_13"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_13"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_14" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_14" offset="0x498" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_14"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_14"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_14"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_15" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_15" offset="0x49C" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_15"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_15"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_15"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_16" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_16" offset="0x4A0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_16"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_16"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_16"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_17" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_17" offset="0x4A4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_17"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_17"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_17"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_18" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_18" offset="0x4A8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_18"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_18"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_18"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_19" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_19" offset="0x4AC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_19"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_19"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_19"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_20" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_20" offset="0x4B0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_20"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_20"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_20"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_21" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_21" offset="0x4B4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_21"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_21"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_21"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_22" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_22" offset="0x4B8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_22"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_22"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_22"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_23" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_23" offset="0x4BC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_23"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_23"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_23"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_24" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_24" offset="0x4C0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_24"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_24"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_24"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_25" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_25" offset="0x4C4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_25"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_25"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_25"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_26" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_26" offset="0x4C8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_26"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_26"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_26"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_27" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_27" offset="0x4CC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_27"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_27"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_27"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_28" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_28" offset="0x4D0" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_28"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_28"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_28"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_29" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_29" offset="0x4D4" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_29"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_29"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_29"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_30" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_30" offset="0x4D8" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_30"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_30"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_30"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_DEBUG_SEL_TST_31" acronym="CONTROL_WKUP_CONF_DEBUG_SEL_TST_31" offset="0x4DC" width="32" description="Select mode for debug port Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="Select one of the following signals :" range="" rwaccess="RW">
      <bitenum value="0" id="MODE_I0" token="MODE_0" description="hwobs_int_prm_31"/>
      <bitenum value="1" id="MODE_I1" token="MODE_1" description="hwobs_int_cm1_31"/>
      <bitenum value="3" id="MODE_I3" token="MODE_3" description="hwobs_debug_abe_31"/>
      <bitenum value="2" id="MODE_I2" token="MODE_2" description="'0'"/>
    </bitfield>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_0" acronym="CONTROL_WKUP_CONF_XBAR_SEL_0" offset="0x5DC" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_3" width="5" begin="28" end="24" resetval="0x03" description="Select for xbar test_port_3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_2" width="5" begin="20" end="16" resetval="0x02" description="Select for xbar test_port_2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_1" width="5" begin="12" end="8" resetval="0x01" description="Select for xbar test_port_1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_0" width="5" begin="4" end="0" resetval="0x00" description="Select for xbar test_port_0" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_4" acronym="CONTROL_WKUP_CONF_XBAR_SEL_4" offset="0x5E0" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_7" width="5" begin="28" end="24" resetval="0x07" description="Select for xbar test_port_7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_6" width="5" begin="20" end="16" resetval="0x06" description="Select for xbar test_port_6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_5" width="5" begin="12" end="8" resetval="0x05" description="Select for xbar test_port_5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_4" width="5" begin="4" end="0" resetval="0x04" description="Select for xbar test_port_4" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_8" acronym="CONTROL_WKUP_CONF_XBAR_SEL_8" offset="0x5E4" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_11" width="5" begin="28" end="24" resetval="0x0B" description="Select for xbar test_port_11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_10" width="5" begin="20" end="16" resetval="0x0A" description="Select for xbar test_port_10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_9" width="5" begin="12" end="8" resetval="0x09" description="Select for xbar test_port_9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_8" width="5" begin="4" end="0" resetval="0x08" description="Select for xbar test_port_8" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_12" acronym="CONTROL_WKUP_CONF_XBAR_SEL_12" offset="0x5E8" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_15" width="5" begin="28" end="24" resetval="0x0F" description="Select for xbar test_port_15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_14" width="5" begin="20" end="16" resetval="0x0E" description="Select for xbar test_port_14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_13" width="5" begin="12" end="8" resetval="0x0D" description="Select for xbar test_port_13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_12" width="5" begin="4" end="0" resetval="0x0C" description="Select for xbar test_port_12" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_16" acronym="CONTROL_WKUP_CONF_XBAR_SEL_16" offset="0x5EC" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_19" width="5" begin="28" end="24" resetval="0x13" description="Select for xbar test_port_19" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_18" width="5" begin="20" end="16" resetval="0x12" description="Select for xbar test_port_18" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_17" width="5" begin="12" end="8" resetval="0x11" description="Select for xbar test_port_17" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_16" width="5" begin="4" end="0" resetval="0x10" description="Select for xbar test_port_16" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_20" acronym="CONTROL_WKUP_CONF_XBAR_SEL_20" offset="0x5F0" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_23" width="5" begin="28" end="24" resetval="0x17" description="Select for xbar test_port_23" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_22" width="5" begin="20" end="16" resetval="0x16" description="Select for xbar test_port_22" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_21" width="5" begin="12" end="8" resetval="0x15" description="Select for xbar test_port_21" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_20" width="5" begin="4" end="0" resetval="0x14" description="Select for xbar test_port_20" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_24" acronym="CONTROL_WKUP_CONF_XBAR_SEL_24" offset="0x5F4" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_27" width="5" begin="28" end="24" resetval="0x1B" description="Select for xbar test_port_27" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_26" width="5" begin="20" end="16" resetval="0x1A" description="Select for xbar test_port_26" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_25" width="5" begin="12" end="8" resetval="0x19" description="Select for xbar test_port_25" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_24" width="5" begin="4" end="0" resetval="0x18" description="Select for xbar test_port_24" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_SEL_28" acronym="CONTROL_WKUP_CONF_XBAR_SEL_28" offset="0x5F8" width="32" description="Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_31" width="5" begin="28" end="24" resetval="0x1F" description="Select for xbar test_port_31" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_30" width="5" begin="20" end="16" resetval="0x1E" description="Select for xbar test_port_30" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_29" width="5" begin="12" end="8" resetval="0x1D" description="Select for xbar test_port_29" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CONF_XBAR_SEL_28" width="5" begin="4" end="0" resetval="0x1C" description="Select for xbar test_port_28" range="" rwaccess="RW"/>
  </register>
  <register id="CONTROL_WKUP_CONF_XBAR_BYPASS" acronym="CONTROL_WKUP_CONF_XBAR_BYPASS" offset="0x5FC" width="32" description="Crossbar bypass control register Access conditions. Read: unrestricted, Write: unrestricted">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SELECT" width="1" begin="0" end="0" resetval="1" description="Crossbar enable/disable" range="" rwaccess="RW">
      <bitenum value="0" id="enable_crossbar" token="SELECT_0" description="Crossbar is enabled"/>
      <bitenum value="1" id="disable_crossbar" token="SELECT_1" description="Crossbar is disabled (bypassed)"/>
    </bitfield>
  </register>
</module>
