# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BFISA.srcs/sources_1/imports/new/commonPak.vhd" \
"../../../../BFISA.srcs/sources_1/imports/new/Font_Rom.vhd" \
"../../../../BFISA.srcs/sources_1/new/decoder.vhd" \
"../../../../BFISA.srcs/sources_1/new/register.vhd" \
"../../../../BFISA.srcs/sources_1/new/rom.vhd" \
"../../../../BFISA.srcs/sources_1/new/ISA_top.vhd" \
"../../../../BFISA.srcs/sources_1/imports/new/Pixel_On_Text.vhd" \
"../../../../BFISA.srcs/sources_1/imports/VHDL/debounce.vhd" \
"../../../../BFISA.srcs/sources_1/new/debounce_pulse_gen.vhd" \
"../../../../BFISA.srcs/sources_1/imports/VHDL/vga_controller.vhd" \
"../../../../BFISA.srcs/sources_1/new/display_output.vhd" \
"../../../../BFISA.srcs/sources_1/new/top.vhd" \
"../../../../BFISA.srcs/sim_1/imports/BFISA/top_tb.vhd" \

# Do not sort compile order
nosort
