/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(1'h0 ? 1'h1 : celloutsig_1_0z[2]);
  assign celloutsig_1_18z = !(1'h0 ? celloutsig_1_5z : celloutsig_1_6z[5]);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_19z = ~celloutsig_1_7z[2];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_7z[2])
    if (celloutsig_1_7z[2]) _00_ <= 6'h00;
    else _00_ <= { in_data[57:56], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z } > in_data[59:56];
  assign celloutsig_0_0z = in_data[36:20] !== in_data[75:59];
  assign celloutsig_1_0z = in_data[134:129] >> in_data[160:155];
  assign celloutsig_1_6z = { celloutsig_1_1z[6], 6'h00 } >> in_data[155:149];
  assign celloutsig_0_6z = _00_[2:0] ^ in_data[17:15];
  assign celloutsig_1_1z[6] = celloutsig_1_0z[0] ^ celloutsig_1_0z[2];
  assign celloutsig_1_7z[2] = celloutsig_1_0z[0] ^ celloutsig_1_1z[6];
  assign celloutsig_1_1z[5:0] = 6'h00;
  assign celloutsig_1_7z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
