==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.297 ; gain = 46.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.297 ; gain = 46.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 159.570 ; gain = 104.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 192.887 ; gain = 137.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:46) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:35) to (main.cpp:28:29) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:35) to (main.cpp:53:29) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 256.230 ; gain = 200.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 273.004 ; gain = 217.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.627 seconds; current allocated memory: 217.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 219.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.323 seconds; current allocated memory: 220.799 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 221.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.392 seconds; current allocated memory: 225.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 3.532 seconds; current allocated memory: 229.771 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 299.043 ; gain = 243.488
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 48.697 seconds; peak allocated memory: 229.771 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.414 ; gain = 45.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.414 ; gain = 45.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 172.688 ; gain = 116.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 201.453 ; gain = 144.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:46) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:47:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:34) to (main.cpp:53:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 261.250 ; gain = 204.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 275.426 ; gain = 218.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.733 seconds; current allocated memory: 222.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 223.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 225.475 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 226.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.259 seconds; current allocated memory: 230.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 234.364 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 306.313 ; gain = 249.656
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 52.612 seconds; peak allocated memory: 234.364 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.383 ; gain = 46.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.383 ; gain = 46.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 173.648 ; gain = 117.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:46) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:43: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 201.828 ; gain = 146.020
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (main.cpp:36) in function 'compute_weight_64_256_16' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:40) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:47) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:46) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:28:34) to (main.cpp:28:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:28) to (main.cpp:36:22) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:34) to (main.cpp:53:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 262.070 ; gain = 206.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 286.906 ; gain = 231.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.002 seconds; current allocated memory: 228.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 230.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_V_load_2', main.cpp:48) on array 'v_in.V', main.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 139.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.198 seconds; current allocated memory: 234.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 237.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.465 seconds; current allocated memory: 241.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.285 seconds; current allocated memory: 249.803 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 335.957 ; gain = 280.148
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 63.937 seconds; peak allocated memory: 249.803 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from C:/Users/manoh/Desktop/ECTE451-458/compute_weight_64-256-16/compute_weight_64-256-16/solution1/.autopilot/db/main.pragma.1.cpp:1:
In file included from main.cpp:1:
main.cpp:23:28: error: use of undeclared identifier 'v_in'
_ssdm_SpecArrayPartition( &v_in, 1, "BLOCK", 4, "");
                           ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.477 ; gain = 46.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.477 ; gain = 46.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 172.852 ; gain = 116.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:46: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 201.277 ; gain = 145.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (main.cpp:39) in function 'compute_weight_64_256_16' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:43) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-101] Partitioning array 'v_in.V' (main.cpp:24) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:31:34) to (main.cpp:33:2) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:39:28) to (main.cpp:39:22) in function 'compute_weight_64_256_16'... converting 259 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:56:34) to (main.cpp:56:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 264.762 ; gain = 208.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 290.879 ; gain = 234.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.313 seconds; current allocated memory: 232.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 234.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('v_in_0_V_load_2', main.cpp:51) on array 'v_in[0].V', main.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'v_in_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 139.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.754 seconds; current allocated memory: 240.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.767 seconds; current allocated memory: 245.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.988 seconds; current allocated memory: 249.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_0_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_1_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_1' to 'compute_weight_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.483 seconds; current allocated memory: 259.672 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64hbi_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64eOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:09 . Memory (MB): peak = 352.543 ; gain = 296.633
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 69.171 seconds; peak allocated memory: 259.672 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.348 ; gain = 46.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.348 ; gain = 46.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 172.809 ; gain = 116.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:47) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 202.035 ; gain = 146.152
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:47) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:48:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:34) to (main.cpp:54:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 260.820 ; gain = 204.938
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 275.391 ; gain = 219.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.753 seconds; current allocated memory: 222.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 223.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.311 seconds; current allocated memory: 225.490 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 226.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.294 seconds; current allocated memory: 230.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 3.716 seconds; current allocated memory: 234.348 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 306.691 ; gain = 250.809
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 52.831 seconds; peak allocated memory: 234.348 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.262 ; gain = 45.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.262 ; gain = 45.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 182.215 ; gain = 125.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:47) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:44: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 204.281 ; gain = 147.848
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:47) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:48:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:54:34) to (main.cpp:54:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 261.594 ; gain = 205.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 275.375 ; gain = 218.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.045 seconds; current allocated memory: 222.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 223.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.289 seconds; current allocated memory: 225.623 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 226.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.266 seconds; current allocated memory: 230.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 234.495 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 306.305 ; gain = 249.871
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 55.079 seconds; peak allocated memory: 234.495 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.363 ; gain = 46.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 102.363 ; gain = 46.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (main.cpp:41) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:57).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 181.805 ; gain = 126.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:48) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:45: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 203.344 ; gain = 147.852
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:41) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:41) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:40:3) to (main.cpp:49:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:34) to (main.cpp:55:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 263.145 ; gain = 207.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 281.004 ; gain = 225.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.23 seconds; current allocated memory: 223.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 225.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.287 seconds; current allocated memory: 227.913 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 229.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.646 seconds; current allocated memory: 233.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 5.304 seconds; current allocated memory: 238.933 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:11 . Memory (MB): peak = 314.090 ; gain = 258.598
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 70.734 seconds; peak allocated memory: 238.933 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.297 ; gain = 46.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.297 ; gain = 46.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (main.cpp:41) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.2' (main.cpp:49) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 181.934 ; gain = 126.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:48) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:45: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 203.414 ; gain = 147.762
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:41) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:49) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:41) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:49) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:40:3) to (main.cpp:37:23) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:56:34) to (main.cpp:56:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 261.402 ; gain = 205.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 286.172 ; gain = 230.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.486 seconds; current allocated memory: 228.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 230.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.818 seconds; current allocated memory: 234.162 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.675 seconds; current allocated memory: 237.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.843 seconds; current allocated memory: 241.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.754 seconds; current allocated memory: 249.508 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:19 . Memory (MB): peak = 334.227 ; gain = 278.574
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 79.148 seconds; peak allocated memory: 249.508 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 102.395 ; gain = 46.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 102.395 ; gain = 46.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (main.cpp:42) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.2' (main.cpp:50) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 181.449 ; gain = 125.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:46: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 204.523 ; gain = 148.422
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:42) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:37) in function 'compute_weight_64_256_16' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (main.cpp:42) in function 'compute_weight_64_256_16' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
WARNING: [XFORM 203-124] Array  'input.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:50:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:50:8) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:34) to (main.cpp:57:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 261.871 ; gain = 205.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 277.984 ; gain = 221.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.869 seconds; current allocated memory: 223.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 224.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.616 seconds; current allocated memory: 227.245 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.383 seconds; current allocated memory: 228.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 232.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_norm_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 238.076 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64hbi_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:03 . Memory (MB): peak = 312.633 ; gain = 256.531
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 63.595 seconds; peak allocated memory: 238.076 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.457 ; gain = 46.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.457 ; gain = 46.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (main.cpp:42) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.2' (main.cpp:50) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 182.074 ; gain = 126.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:46: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:47 . Memory (MB): peak = 204.410 ; gain = 148.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:42) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:42) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:41:3) to (main.cpp:37:23) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:34) to (main.cpp:57:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 264.156 ; gain = 208.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:57 . Memory (MB): peak = 286.508 ; gain = 230.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.823 seconds; current allocated memory: 228.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 230.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.408 seconds; current allocated memory: 234.156 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.782 seconds; current allocated memory: 237.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 3.497 seconds; current allocated memory: 241.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 5.733 seconds; current allocated memory: 249.506 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:27 . Memory (MB): peak = 334.941 ; gain = 279.328
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 87.235 seconds; peak allocated memory: 249.506 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.348 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 102.348 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.2' (main.cpp:50) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:59).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 181.715 ; gain = 125.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:46: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 204.379 ; gain = 148.352
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:42) in function 'compute_weight_64_256_16' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:50) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:49) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:23) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:57:34) to (main.cpp:57:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 262.777 ; gain = 206.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 284.734 ; gain = 228.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.203 seconds; current allocated memory: 227.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 229.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 232.432 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.178 seconds; current allocated memory: 235.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.696 seconds; current allocated memory: 239.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.253 seconds; current allocated memory: 246.288 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:09 . Memory (MB): peak = 328.188 ; gain = 272.160
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 69.236 seconds; peak allocated memory: 246.288 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 102.004 ; gain = 46.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 102.004 ; gain = 46.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 127.887 ; gain = 72.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'compute_weight_64_256_16' (main.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 127.887 ; gain = 72.000
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:39) in function 'compute_weight_64_256_16' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'compute_weight_64_256_16' (main.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 141.207 ; gain = 85.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 141.207 ; gain = 85.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.817 seconds; current allocated memory: 95.332 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 97.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fadd_32ns_32ns_32_5_full_dsp_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fmul_32ns_32ns_32_4_max_dsp_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fdiv_32ns_32ns_32_16_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fsqrt_32ns_32ns_32_12_1' to 'compute_weight_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 1.938 seconds; current allocated memory: 101.143 MB.
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 163.859 ; gain = 107.973
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 40.861 seconds; peak allocated memory: 101.143 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.414 ; gain = 46.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.414 ; gain = 46.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.2' (main.cpp:45) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 181.215 ; gain = 125.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:41: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 204.461 ; gain = 148.262
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:39) in function 'compute_weight_64_256_16' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:23) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 262.930 ; gain = 206.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 285.109 ; gain = 228.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.859 seconds; current allocated memory: 227.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 229.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.948 seconds; current allocated memory: 232.432 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.196 seconds; current allocated memory: 235.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.082 seconds; current allocated memory: 239.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.328 seconds; current allocated memory: 246.291 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 329.102 ; gain = 272.902
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 62.546 seconds; peak allocated memory: 246.291 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.199 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.199 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.2' (main.cpp:45) in function 'compute_weight_64_256_16(datatype*, datatype*)': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'compute_weight_64_256_16' (main.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 181.613 ; gain = 125.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:44) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] main.cpp:41: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 204.035 ; gain = 148.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data' (main.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (main.cpp:39) in function 'compute_weight_64_256_16' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (main.cpp:45) in function 'compute_weight_64_256_16' completely.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'compute_weight_64_256_16' (main.cpp:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:29:34) to (main.cpp:29:28) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:37:23) in function 'compute_weight_64_256_16'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:52:34) to (main.cpp:52:28) in function 'compute_weight_64_256_16'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 262.727 ; gain = 206.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 284.738 ; gain = 228.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_weight_64_256_16' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.968 seconds; current allocated memory: 227.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 229.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 232.431 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.768 seconds; current allocated memory: 235.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.198 seconds; current allocated memory: 239.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weight_64_256_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_weight_64_256_16/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_weight_64_256_16' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_last' to 'compute_weight_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_v_in_V' to 'compute_weight_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_output_temp_V' to 'compute_weight_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_uitofp_32ns_32_6_1' to 'compute_weight_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_fpext_32ns_64_1_1' to 'compute_weight_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_weight_64_256_16_sdiv_48ns_25ns_32_52_seq_1' to 'compute_weight_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_weight_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weight_64_256_16'.
INFO: [HLS 200-111]  Elapsed time: 4.129 seconds; current allocated memory: 246.291 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_weight_64g8j_div'
INFO: [RTMG 210-279] Implementing memory 'compute_weight_64bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_weight_64dEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 328.301 ; gain = 272.383
INFO: [SYSC 207-301] Generating SystemC RTL for compute_weight_64_256_16.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_weight_64_256_16.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_weight_64_256_16.
INFO: [HLS 200-112] Total elapsed time: 63.334 seconds; peak allocated memory: 246.291 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
