Running: /usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/fsm_isim_beh.exe -prj /home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/fsm_beh.prj work.fsm 
ISim M.81d (signature 0x141a37e9)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/fsm.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 28928 KB
Fuse CPU Usage: 70 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity fsm
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/m1/dubiez/Documents/AEO_TP/TP_Bonus/L3TP5/fsm_isim_beh.exe
Fuse Memory Usage: 67876 KB
Fuse CPU Usage: 80 ms
GCC CPU Usage: 90 ms
