{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691183153401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691183153414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 04 22:05:53 2023 " "Processing started: Fri Aug 04 22:05:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691183153414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183153414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExampleTopLevel -c ExampleTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExampleTopLevel -c ExampleTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183153414 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1691183161332 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1691183161332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file resetsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchroniser " "Found entity 1: ResetSynchroniser" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ResetSynchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitSynchroniser " "Found entity 1: NBitSynchroniser" {  } { { "NBitSynchroniser.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/NBitSynchroniser.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examplecoremodule.v 1 1 " "Found 1 design units, including 1 entities, in source file examplecoremodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExampleCoreModule " "Found entity 1: ExampleCoreModule" {  } { { "ExampleCoreModule.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleCoreModule.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exampletoplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file exampletoplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExampleTopLevel " "Found entity 1: ExampleTopLevel" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/hpswrappertop.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/hpswrappertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapperTop " "Found entity 1: HPSWrapperTop" {  } { { "HPSWrapper/HPSWrapperTop.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/HPSWrapperTop.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/hpswrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/hpswrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper " "Found entity 1: HPSWrapper" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_irq_mapper_001 " "Found entity 1: HPSWrapper_irq_mapper_001" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper_001.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_irq_mapper " "Found entity 1: HPSWrapper_irq_mapper" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1 " "Found entity 1: HPSWrapper_mm_interconnect_1" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HPSWrapper_mm_interconnect_0_avalon_st_adapter" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_rsp_mux " "Found entity 1: HPSWrapper_mm_interconnect_1_rsp_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173877 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_rsp_demux " "Found entity 1: HPSWrapper_mm_interconnect_1_rsp_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_cmd_mux " "Found entity 1: HPSWrapper_mm_interconnect_1_cmd_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_cmd_demux " "Found entity 1: HPSWrapper_mm_interconnect_1_cmd_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173918 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173918 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173918 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173918 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183173926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "HPSWrapper/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183173938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "HPSWrapper/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173979 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HPSWrapper/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183173990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183173991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_router_002_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_1_router_002_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173995 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_1_router_002 " "Found entity 2: HPSWrapper_mm_interconnect_1_router_002" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183173995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183173995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183173999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183174000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_router_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_1_router_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174003 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_1_router " "Found entity 2: HPSWrapper_mm_interconnect_1_router" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0 " "Found entity 1: HPSWrapper_mm_interconnect_0" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_rsp_mux " "Found entity 1: HPSWrapper_mm_interconnect_0_rsp_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_rsp_demux " "Found entity 1: HPSWrapper_mm_interconnect_0_rsp_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_cmd_mux " "Found entity 1: HPSWrapper_mm_interconnect_0_cmd_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_cmd_demux " "Found entity 1: HPSWrapper_mm_interconnect_0_cmd_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183174073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183174073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_router_002_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_0_router_002_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174078 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_0_router_002 " "Found entity 2: HPSWrapper_mm_interconnect_0_router_002" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183174081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1691183174082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_router_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_0_router_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174086 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_0_router " "Found entity 2: HPSWrapper_mm_interconnect_0_router" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/loanio_uart_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/loanio_uart_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 loanio_uart_hw " "Found entity 1: loanio_uart_hw" {  } { { "HPSWrapper/synthesis/submodules/loanio_uart_hw.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/loanio_uart_hw.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/clock_synchroniser_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/clock_synchroniser_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synchroniser_hw " "Found entity 1: clock_synchroniser_hw" {  } { { "HPSWrapper/synthesis/submodules/clock_synchroniser_hw.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/clock_synchroniser_hw.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_system_id " "Found entity 1: HPSWrapper_system_id" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_system_id.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_system_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/power_on_reset_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/power_on_reset_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_reset_hw " "Found entity 1: power_on_reset_hw" {  } { { "HPSWrapper/synthesis/submodules/power_on_reset_hw.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/power_on_reset_hw.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_ocram.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_ocram.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_ocram " "Found entity 1: HPSWrapper_ocram" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file hpswrapper/synthesis/submodules/lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174135 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174135 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174135 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/avmm_width_adapter_hw.v 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/avmm_width_adapter_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_width_adapter_hw " "Found entity 1: avmm_width_adapter_hw" {  } { { "HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174144 ""} { "Info" "ISGN_ENTITY_NAME" "2 avmm_width_adapter_mux " "Found entity 2: avmm_width_adapter_mux" {  } { { "HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/avmm_reset_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/avmm_reset_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_reset_hw " "Found entity 1: avmm_reset_hw" {  } { { "HPSWrapper/synthesis/submodules/avmm_reset_hw.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/avmm_reset_hw.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_handshake " "Found entity 1: HPSWrapper_handshake" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_handshake.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_handshake.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_baremetal.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_baremetal.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_baremetal " "Found entity 1: HPSWrapper_baremetal" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps " "Found entity 1: HPSWrapper_arm_hps" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps_hps_io " "Found entity 1: HPSWrapper_arm_hps_hps_io" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps_hps_io_border " "Found entity 1: HPSWrapper_arm_hps_hps_io_border" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps_fpga_interfaces " "Found entity 1: HPSWrapper_arm_hps_fpga_interfaces" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryexample.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryexample.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryExample " "Found entity 1: MemoryExample" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_rel_det.v 1 1 " "Found 1 design units, including 1 entities, in source file button_rel_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUTTON_REL_DET " "Found entity 1: BUTTON_REL_DET" {  } { { "BUTTON_REL_DET.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/BUTTON_REL_DET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_DC " "Found entity 1: FIFO_DC" {  } { { "FIFO_DC.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/FIFO_DC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183174465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183174465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelReady ExampleTopLevel.v(278) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(278): created implicit net for \"pixelReady\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelData ExampleTopLevel.v(279) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(279): created implicit net for \"pixelData\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelWrite ExampleTopLevel.v(280) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(280): created implicit net for \"pixelWrite\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xAddr ExampleTopLevel.v(281) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(281): created implicit net for \"xAddr\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yAddr ExampleTopLevel.v(282) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(282): created implicit net for \"yAddr\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelRawMode ExampleTopLevel.v(285) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(285): created implicit net for \"pixelRawMode\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmdReady ExampleTopLevel.v(286) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(286): created implicit net for \"cmdReady\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmdData ExampleTopLevel.v(287) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(287): created implicit net for \"cmdData\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmdWrite ExampleTopLevel.v(288) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(288): created implicit net for \"cmdWrite\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmdDone ExampleTopLevel.v(289) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(289): created implicit net for \"cmdDone\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx ExampleTopLevel.v(292) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(292): created implicit net for \"uart_rx\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_tx ExampleTopLevel.v(293) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(293): created implicit net for \"uart_tx\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "save_req ExampleTopLevel.v(314) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(314): created implicit net for \"save_req\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "save_req_info ExampleTopLevel.v(314) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(314): created implicit net for \"save_req_info\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "save_ack ExampleTopLevel.v(315) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(315): created implicit net for \"save_ack\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "save_ack_info ExampleTopLevel.v(315) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(315): created implicit net for \"save_ack_info\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24CS_n ExampleTopLevel.v(322) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(322): created implicit net for \"LT24CS_n\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24RS ExampleTopLevel.v(323) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(323): created implicit net for \"LT24RS\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24Rd_n ExampleTopLevel.v(324) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(324): created implicit net for \"LT24Rd_n\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24Wr_n ExampleTopLevel.v(325) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(325): created implicit net for \"LT24Wr_n\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24Data ExampleTopLevel.v(326) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(326): created implicit net for \"LT24Data\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24LCDOn ExampleTopLevel.v(327) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(327): created implicit net for \"LT24LCDOn\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LT24Reset_n ExampleTopLevel.v(328) " "Verilog HDL Implicit Net warning at ExampleTopLevel.v(328): created implicit net for \"LT24Reset_n\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183174468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1691183174468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExampleTopLevel " "Elaborating entity \"ExampleTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691183175091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser ResetSynchroniser:RS0 " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"ResetSynchroniser:RS0\"" {  } { { "ExampleTopLevel.v" "RS0" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUTTON_REL_DET BUTTON_REL_DET:BRD0 " "Elaborating entity \"BUTTON_REL_DET\" for hierarchy \"BUTTON_REL_DET:BRD0\"" {  } { { "ExampleTopLevel.v" "BRD0" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitSynchroniser NBitSynchroniser:S0 " "Elaborating entity \"NBitSynchroniser\" for hierarchy \"NBitSynchroniser:S0\"" {  } { { "ExampleTopLevel.v" "S0" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryExample MemoryExample:core " "Elaborating entity \"MemoryExample\" for hierarchy \"MemoryExample:core\"" {  } { { "ExampleTopLevel.v" "core" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_count MemoryExample.v(62) " "Verilog HDL or VHDL warning at MemoryExample.v(62): object \"r_count\" assigned a value but never read" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691183175114 "|ExampleTopLevel|MemoryExample:core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_count MemoryExample.v(63) " "Verilog HDL or VHDL warning at MemoryExample.v(63): object \"w_count\" assigned a value but never read" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691183175114 "|ExampleTopLevel|MemoryExample:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapperTop HPSWrapperTop:hps_system " "Elaborating entity \"HPSWrapperTop\" for hierarchy \"HPSWrapperTop:hps_system\"" {  } { { "ExampleTopLevel.v" "hps_system" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system " "Elaborating entity \"HPSWrapper\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\"" {  } { { "HPSWrapper/HPSWrapperTop.v" "hps_qsys_system" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/HPSWrapperTop.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps " "Elaborating entity \"HPSWrapper_arm_hps\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "arm_hps" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps_fpga_interfaces HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"HPSWrapper_arm_hps_fpga_interfaces\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" "fpga_interfaces" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps_hps_io HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io " "Elaborating entity \"HPSWrapper_arm_hps_hps_io\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" "hps_io" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps_hps_io_border HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border " "Elaborating entity \"HPSWrapper_arm_hps_hps_io_border\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" "border" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175268 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183175276 "|ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183175751 ""}  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691183175751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183175827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183175827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183175893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_baremetal HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal " "Elaborating entity \"HPSWrapper_baremetal\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "baremetal" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "the_altsyncram" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram " "Instantiated megafunction \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file software/sleep.hex " "Parameter \"init_file\" = \"software/sleep.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176239 ""}  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691183176239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igm1 " "Found entity 1: altsyncram_igm1" {  } { { "db/altsyncram_igm1.tdf" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/altsyncram_igm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183176341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183176341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igm1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated " "Elaborating entity \"altsyncram_igm1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183176418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183176418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_igm1.tdf" "decode3" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/altsyncram_igm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183176496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183176496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_igm1.tdf" "mux2" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/altsyncram_igm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "baremetal_reset" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:ddr_read_rst " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:ddr_read_rst\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "ddr_read_rst" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_handshake HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_handshake:handshake " "Elaborating entity \"HPSWrapper_handshake\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_handshake:handshake\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "handshake" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_reset_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_reset_hw:hpsinitreset " "Elaborating entity \"avmm_reset_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_reset_hw:hpsinitreset\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "hpsinitreset" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_width_adapter_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_width_adapter_hw:hps_avmm_master " "Elaborating entity \"avmm_width_adapter_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_width_adapter_hw:hps_avmm_master\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "hps_avmm_master" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga " "Elaborating entity \"LT24Display\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "lt24_fpga" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|ResetSynchroniser:resetGen\"" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "resetGen" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24InitialData:initDataRom\"" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "initDataRom" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24DisplayInterface:LT24Interface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24DisplayInterface:LT24Interface\"" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "LT24Interface" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/LT24Display.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_ocram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram " "Elaborating entity \"HPSWrapper_ocram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "ocram" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "the_altsyncram" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram " "Instantiated megafunction \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file software/sleep.hex " "Parameter \"init_file\" = \"software/sleep.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691183176744 ""}  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691183176744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adm1 " "Found entity 1: altsyncram_adm1" {  } { { "db/altsyncram_adm1.tdf" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/db/altsyncram_adm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691183176841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183176841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adm1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\|altsyncram_adm1:auto_generated " "Elaborating entity \"altsyncram_adm1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\|altsyncram_adm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_reset_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|power_on_reset_hw:power_on_reset " "Elaborating entity \"power_on_reset_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|power_on_reset_hw:power_on_reset\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "power_on_reset" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:reset50mhz " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:reset50mhz\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "reset50mhz" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_system_id HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_system_id:system_id " "Elaborating entity \"HPSWrapper_system_id\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_system_id:system_id\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "system_id" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loanio_uart_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart " "Elaborating entity \"loanio_uart_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "usb_uart" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchroniser_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart\|clock_synchroniser_hw:rx_sync " "Elaborating entity \"clock_synchroniser_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart\|clock_synchroniser_hw:rx_sync\"" {  } { { "HPSWrapper/synthesis/submodules/loanio_uart_hw.v" "rx_sync" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/loanio_uart_hw.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"HPSWrapper_mm_interconnect_0\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "mm_interconnect_0" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:baremetal_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:baremetal_s1_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_translator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_s1_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "ocram_s1_translator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183176997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "arm_hps_h2f_axi_master_agent" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_agent" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_agent_rsp_fifo" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_agent_rdata_fifo" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "router" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router\|HPSWrapper_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router\|HPSWrapper_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router_002 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router_002\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "router_002" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router_002_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002\|HPSWrapper_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router_002_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002\|HPSWrapper_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "arm_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_burst_adapter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_cmd_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_cmd_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_cmd_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_cmd_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_rsp_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_rsp_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_rsp_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_rsp_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_avalon_st_adapter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"HPSWrapper_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"HPSWrapper_mm_interconnect_1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "mm_interconnect_1" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:system_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:system_id_control_slave_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_translator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:handshake_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:handshake_s1_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "handshake_s1_translator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_avmm_master_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_avmm_master_slave_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "hps_avmm_master_slave_translator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hpsinitreset_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hpsinitreset_slave_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "hpsinitreset_slave_translator" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "arm_hps_h2f_lw_axi_master_agent" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_agent" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_agent_rsp_fifo" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "router" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router\|HPSWrapper_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router\|HPSWrapper_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router_002 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router_002\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "router_002" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router_002_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002\|HPSWrapper_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router_002_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002\|HPSWrapper_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "arm_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_burst_adapter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183177869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_cmd_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_cmd_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_cmd_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_cmd_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_rsp_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_rsp_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_rsp_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_rsp_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_irq_mapper HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper:irq_mapper " "Elaborating entity \"HPSWrapper_irq_mapper\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper:irq_mapper\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "irq_mapper" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_irq_mapper_001 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"HPSWrapper_irq_mapper_001\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper_001:irq_mapper_001\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "irq_mapper_001" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:rst_controller\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "rst_controller" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/HPSWrapper.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183178453 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1691183184171 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ResetSynchroniser:RS0\|resetSync\[3\] ResetSynchroniser:RS0\|resetSync\[3\]~_emulated ResetSynchroniser:RS0\|resetSync\[3\]~1 " "Register \"ResetSynchroniser:RS0\|resetSync\[3\]\" is converted into an equivalent circuit using register \"ResetSynchroniser:RS0\|resetSync\[3\]~_emulated\" and latch \"ResetSynchroniser:RS0\|resetSync\[3\]~1\"" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ResetSynchroniser.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1691183184299 "|ExampleTopLevel|ResetSynchroniser:RS0|resetSync[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ResetSynchroniser:RS0\|resetSync\[2\] ResetSynchroniser:RS0\|resetSync\[2\]~_emulated ResetSynchroniser:RS0\|resetSync\[2\]~5 " "Register \"ResetSynchroniser:RS0\|resetSync\[2\]\" is converted into an equivalent circuit using register \"ResetSynchroniser:RS0\|resetSync\[2\]~_emulated\" and latch \"ResetSynchroniser:RS0\|resetSync\[2\]~5\"" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ResetSynchroniser.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1691183184299 "|ExampleTopLevel|ResetSynchroniser:RS0|resetSync[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ResetSynchroniser:RS0\|resetSync\[1\] ResetSynchroniser:RS0\|resetSync\[1\]~_emulated ResetSynchroniser:RS0\|resetSync\[1\]~9 " "Register \"ResetSynchroniser:RS0\|resetSync\[1\]\" is converted into an equivalent circuit using register \"ResetSynchroniser:RS0\|resetSync\[1\]~_emulated\" and latch \"ResetSynchroniser:RS0\|resetSync\[1\]~9\"" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ResetSynchroniser.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1691183184299 "|ExampleTopLevel|ResetSynchroniser:RS0|resetSync[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1691183184299 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 1 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_LOANIO49~synth " "Node \"hps_io_hps_io_gpio_inst_LOANIO49~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_LOANIO50~synth " "Node \"hps_io_hps_io_gpio_inst_LOANIO50~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691183189266 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1691183189266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183189590 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MemoryExample:core\|R_MSB\[0\] High " "Register MemoryExample:core\|R_MSB\[0\] will power up to High" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MemoryExample:core\|W_MSB\[4\] High " "Register MemoryExample:core\|W_MSB\[4\] will power up to High" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MemoryExample:core\|W_MSB\[3\] High " "Register MemoryExample:core\|W_MSB\[3\] will power up to High" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MemoryExample:core\|W_MSB\[2\] High " "Register MemoryExample:core\|W_MSB\[2\] will power up to High" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MemoryExample:core\|W_MSB\[1\] High " "Register MemoryExample:core\|W_MSB\[1\] will power up to High" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MemoryExample:core\|W_MSB\[0\] High " "Register MemoryExample:core\|W_MSB\[0\] will power up to High" {  } { { "MemoryExample.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/MemoryExample.v" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ResetSynchroniser:RS0\|resetSync\[0\] High " "Register ResetSynchroniser:RS0\|resetSync\[0\] will power up to High" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ResetSynchroniser.v" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1691183189799 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1691183189799 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "338 " "338 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691183191563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "HPSWrapper_arm_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"HPSWrapper_arm_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183191891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/wrapper_TEST/output_files/ExampleTopLevel.map.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/wrapper_TEST/output_files/ExampleTopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183193190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691183369692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691183369692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3388 " "Implemented 3388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691183370338 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691183370338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1691183370338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2537 " "Implemented 2537 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691183370338 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691183370338 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1691183370338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691183370338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691183370447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 04 22:09:30 2023 " "Processing ended: Fri Aug 04 22:09:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691183370447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:37 " "Elapsed time: 00:03:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691183370447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691183370447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183370447 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 91 s " "Quartus Prime Flow was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691183371252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691183373947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691183373963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 04 22:09:31 2023 " "Processing started: Fri Aug 04 22:09:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691183373963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691183373963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ExampleTopLevel -c ExampleTopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ExampleTopLevel -c ExampleTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691183373963 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1691183374174 ""}
{ "Info" "0" "" "Project  = ExampleTopLevel" {  } {  } 0 0 "Project  = ExampleTopLevel" 0 0 "Fitter" 0 0 1691183374175 ""}
{ "Info" "0" "" "Revision = ExampleTopLevel" {  } {  } 0 0 "Revision = ExampleTopLevel" 0 0 "Fitter" 0 0 1691183374175 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1691183374459 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1691183374459 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ExampleTopLevel 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ExampleTopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691183374505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691183374558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691183374558 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691183375235 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691183375271 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691183379560 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1691183379752 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1691183397744 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 10 global CLKCTRL_G8 " "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1691183398515 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 659 global CLKCTRL_G9 " "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 with 659 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1691183398515 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1691183398515 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 680 global CLKCTRL_G6 " "clock~inputCLKENA0 with 680 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1691183398516 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1691183398516 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691183398516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1691183403990 ""}
{ "Info" "ISTA_SDC_FOUND" "ExampleTopLevel.sdc " "Reading SDC File: 'ExampleTopLevel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1691183403995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1691183404033 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1691183404034 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1691183404044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1691183404056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404529 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404531 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404531 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1691183404534 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1691183404537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404542 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404543 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404543 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404544 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404545 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404545 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404547 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404547 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404548 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404548 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404549 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404550 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404550 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404551 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404552 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404552 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404553 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404554 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404555 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404555 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404556 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404556 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404557 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404558 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404558 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404559 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404560 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404560 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404561 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404561 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404562 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404563 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404563 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404564 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404565 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404565 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 64 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404566 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404567 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404567 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404568 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404569 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404569 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404570 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404571 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404571 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404572 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404572 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404573 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404573 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404574 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404575 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404575 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404576 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404576 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404578 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404578 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404579 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404580 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404580 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1691183404581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183404581 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1691183404581 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser:RS0\|resetSync\[1\]~9 RST " "Latch ResetSynchroniser:RS0\|resetSync\[1\]~9 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183404596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1691183404596 "|ExampleTopLevel|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183404596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1691183404596 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183404615 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1691183404615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691183404685 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1691183404685 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183404701 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1691183404701 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1691183404704 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clock50 " "  20.000      clock50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "  20.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1691183404705 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1691183404705 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691183404876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691183404877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691183404878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691183404882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691183404893 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691183404901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691183404901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691183404906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691183405129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691183405134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691183405134 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24CS_n " "Node \"LT24CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[0\] " "Node \"LT24Data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[10\] " "Node \"LT24Data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[11\] " "Node \"LT24Data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[12\] " "Node \"LT24Data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[13\] " "Node \"LT24Data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[14\] " "Node \"LT24Data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[15\] " "Node \"LT24Data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[1\] " "Node \"LT24Data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[2\] " "Node \"LT24Data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[3\] " "Node \"LT24Data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[4\] " "Node \"LT24Data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[5\] " "Node \"LT24Data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[6\] " "Node \"LT24Data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[7\] " "Node \"LT24Data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[8\] " "Node \"LT24Data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Data\[9\] " "Node \"LT24Data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24LCDOn " "Node \"LT24LCDOn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24LCDOn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24RS " "Node \"LT24RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Rd_n " "Node \"LT24Rd_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Rd_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Reset_n " "Node \"LT24Reset_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24Wr_n " "Node \"LT24Wr_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24Wr_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691183405769 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691183405769 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691183405770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691183413942 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1691183416059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691183424878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691183438376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691183440529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691183440530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691183445916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y46 X55_Y57 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57" {  } { { "loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57"} { { 12 { 0 ""} 45 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691183455935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691183455935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691183459406 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1691183459406 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691183459406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691183459411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.20 " "Total time spent on timing analysis during the Fitter is 9.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691183463776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691183463925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691183466673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691183466676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691183469539 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691183484595 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691183485306 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/ExampleTopLevel.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marie/Workspace/wrapper_TEST/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1691183485343 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1691183485343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/wrapper_TEST/output_files/ExampleTopLevel.fit.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/wrapper_TEST/output_files/ExampleTopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691183485659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7415 " "Peak virtual memory: 7415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691183487569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 04 22:11:27 2023 " "Processing ended: Fri Aug 04 22:11:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691183487569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691183487569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:37 " "Total CPU time (on all processors): 00:03:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691183487569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691183487569 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 120 s " "Quartus Prime Flow was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691183488745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691183489212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691183489225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 04 22:11:29 2023 " "Processing started: Fri Aug 04 22:11:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691183489225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691183489225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ExampleTopLevel -c ExampleTopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ExampleTopLevel -c ExampleTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691183489225 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691183499851 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/marie/Workspace/IPCores/qsys/qsys_toplevel/HPSWrapper/HPSWrapper.sopcinfo " "The file, C:/Users/marie/Workspace/IPCores/qsys/qsys_toplevel/HPSWrapper/HPSWrapper.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 1 0 "Assembler" 0 -1 1691183499929 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1691183501531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691183501662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 04 22:11:41 2023 " "Processing ended: Fri Aug 04 22:11:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691183501662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691183501662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691183501662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691183501662 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 120 s " "Quartus Prime Flow was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691183502422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691183505105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691183505118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 04 22:11:42 2023 " "Processing started: Fri Aug 04 22:11:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691183505118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183505118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ExampleTopLevel -c ExampleTopLevel " "Command: quartus_sta ExampleTopLevel -c ExampleTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183505118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183505331 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183509811 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183509812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183509861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183509861 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511054 ""}
{ "Info" "ISTA_SDC_FOUND" "ExampleTopLevel.sdc " "Reading SDC File: 'ExampleTopLevel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511285 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511288 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511337 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183511337 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183511777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511871 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511872 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511872 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511872 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183511876 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511885 ""}
{ "Info" "ISTA_SDC_FOUND" "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc " "Reading SDC File: 'HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511896 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511897 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511897 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511898 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511899 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511900 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511901 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511902 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511903 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511903 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511904 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511904 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511905 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511906 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511906 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511907 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511908 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511909 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511910 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511910 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511911 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511912 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511912 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511913 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511914 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511915 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511916 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511916 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511917 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511917 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511918 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511919 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511919 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511920 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511921 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511921 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 64 Argument <from> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511922 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511923 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511923 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511924 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511925 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511925 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511927 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511927 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511929 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511930 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511930 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511931 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511931 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511932 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511932 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511933 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511934 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511934 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511935 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511936 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511937 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511937 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511938 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HPSWrapper_arm_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at HPSWrapper_arm_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path HPSWrapper_arm_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at HPSWrapper_arm_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1691183511939 ""}  } { { "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" "" { Text "C:/Users/marie/Workspace/wrapper_TEST/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511939 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 RST " "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183511958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511958 "|ExampleTopLevel|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183511958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183511958 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183511979 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183511979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512022 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512022 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183512045 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512045 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183512049 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183512076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.234               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   11.234               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.665               0.000 clock50  " "   11.665               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 clock50  " "    0.230               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.299               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.045               0.000 clock50  " "   16.045               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.575               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   16.575               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 clock50  " "    0.769               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.801               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.792               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.792               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.379               0.000 clock50  " "    9.379               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183512233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512233 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183512305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183512305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183512305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183512305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.409 ns " "Worst Case Available Settling Time: 37.409 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183512305 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183512305 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183512305 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183512413 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183512915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514178 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183514178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514241 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183514241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514295 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183514295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183514352 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183514352 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514426 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514426 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514426 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514426 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514427 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514427 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514427 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514427 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514427 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514427 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183514618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183514670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183520804 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 RST " "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183521383 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521383 "|ExampleTopLevel|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183521384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183521384 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183521409 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521414 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521414 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183521427 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.297               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   11.297               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.840               0.000 clock50  " "   11.840               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clock50  " "    0.159               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.272               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.138               0.000 clock50  " "   16.138               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.718               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   16.718               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 clock50  " "    0.713               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.746               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.758               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.297               0.000 clock50  " "    9.297               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183521740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521740 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183521811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183521811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183521811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183521811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.440 ns " "Worst Case Available Settling Time: 37.440 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183521811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183521811 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183521811 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183522002 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183522428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523753 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183523753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523838 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183523838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523927 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183523927 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183523927 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183524019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183524019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183524019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183524019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183524019 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183524019 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524129 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524130 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524130 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524130 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183524397 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183524597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530251 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 RST " "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183530795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530795 "|ExampleTopLevel|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183530795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183530795 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183530816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530820 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530820 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183530833 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183530925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183530925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183530925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.160               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   14.160               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183530925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.821               0.000 clock50  " "   14.821               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183530925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183530925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clock50  " "    0.140               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.175               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183531006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.552               0.000 clock50  " "   17.552               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.691               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   17.691               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183531083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.430 " "Worst-case removal slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clock50  " "    0.430               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.460               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183531162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.903               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.903               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.411               0.000 clock50  " "    9.411               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183531241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183531241 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183531320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183531320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183531320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183531320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.456 ns " "Worst Case Available Settling Time: 38.456 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183531320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183531320 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183531320 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183531641 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183532080 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533701 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183533701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533823 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183533823 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533946 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183533946 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183533946 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183534062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183534062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183534062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183534062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183534062 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183534062 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534205 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534206 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183534526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 RST " "Latch ResetSynchroniser:RS0\|resetSync\[2\]~5 is being clocked by RST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183535137 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535137 "|ExampleTopLevel|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1691183535138 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1691183535138 "|ExampleTopLevel|hps_io_hps_io_i2c0_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2047" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|hps2fpga\|clk  to: HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1691183535158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535163 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535163 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1691183535176 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.713               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   14.713               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.313               0.000 clock50  " "   15.313               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clock50  " "    0.092               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.139               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.816               0.000 clock50  " "   17.816               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.969               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   17.969               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clock50  " "    0.382               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.415               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.903               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.903               0.000 hps_system\|hps_qsys_system\|arm_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.414               0.000 clock50  " "    9.414               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691183535751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535751 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183535819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183535819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183535819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183535819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.576 ns " "Worst Case Available Settling Time: 38.576 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183535819 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691183535819 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183535819 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183536301 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183536749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538843 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183538843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183538990 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183538990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539140 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183539140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_system\|*:hps_qsys_system\|*:arm_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1691183539297 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183539297 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_system\|hps_qsys_system\|arm_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539466 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539466 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1691183539467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183542820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183542821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/wrapper_TEST/output_files/ExampleTopLevel.sta.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/wrapper_TEST/output_files/ExampleTopLevel.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183543319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5618 " "Peak virtual memory: 5618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691183543917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 04 22:12:23 2023 " "Processing ended: Fri Aug 04 22:12:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691183543917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691183543917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691183543917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183543917 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 126 s " "Quartus Prime Flow was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1691183546152 ""}
