TimeQuest Timing Analyzer report for lab08
Fri Jun 06 17:28:52 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst62'
 13. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst53'
 14. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst61'
 15. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst40'
 16. Slow 1200mV 85C Model Setup: 'clk'
 17. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst32'
 18. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst46'
 19. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst26'
 20. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst34'
 21. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst55'
 22. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst60'
 23. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst28'
 24. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst33'
 25. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst52'
 26. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst45'
 27. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst54'
 28. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst59'
 29. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst38'
 30. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst27'
 31. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst47'
 32. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst48'
 33. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst31'
 34. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst25'
 35. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst39'
 36. Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst41'
 37. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst48'
 38. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst41'
 39. Slow 1200mV 85C Model Hold: 'clk'
 40. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst39'
 41. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst34'
 42. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst26'
 43. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst55'
 44. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst46'
 45. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst28'
 46. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst25'
 47. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst32'
 48. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst52'
 49. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst31'
 50. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst47'
 51. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst27'
 52. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst38'
 53. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst59'
 54. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst60'
 55. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst53'
 56. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst54'
 57. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst45'
 58. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst33'
 59. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst40'
 60. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst61'
 61. Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst62'
 62. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 63. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst62'
 64. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst25'
 65. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst26'
 66. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst27'
 67. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst28'
 68. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst31'
 69. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst32'
 70. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst33'
 71. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst34'
 72. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst38'
 73. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst39'
 74. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst40'
 75. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst41'
 76. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst45'
 77. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst46'
 78. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst47'
 79. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst48'
 80. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst52'
 81. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst53'
 82. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst54'
 83. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst55'
 84. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst59'
 85. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst60'
 86. Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst61'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Slow 1200mV 85C Model Metastability Report
 92. Slow 1200mV 0C Model Fmax Summary
 93. Slow 1200mV 0C Model Setup Summary
 94. Slow 1200mV 0C Model Hold Summary
 95. Slow 1200mV 0C Model Recovery Summary
 96. Slow 1200mV 0C Model Removal Summary
 97. Slow 1200mV 0C Model Minimum Pulse Width Summary
 98. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst62'
 99. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst40'
100. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst61'
101. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst53'
102. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst32'
103. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst46'
104. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst26'
105. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst55'
106. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst34'
107. Slow 1200mV 0C Model Setup: 'clk'
108. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst60'
109. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst28'
110. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst33'
111. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst52'
112. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst45'
113. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst54'
114. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst59'
115. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst38'
116. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst27'
117. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst47'
118. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst31'
119. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst25'
120. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst48'
121. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst39'
122. Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst41'
123. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst48'
124. Slow 1200mV 0C Model Hold: 'clk'
125. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst41'
126. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst39'
127. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst34'
128. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst26'
129. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst55'
130. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst46'
131. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst32'
132. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst28'
133. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst25'
134. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst31'
135. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst52'
136. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst60'
137. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst47'
138. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst53'
139. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst27'
140. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst38'
141. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst59'
142. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst54'
143. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst45'
144. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst33'
145. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst40'
146. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst61'
147. Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst62'
148. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
149. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst62'
150. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst25'
151. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst26'
152. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst27'
153. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst28'
154. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst31'
155. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst32'
156. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst33'
157. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst34'
158. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst38'
159. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst39'
160. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst40'
161. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst41'
162. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst45'
163. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst46'
164. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst47'
165. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst48'
166. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst52'
167. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst53'
168. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst54'
169. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst55'
170. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst59'
171. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst60'
172. Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst61'
173. Setup Times
174. Hold Times
175. Clock to Output Times
176. Minimum Clock to Output Times
177. Slow 1200mV 0C Model Metastability Report
178. Fast 1200mV 0C Model Setup Summary
179. Fast 1200mV 0C Model Hold Summary
180. Fast 1200mV 0C Model Recovery Summary
181. Fast 1200mV 0C Model Removal Summary
182. Fast 1200mV 0C Model Minimum Pulse Width Summary
183. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst62'
184. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst61'
185. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst53'
186. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst40'
187. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst46'
188. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst32'
189. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst55'
190. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst34'
191. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst26'
192. Fast 1200mV 0C Model Setup: 'clk'
193. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst60'
194. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst33'
195. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst28'
196. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst45'
197. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst54'
198. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst52'
199. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst39'
200. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst48'
201. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst59'
202. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst38'
203. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst27'
204. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst47'
205. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst31'
206. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst25'
207. Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst41'
208. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst48'
209. Fast 1200mV 0C Model Hold: 'clk'
210. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst41'
211. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst39'
212. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst25'
213. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst31'
214. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst47'
215. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst27'
216. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst28'
217. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst38'
218. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst59'
219. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst52'
220. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst54'
221. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst26'
222. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst45'
223. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst34'
224. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst55'
225. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst32'
226. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst33'
227. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst46'
228. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst60'
229. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst53'
230. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst61'
231. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst40'
232. Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst62'
233. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
234. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst62'
235. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst25'
236. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst26'
237. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst27'
238. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst28'
239. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst31'
240. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst32'
241. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst33'
242. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst34'
243. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst38'
244. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst39'
245. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst40'
246. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst41'
247. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst45'
248. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst46'
249. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst47'
250. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst48'
251. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst52'
252. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst53'
253. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst54'
254. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst55'
255. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst59'
256. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst60'
257. Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst61'
258. Setup Times
259. Hold Times
260. Clock to Output Times
261. Minimum Clock to Output Times
262. Fast 1200mV 0C Model Metastability Report
263. Multicorner Timing Analysis Summary
264. Setup Times
265. Hold Times
266. Clock to Output Times
267. Minimum Clock to Output Times
268. Board Trace Model Assignments
269. Input Transition Times
270. Slow Corner Signal Integrity Metrics
271. Fast Corner Signal Integrity Metrics
272. Setup Transfers
273. Hold Transfers
274. Report TCCS
275. Report RSKM
276. Unconstrained Paths
277. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab08                                                             ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clk                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                      ;
; divisorFreq:inst1|inst25 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst25 } ;
; divisorFreq:inst1|inst26 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst26 } ;
; divisorFreq:inst1|inst27 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst27 } ;
; divisorFreq:inst1|inst28 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst28 } ;
; divisorFreq:inst1|inst31 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst31 } ;
; divisorFreq:inst1|inst32 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst32 } ;
; divisorFreq:inst1|inst33 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst33 } ;
; divisorFreq:inst1|inst34 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst34 } ;
; divisorFreq:inst1|inst38 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst38 } ;
; divisorFreq:inst1|inst39 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst39 } ;
; divisorFreq:inst1|inst40 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst40 } ;
; divisorFreq:inst1|inst41 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst41 } ;
; divisorFreq:inst1|inst45 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst45 } ;
; divisorFreq:inst1|inst46 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst46 } ;
; divisorFreq:inst1|inst47 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst47 } ;
; divisorFreq:inst1|inst48 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst48 } ;
; divisorFreq:inst1|inst52 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst52 } ;
; divisorFreq:inst1|inst53 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst53 } ;
; divisorFreq:inst1|inst54 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst54 } ;
; divisorFreq:inst1|inst55 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst55 } ;
; divisorFreq:inst1|inst59 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst59 } ;
; divisorFreq:inst1|inst60 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst60 } ;
; divisorFreq:inst1|inst61 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst61 } ;
; divisorFreq:inst1|inst62 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisorFreq:inst1|inst62 } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+------------+-----------------+--------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                           ;
+------------+-----------------+--------------------------+------------------------------------------------+
; 551.27 MHz ; 500.0 MHz       ; divisorFreq:inst1|inst62 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; divisorFreq:inst1|inst62 ; -0.814 ; -4.702        ;
; divisorFreq:inst1|inst53 ; 0.000  ; 0.000         ;
; divisorFreq:inst1|inst61 ; 0.001  ; 0.000         ;
; divisorFreq:inst1|inst40 ; 0.006  ; 0.000         ;
; clk                      ; 0.029  ; 0.000         ;
; divisorFreq:inst1|inst32 ; 0.043  ; 0.000         ;
; divisorFreq:inst1|inst46 ; 0.047  ; 0.000         ;
; divisorFreq:inst1|inst26 ; 0.052  ; 0.000         ;
; divisorFreq:inst1|inst34 ; 0.052  ; 0.000         ;
; divisorFreq:inst1|inst55 ; 0.052  ; 0.000         ;
; divisorFreq:inst1|inst60 ; 0.090  ; 0.000         ;
; divisorFreq:inst1|inst28 ; 0.149  ; 0.000         ;
; divisorFreq:inst1|inst33 ; 0.165  ; 0.000         ;
; divisorFreq:inst1|inst52 ; 0.175  ; 0.000         ;
; divisorFreq:inst1|inst45 ; 0.176  ; 0.000         ;
; divisorFreq:inst1|inst54 ; 0.177  ; 0.000         ;
; divisorFreq:inst1|inst59 ; 0.193  ; 0.000         ;
; divisorFreq:inst1|inst38 ; 0.195  ; 0.000         ;
; divisorFreq:inst1|inst27 ; 0.198  ; 0.000         ;
; divisorFreq:inst1|inst47 ; 0.199  ; 0.000         ;
; divisorFreq:inst1|inst48 ; 0.206  ; 0.000         ;
; divisorFreq:inst1|inst31 ; 0.207  ; 0.000         ;
; divisorFreq:inst1|inst25 ; 0.211  ; 0.000         ;
; divisorFreq:inst1|inst39 ; 0.216  ; 0.000         ;
; divisorFreq:inst1|inst41 ; 0.252  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; divisorFreq:inst1|inst48 ; -0.096 ; -0.096        ;
; divisorFreq:inst1|inst41 ; -0.045 ; -0.045        ;
; clk                      ; -0.023 ; -0.023        ;
; divisorFreq:inst1|inst39 ; -0.021 ; -0.021        ;
; divisorFreq:inst1|inst34 ; 0.004  ; 0.000         ;
; divisorFreq:inst1|inst26 ; 0.005  ; 0.000         ;
; divisorFreq:inst1|inst55 ; 0.005  ; 0.000         ;
; divisorFreq:inst1|inst46 ; 0.012  ; 0.000         ;
; divisorFreq:inst1|inst28 ; 0.015  ; 0.000         ;
; divisorFreq:inst1|inst25 ; 0.017  ; 0.000         ;
; divisorFreq:inst1|inst32 ; 0.017  ; 0.000         ;
; divisorFreq:inst1|inst52 ; 0.019  ; 0.000         ;
; divisorFreq:inst1|inst31 ; 0.021  ; 0.000         ;
; divisorFreq:inst1|inst47 ; 0.029  ; 0.000         ;
; divisorFreq:inst1|inst27 ; 0.033  ; 0.000         ;
; divisorFreq:inst1|inst38 ; 0.034  ; 0.000         ;
; divisorFreq:inst1|inst59 ; 0.035  ; 0.000         ;
; divisorFreq:inst1|inst60 ; 0.040  ; 0.000         ;
; divisorFreq:inst1|inst53 ; 0.049  ; 0.000         ;
; divisorFreq:inst1|inst54 ; 0.052  ; 0.000         ;
; divisorFreq:inst1|inst45 ; 0.053  ; 0.000         ;
; divisorFreq:inst1|inst33 ; 0.064  ; 0.000         ;
; divisorFreq:inst1|inst40 ; 0.093  ; 0.000         ;
; divisorFreq:inst1|inst61 ; 0.117  ; 0.000         ;
; divisorFreq:inst1|inst62 ; 0.343  ; 0.000         ;
+--------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -4.000        ;
; divisorFreq:inst1|inst62 ; -1.000 ; -8.000        ;
; divisorFreq:inst1|inst25 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst26 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst27 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst28 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst31 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst32 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst33 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst34 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst38 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst39 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst40 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst41 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst45 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst46 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst47 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst48 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst52 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst53 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst54 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst55 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst59 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst60 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst61 ; -1.000 ; -1.000        ;
+--------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst62'                                                                                                 ;
+--------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.814 ; contador8b:inst|inst14 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 2.097      ;
; -0.808 ; contador8b:inst|inst6  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 2.091      ;
; -0.803 ; contador8b:inst|inst14 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 2.086      ;
; -0.797 ; contador8b:inst|inst6  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 2.080      ;
; -0.692 ; contador8b:inst|inst28 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.610      ;
; -0.681 ; contador8b:inst|inst28 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.599      ;
; -0.671 ; contador8b:inst|inst2  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.954      ;
; -0.670 ; contador8b:inst|inst2  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.953      ;
; -0.653 ; contador8b:inst|inst21 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.936      ;
; -0.652 ; contador8b:inst|inst21 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.935      ;
; -0.643 ; contador8b:inst|inst2  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.576      ;
; -0.643 ; contador8b:inst|inst2  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.926      ;
; -0.637 ; contador8b:inst|inst2  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.920      ;
; -0.621 ; contador8b:inst|inst21 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.904      ;
; -0.619 ; contador8b:inst|inst21 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.902      ;
; -0.600 ; contador8b:inst|inst14 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.883      ;
; -0.574 ; contador8b:inst|inst6  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.507      ;
; -0.566 ; contador8b:inst|inst14 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.849      ;
; -0.560 ; contador8b:inst|inst2  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.493      ;
; -0.545 ; contador8b:inst|inst6  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.828      ;
; -0.534 ; contador8b:inst|inst2  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.467      ;
; -0.522 ; contador8b:inst|inst35 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.440      ;
; -0.511 ; contador8b:inst|inst35 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.429      ;
; -0.511 ; contador8b:inst|inst6  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.288      ; 1.794      ;
; -0.440 ; contador8b:inst|inst14 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.373      ;
; -0.435 ; contador8b:inst|inst14 ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.368      ;
; -0.431 ; contador8b:inst|inst6  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.364      ;
; -0.427 ; contador8b:inst|inst28 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.345      ;
; -0.372 ; contador8b:inst|inst28 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.290      ;
; -0.359 ; contador8b:inst|inst42 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 1.277      ;
; -0.293 ; contador8b:inst|inst6  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 1.226      ;
; 0.259  ; contador8b:inst|inst42 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 0.659      ;
; 0.259  ; contador8b:inst|inst49 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 0.659      ;
; 0.259  ; contador8b:inst|inst35 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.077     ; 0.659      ;
; 0.274  ; contador8b:inst|inst2  ; contador8b:inst|inst2  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; contador8b:inst|inst21 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.062     ; 0.659      ;
+--------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst53'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.000 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 0.500        ; 1.115      ; 1.829      ;
; 0.505 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 1.000        ; 1.115      ; 1.824      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst61'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.001 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 0.500        ; 0.746      ; 1.449      ;
; 0.554 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 1.000        ; 0.746      ; 1.396      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst40'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.006 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 0.500        ; 0.745      ; 1.453      ;
; 0.576 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 1.000        ; 0.745      ; 1.383      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                            ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.029 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 0.500        ; 1.572      ; 2.237      ;
; 0.535 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 1.000        ; 1.572      ; 2.231      ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst32'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.043 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 0.500        ; 0.876      ; 1.547      ;
; 0.556 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 1.000        ; 0.876      ; 1.534      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst46'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.047 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 0.500        ; 0.881      ; 1.548      ;
; 0.560 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 1.000        ; 0.881      ; 1.535      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst26'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.052 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 0.500        ; 0.881      ; 1.543      ;
; 0.566 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 1.000        ; 0.881      ; 1.529      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst34'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.052 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 0.500        ; 0.881      ; 1.543      ;
; 0.566 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 1.000        ; 0.881      ; 1.529      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst55'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.052 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 0.500        ; 0.881      ; 1.543      ;
; 0.566 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 1.000        ; 0.881      ; 1.529      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst60'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.090 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 0.500        ; 1.127      ; 1.751      ;
; 0.586 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 1.000        ; 1.127      ; 1.755      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst28'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.149 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 0.500        ; 1.107      ; 1.672      ;
; 0.700 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 1.000        ; 1.107      ; 1.621      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst33'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.165 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 0.500        ; 0.734      ; 1.283      ;
; 0.701 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 1.000        ; 0.734      ; 1.247      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst52'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.175 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 0.500        ; 0.734      ; 1.273      ;
; 0.727 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 1.000        ; 0.734      ; 1.221      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst45'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.176 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 0.500        ; 0.745      ; 1.283      ;
; 0.712 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 1.000        ; 0.745      ; 1.247      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst54'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.177 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 0.500        ; 0.746      ; 1.283      ;
; 0.713 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 1.000        ; 0.746      ; 1.247      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst59'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.193 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 0.500        ; 0.734      ; 1.255      ;
; 0.731 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 1.000        ; 0.734      ; 1.217      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst38'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.195 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 0.500        ; 0.734      ; 1.253      ;
; 0.732 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 1.000        ; 0.734      ; 1.216      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst27'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.198 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 0.500        ; 0.734      ; 1.250      ;
; 0.734 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 1.000        ; 0.734      ; 1.214      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst47'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.199 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 0.500        ; 0.734      ; 1.249      ;
; 0.737 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 1.000        ; 0.734      ; 1.211      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst48'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.206 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 0.500        ; 1.066      ; 1.574      ;
; 0.743 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 1.000        ; 1.066      ; 1.537      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst31'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.207 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 0.500        ; 0.746      ; 1.253      ;
; 0.744 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 1.000        ; 0.746      ; 1.216      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst25'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.211 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 0.500        ; 0.746      ; 1.249      ;
; 0.749 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 1.000        ; 0.746      ; 1.211      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst39'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.216 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 0.500        ; 1.111      ; 1.609      ;
; 0.760 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 1.000        ; 1.111      ; 1.565      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisorFreq:inst1|inst41'                                                                                                    ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.252 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 0.500        ; 1.030      ; 1.492      ;
; 0.766 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 1.000        ; 1.030      ; 1.478      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst48'                                                                                                      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.096 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 0.000        ; 1.128      ; 1.388      ;
; 0.453  ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; -0.500       ; 1.128      ; 1.437      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst41'                                                                                                      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.045 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 0.000        ; 1.091      ; 1.402      ;
; 0.478  ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; -0.500       ; 1.091      ; 1.425      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                              ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.023 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 0.000        ; 1.623      ; 1.976      ;
; 0.504  ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; -0.500       ; 1.623      ; 2.003      ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst39'                                                                                                      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.021 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 0.000        ; 1.175      ; 1.510      ;
; 0.521  ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; -0.500       ; 1.175      ; 1.552      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst34'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.004 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 0.000        ; 0.936      ; 1.296      ;
; 0.557 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; -0.500       ; 0.936      ; 1.349      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst26'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.005 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 0.000        ; 0.935      ; 1.296      ;
; 0.558 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; -0.500       ; 0.935      ; 1.349      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst55'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.005 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 0.000        ; 0.936      ; 1.297      ;
; 0.557 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; -0.500       ; 0.936      ; 1.349      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst46'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.012 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 0.000        ; 0.936      ; 1.304      ;
; 0.559 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; -0.500       ; 0.936      ; 1.351      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst28'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.015 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 0.000        ; 1.171      ; 1.542      ;
; 0.575 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; -0.500       ; 1.171      ; 1.602      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst25'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.017 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 0.000        ; 0.795      ; 1.168      ;
; 0.554 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; -0.500       ; 0.795      ; 1.205      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst32'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.017 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 0.000        ; 0.930      ; 1.303      ;
; 0.564 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; -0.500       ; 0.930      ; 1.350      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst52'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.019 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 0.000        ; 0.783      ; 1.158      ;
; 0.580 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; -0.500       ; 0.783      ; 1.219      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst31'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.021 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 0.000        ; 0.795      ; 1.172      ;
; 0.559 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; -0.500       ; 0.795      ; 1.210      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst47'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.029 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 0.000        ; 0.783      ; 1.168      ;
; 0.566 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; -0.500       ; 0.783      ; 1.205      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst27'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.033 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 0.000        ; 0.782      ; 1.171      ;
; 0.568 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; -0.500       ; 0.782      ; 1.206      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst38'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.034 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 0.000        ; 0.782      ; 1.172      ;
; 0.572 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; -0.500       ; 0.782      ; 1.210      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst59'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.035 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 0.000        ; 0.782      ; 1.173      ;
; 0.573 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; -0.500       ; 0.782      ; 1.211      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst60'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.040 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 0.000        ; 1.192      ; 1.588      ;
; 0.566 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; -0.500       ; 1.192      ; 1.614      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst53'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.049 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 0.000        ; 1.179      ; 1.584      ;
; 0.576 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; -0.500       ; 1.179      ; 1.611      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst54'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.052 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 0.000        ; 0.795      ; 1.203      ;
; 0.588 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; -0.500       ; 0.795      ; 1.239      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst45'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.053 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 0.000        ; 0.794      ; 1.203      ;
; 0.589 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; -0.500       ; 0.794      ; 1.239      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst33'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.064 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 0.000        ; 0.783      ; 1.203      ;
; 0.600 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; -0.500       ; 0.783      ; 1.239      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst40'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.093 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 0.000        ; 0.794      ; 1.243      ;
; 0.665 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; -0.500       ; 0.794      ; 1.315      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst61'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.117 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 0.000        ; 0.795      ; 1.278      ;
; 0.661 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; -0.500       ; 0.795      ; 1.322      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisorFreq:inst1|inst62'                                                                                                 ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.343 ; contador8b:inst|inst35 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; contador8b:inst|inst42 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; contador8b:inst|inst49 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 0.577      ;
; 0.358 ; contador8b:inst|inst21 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; contador8b:inst|inst2  ; contador8b:inst|inst2  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 0.580      ;
; 0.808 ; contador8b:inst|inst21 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.392      ;
; 0.815 ; contador8b:inst|inst21 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.399      ;
; 0.862 ; contador8b:inst|inst42 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.096      ;
; 0.862 ; contador8b:inst|inst28 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.096      ;
; 0.878 ; contador8b:inst|inst28 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.112      ;
; 0.880 ; contador8b:inst|inst6  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.099      ;
; 0.890 ; contador8b:inst|inst2  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.474      ;
; 0.897 ; contador8b:inst|inst2  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.481      ;
; 0.982 ; contador8b:inst|inst14 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.201      ;
; 0.983 ; contador8b:inst|inst14 ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.202      ;
; 0.994 ; contador8b:inst|inst6  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.213      ;
; 1.027 ; contador8b:inst|inst6  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.611      ;
; 1.030 ; contador8b:inst|inst6  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.614      ;
; 1.031 ; contador8b:inst|inst6  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.615      ;
; 1.033 ; contador8b:inst|inst6  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.617      ;
; 1.039 ; contador8b:inst|inst2  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.258      ;
; 1.046 ; contador8b:inst|inst2  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.265      ;
; 1.053 ; contador8b:inst|inst14 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.637      ;
; 1.060 ; contador8b:inst|inst14 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.644      ;
; 1.081 ; contador8b:inst|inst6  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.300      ;
; 1.084 ; contador8b:inst|inst35 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.318      ;
; 1.091 ; contador8b:inst|inst35 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.325      ;
; 1.115 ; contador8b:inst|inst21 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.699      ;
; 1.118 ; contador8b:inst|inst14 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.702      ;
; 1.122 ; contador8b:inst|inst21 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.706      ;
; 1.124 ; contador8b:inst|inst14 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.708      ;
; 1.129 ; contador8b:inst|inst2  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.713      ;
; 1.135 ; contador8b:inst|inst2  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.427      ; 1.719      ;
; 1.139 ; contador8b:inst|inst2  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.062      ; 1.358      ;
; 1.200 ; contador8b:inst|inst28 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.434      ;
; 1.207 ; contador8b:inst|inst28 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.077      ; 1.441      ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.159  ; 0.343        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst25|clk         ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o              ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i              ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o              ;
; 0.678  ; 0.678        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst25|clk         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst62'                                                             ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst28|clk               ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst35|clk               ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst42|clk               ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst49|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst14|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst21|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst2|clk                ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst6|clk                ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|inclk[0] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62|q                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|inclk[0] ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|outclk   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst14|clk               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst21|clk               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst2|clk                ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst6|clk                ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst28|clk               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst35|clk               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst42|clk               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst49|clk               ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst25'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst26|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst25|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst25|q           ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst26|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst26'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst27|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst26|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst26|q           ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst27|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst27'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst28|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst27|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst27|q           ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst28|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst28'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst31|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst28|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst28|q           ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst31|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst31'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst32|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst31|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst31|q           ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst32|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst32'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst33|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst32|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst32|q           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst33|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst33'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst34|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst33|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst33|q           ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst34|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst34'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst38|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst34|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst34|q           ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst38|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst38'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst39|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst38|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst38|q           ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst39|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst39'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst40|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst39|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst39|q           ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst40|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst40'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst41|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst40|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst40|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst41|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst41'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst45|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst41|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst41|q           ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst45|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst45'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst46|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst45|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst45|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst46|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst46'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst47|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst46|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst46|q           ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst47|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst47'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst48|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst47|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst47|q           ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst48|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst48'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst52|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst48|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst48|q           ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst52|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst52'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst53|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst52|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst52|q           ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst53|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst53'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst54|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst53|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst53|q           ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst54|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst54'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst55|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst54|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst54|q           ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst55|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst55'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst59|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst55|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst55|q           ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst59|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst59'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst60|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst59|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst59|q           ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst60|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst60'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst61|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst60|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst60|q           ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst61|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisorFreq:inst1|inst61'                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst62|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst61|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst61|q           ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst62|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; 2.184 ; 2.701 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; 1.838 ; 2.311 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; 1.790 ; 2.229 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; 2.184 ; 2.701 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; 2.133 ; 2.588 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; 1.331 ; 1.778 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; 1.949 ; 2.408 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; 1.520 ; 1.983 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; 1.498 ; 1.944 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; 3.258 ; 3.717 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; 3.258 ; 3.717 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; 3.176 ; 3.659 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; -0.897 ; -1.323 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; -1.365 ; -1.799 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; -1.320 ; -1.726 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; -1.697 ; -2.173 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; -1.649 ; -2.065 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; -0.897 ; -1.323 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; -1.443 ; -1.863 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; -1.032 ; -1.455 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; -1.011 ; -1.418 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; -1.527 ; -1.982 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; -1.663 ; -2.095 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; -1.527 ; -1.982 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 6.826 ; 6.813 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 6.495 ; 6.419 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 6.457 ; 6.418 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 6.777 ; 6.653 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 6.764 ; 6.792 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 6.689 ; 6.813 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 6.777 ; 6.792 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 6.826 ; 6.783 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 7.258 ; 7.228 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 6.820 ; 6.771 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 6.840 ; 6.730 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 6.852 ; 6.731 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 6.731 ; 6.827 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 6.729 ; 6.853 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 7.258 ; 7.228 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 7.101 ; 6.983 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 5.950 ; 5.972 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 6.067 ; 5.994 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 6.069 ; 5.999 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 5.992 ; 5.972 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 5.950 ; 6.009 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 6.015 ; 6.027 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 6.041 ; 5.977 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 6.048 ; 5.976 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 6.180 ; 6.175 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 6.253 ; 6.182 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 6.247 ; 6.175 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 6.257 ; 6.220 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 6.180 ; 6.254 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 6.214 ; 6.251 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 6.697 ; 6.620 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 6.497 ; 6.424 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+------------+-----------------+--------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                           ;
+------------+-----------------+--------------------------+------------------------------------------------+
; 608.27 MHz ; 500.0 MHz       ; divisorFreq:inst1|inst62 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; divisorFreq:inst1|inst62 ; -0.644 ; -3.476        ;
; divisorFreq:inst1|inst40 ; 0.061  ; 0.000         ;
; divisorFreq:inst1|inst61 ; 0.063  ; 0.000         ;
; divisorFreq:inst1|inst53 ; 0.076  ; 0.000         ;
; divisorFreq:inst1|inst32 ; 0.109  ; 0.000         ;
; divisorFreq:inst1|inst46 ; 0.113  ; 0.000         ;
; divisorFreq:inst1|inst26 ; 0.117  ; 0.000         ;
; divisorFreq:inst1|inst55 ; 0.117  ; 0.000         ;
; divisorFreq:inst1|inst34 ; 0.118  ; 0.000         ;
; clk                      ; 0.142  ; 0.000         ;
; divisorFreq:inst1|inst60 ; 0.153  ; 0.000         ;
; divisorFreq:inst1|inst28 ; 0.192  ; 0.000         ;
; divisorFreq:inst1|inst33 ; 0.207  ; 0.000         ;
; divisorFreq:inst1|inst52 ; 0.212  ; 0.000         ;
; divisorFreq:inst1|inst45 ; 0.217  ; 0.000         ;
; divisorFreq:inst1|inst54 ; 0.218  ; 0.000         ;
; divisorFreq:inst1|inst59 ; 0.227  ; 0.000         ;
; divisorFreq:inst1|inst38 ; 0.228  ; 0.000         ;
; divisorFreq:inst1|inst27 ; 0.231  ; 0.000         ;
; divisorFreq:inst1|inst47 ; 0.233  ; 0.000         ;
; divisorFreq:inst1|inst31 ; 0.239  ; 0.000         ;
; divisorFreq:inst1|inst25 ; 0.244  ; 0.000         ;
; divisorFreq:inst1|inst48 ; 0.254  ; 0.000         ;
; divisorFreq:inst1|inst39 ; 0.264  ; 0.000         ;
; divisorFreq:inst1|inst41 ; 0.288  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; divisorFreq:inst1|inst48 ; -0.118 ; -0.118        ;
; clk                      ; -0.095 ; -0.095        ;
; divisorFreq:inst1|inst41 ; -0.063 ; -0.063        ;
; divisorFreq:inst1|inst39 ; -0.032 ; -0.032        ;
; divisorFreq:inst1|inst34 ; -0.022 ; -0.022        ;
; divisorFreq:inst1|inst26 ; -0.021 ; -0.021        ;
; divisorFreq:inst1|inst55 ; -0.021 ; -0.021        ;
; divisorFreq:inst1|inst46 ; -0.017 ; -0.017        ;
; divisorFreq:inst1|inst32 ; -0.010 ; -0.010        ;
; divisorFreq:inst1|inst28 ; -0.003 ; -0.003        ;
; divisorFreq:inst1|inst25 ; 0.005  ; 0.000         ;
; divisorFreq:inst1|inst31 ; 0.010  ; 0.000         ;
; divisorFreq:inst1|inst52 ; 0.010  ; 0.000         ;
; divisorFreq:inst1|inst60 ; 0.010  ; 0.000         ;
; divisorFreq:inst1|inst47 ; 0.016  ; 0.000         ;
; divisorFreq:inst1|inst53 ; 0.016  ; 0.000         ;
; divisorFreq:inst1|inst27 ; 0.019  ; 0.000         ;
; divisorFreq:inst1|inst38 ; 0.021  ; 0.000         ;
; divisorFreq:inst1|inst59 ; 0.022  ; 0.000         ;
; divisorFreq:inst1|inst54 ; 0.054  ; 0.000         ;
; divisorFreq:inst1|inst45 ; 0.055  ; 0.000         ;
; divisorFreq:inst1|inst33 ; 0.065  ; 0.000         ;
; divisorFreq:inst1|inst40 ; 0.070  ; 0.000         ;
; divisorFreq:inst1|inst61 ; 0.098  ; 0.000         ;
; divisorFreq:inst1|inst62 ; 0.299  ; 0.000         ;
+--------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -4.000        ;
; divisorFreq:inst1|inst62 ; -1.000 ; -8.000        ;
; divisorFreq:inst1|inst25 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst26 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst27 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst28 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst31 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst32 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst33 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst34 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst38 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst39 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst40 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst41 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst45 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst46 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst47 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst48 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst52 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst53 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst54 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst55 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst59 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst60 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst61 ; -1.000 ; -1.000        ;
+--------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst62'                                                                                                  ;
+--------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.644 ; contador8b:inst|inst14 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.897      ;
; -0.639 ; contador8b:inst|inst6  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.892      ;
; -0.636 ; contador8b:inst|inst14 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.889      ;
; -0.631 ; contador8b:inst|inst6  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.884      ;
; -0.520 ; contador8b:inst|inst28 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.447      ;
; -0.512 ; contador8b:inst|inst28 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.439      ;
; -0.500 ; contador8b:inst|inst2  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.753      ;
; -0.492 ; contador8b:inst|inst2  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.745      ;
; -0.477 ; contador8b:inst|inst2  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.730      ;
; -0.469 ; contador8b:inst|inst2  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.410      ;
; -0.469 ; contador8b:inst|inst21 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.722      ;
; -0.462 ; contador8b:inst|inst21 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.715      ;
; -0.457 ; contador8b:inst|inst2  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.710      ;
; -0.443 ; contador8b:inst|inst21 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.696      ;
; -0.442 ; contador8b:inst|inst21 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.695      ;
; -0.424 ; contador8b:inst|inst14 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.677      ;
; -0.405 ; contador8b:inst|inst6  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.346      ;
; -0.404 ; contador8b:inst|inst14 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.657      ;
; -0.388 ; contador8b:inst|inst2  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.329      ;
; -0.373 ; contador8b:inst|inst35 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.300      ;
; -0.370 ; contador8b:inst|inst6  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.623      ;
; -0.368 ; contador8b:inst|inst2  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.309      ;
; -0.365 ; contador8b:inst|inst35 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.292      ;
; -0.350 ; contador8b:inst|inst6  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.258      ; 1.603      ;
; -0.289 ; contador8b:inst|inst14 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.230      ;
; -0.283 ; contador8b:inst|inst14 ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.224      ;
; -0.272 ; contador8b:inst|inst6  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.213      ;
; -0.269 ; contador8b:inst|inst28 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.196      ;
; -0.227 ; contador8b:inst|inst28 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.154      ;
; -0.214 ; contador8b:inst|inst42 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 1.141      ;
; -0.153 ; contador8b:inst|inst6  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 1.094      ;
; 0.344  ; contador8b:inst|inst42 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 0.583      ;
; 0.344  ; contador8b:inst|inst49 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 0.583      ;
; 0.344  ; contador8b:inst|inst35 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.068     ; 0.583      ;
; 0.358  ; contador8b:inst|inst2  ; contador8b:inst|inst2  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 0.583      ;
; 0.358  ; contador8b:inst|inst21 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.054     ; 0.583      ;
+--------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst40'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.061 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 0.500        ; 0.676      ; 1.310      ;
; 0.639 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 1.000        ; 0.676      ; 1.232      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst61'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.063 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 0.500        ; 0.677      ; 1.299      ;
; 0.605 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 1.000        ; 0.677      ; 1.257      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst53'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.076 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 0.500        ; 1.024      ; 1.643      ;
; 0.585 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 1.000        ; 1.024      ; 1.634      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst32'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.109 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 0.500        ; 0.803      ; 1.389      ;
; 0.630 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 1.000        ; 0.803      ; 1.368      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst46'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.113 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 0.500        ; 0.809      ; 1.391      ;
; 0.636 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 1.000        ; 0.809      ; 1.368      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst26'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.117 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 0.500        ; 0.808      ; 1.386      ;
; 0.641 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 1.000        ; 0.808      ; 1.362      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst55'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.117 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 0.500        ; 0.809      ; 1.387      ;
; 0.642 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 1.000        ; 0.809      ; 1.362      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst34'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.118 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 0.500        ; 0.809      ; 1.386      ;
; 0.642 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 1.000        ; 0.809      ; 1.362      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                             ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.142 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 0.500        ; 1.490      ; 2.023      ;
; 0.655 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 1.000        ; 1.490      ; 2.010      ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst60'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.153 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 0.500        ; 1.038      ; 1.580      ;
; 0.652 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 1.000        ; 1.038      ; 1.581      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst28'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.192 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 0.500        ; 1.018      ; 1.521      ;
; 0.746 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 1.000        ; 1.018      ; 1.467      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst33'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.207 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 0.500        ; 0.666      ; 1.154      ;
; 0.723 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 1.000        ; 0.666      ; 1.138      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst52'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.212 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 0.500        ; 0.666      ; 1.149      ;
; 0.762 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 1.000        ; 0.666      ; 1.099      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst45'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.217 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 0.500        ; 0.676      ; 1.154      ;
; 0.733 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 1.000        ; 0.676      ; 1.138      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst54'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.218 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 0.500        ; 0.677      ; 1.154      ;
; 0.734 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 1.000        ; 0.677      ; 1.138      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst59'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.227 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 0.500        ; 0.666      ; 1.134      ;
; 0.766 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 1.000        ; 0.666      ; 1.095      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst38'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.228 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 0.500        ; 0.666      ; 1.133      ;
; 0.767 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 1.000        ; 0.666      ; 1.094      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst27'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.231 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 0.500        ; 0.666      ; 1.130      ;
; 0.767 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 1.000        ; 0.666      ; 1.094      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst47'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.233 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 0.500        ; 0.666      ; 1.128      ;
; 0.771 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 1.000        ; 0.666      ; 1.090      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst31'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.239 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 0.500        ; 0.677      ; 1.133      ;
; 0.778 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 1.000        ; 0.677      ; 1.094      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst25'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.244 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 0.500        ; 0.677      ; 1.128      ;
; 0.782 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 1.000        ; 0.677      ; 1.090      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst48'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.254 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 0.500        ; 0.985      ; 1.426      ;
; 0.805 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 1.000        ; 0.985      ; 1.375      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst39'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.264 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 0.500        ; 1.022      ; 1.453      ;
; 0.794 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 1.000        ; 1.022      ; 1.423      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisorFreq:inst1|inst41'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.288 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 0.500        ; 0.952      ; 1.359      ;
; 0.809 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 1.000        ; 0.952      ; 1.338      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst48'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.118 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 0.000        ; 1.042      ; 1.248      ;
; 0.436  ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; -0.500       ; 1.042      ; 1.302      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                               ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.095 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 0.000        ; 1.535      ; 1.784      ;
; 0.433  ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; -0.500       ; 1.535      ; 1.812      ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst41'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.063 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 0.000        ; 1.008      ; 1.269      ;
; 0.465  ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; -0.500       ; 1.008      ; 1.297      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst39'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.032 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 0.000        ; 1.080      ; 1.372      ;
; 0.498  ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; -0.500       ; 1.080      ; 1.402      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst34'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.022 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 0.000        ; 0.859      ; 1.161      ;
; 0.526  ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; -0.500       ; 0.859      ; 1.209      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst26'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.021 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 0.000        ; 0.858      ; 1.161      ;
; 0.527  ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; -0.500       ; 0.858      ; 1.209      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst55'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.021 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 0.000        ; 0.859      ; 1.162      ;
; 0.527  ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; -0.500       ; 0.859      ; 1.210      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst46'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.017 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 0.000        ; 0.859      ; 1.166      ;
; 0.527  ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; -0.500       ; 0.859      ; 1.210      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst32'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.010 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 0.000        ; 0.852      ; 1.166      ;
; 0.533  ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; -0.500       ; 0.852      ; 1.209      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst28'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.003 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 0.000        ; 1.076      ; 1.397      ;
; 0.555  ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; -0.500       ; 1.076      ; 1.455      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst25'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.005 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 0.000        ; 0.721      ; 1.050      ;
; 0.544 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; -0.500       ; 0.721      ; 1.089      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst31'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.010 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 0.000        ; 0.721      ; 1.055      ;
; 0.549 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; -0.500       ; 0.721      ; 1.094      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst52'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.010 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 0.000        ; 0.710      ; 1.044      ;
; 0.563 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; -0.500       ; 0.710      ; 1.097      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst60'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.010 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 0.000        ; 1.097      ; 1.431      ;
; 0.532 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; -0.500       ; 1.097      ; 1.453      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst47'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.016 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 0.000        ; 0.710      ; 1.050      ;
; 0.555 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; -0.500       ; 0.710      ; 1.089      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst53'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.016 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 0.000        ; 1.083      ; 1.423      ;
; 0.539 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; -0.500       ; 1.083      ; 1.446      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst27'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.019 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 0.000        ; 0.710      ; 1.053      ;
; 0.556 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; -0.500       ; 0.710      ; 1.090      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst38'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.021 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 0.000        ; 0.710      ; 1.055      ;
; 0.560 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; -0.500       ; 0.710      ; 1.094      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst59'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.022 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 0.000        ; 0.710      ; 1.056      ;
; 0.561 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; -0.500       ; 0.710      ; 1.095      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst54'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.054 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 0.000        ; 0.721      ; 1.099      ;
; 0.569 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; -0.500       ; 0.721      ; 1.114      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst45'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.055 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 0.000        ; 0.720      ; 1.099      ;
; 0.570 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; -0.500       ; 0.720      ; 1.114      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst33'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.065 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 0.000        ; 0.710      ; 1.099      ;
; 0.580 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; -0.500       ; 0.710      ; 1.114      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst40'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.070 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 0.000        ; 0.720      ; 1.114      ;
; 0.641 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; -0.500       ; 0.720      ; 1.185      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst61'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.098 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 0.000        ; 0.721      ; 1.153      ;
; 0.632 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; -0.500       ; 0.721      ; 1.187      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisorFreq:inst1|inst62'                                                                                                  ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.299 ; contador8b:inst|inst35 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; contador8b:inst|inst42 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; contador8b:inst|inst49 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 0.511      ;
; 0.313 ; contador8b:inst|inst21 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; contador8b:inst|inst2  ; contador8b:inst|inst2  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 0.519      ;
; 0.719 ; contador8b:inst|inst21 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.243      ;
; 0.728 ; contador8b:inst|inst21 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.252      ;
; 0.773 ; contador8b:inst|inst28 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 0.985      ;
; 0.776 ; contador8b:inst|inst42 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 0.988      ;
; 0.791 ; contador8b:inst|inst2  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.315      ;
; 0.795 ; contador8b:inst|inst28 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 1.007      ;
; 0.800 ; contador8b:inst|inst2  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.324      ;
; 0.801 ; contador8b:inst|inst6  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 0.999      ;
; 0.884 ; contador8b:inst|inst14 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.082      ;
; 0.887 ; contador8b:inst|inst14 ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.085      ;
; 0.909 ; contador8b:inst|inst6  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.107      ;
; 0.933 ; contador8b:inst|inst6  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.457      ;
; 0.935 ; contador8b:inst|inst6  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.459      ;
; 0.936 ; contador8b:inst|inst6  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.460      ;
; 0.936 ; contador8b:inst|inst2  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.134      ;
; 0.937 ; contador8b:inst|inst6  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.461      ;
; 0.938 ; contador8b:inst|inst14 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.462      ;
; 0.943 ; contador8b:inst|inst2  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.141      ;
; 0.947 ; contador8b:inst|inst14 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.471      ;
; 0.966 ; contador8b:inst|inst35 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 1.178      ;
; 0.977 ; contador8b:inst|inst35 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 1.189      ;
; 0.979 ; contador8b:inst|inst6  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.177      ;
; 0.993 ; contador8b:inst|inst21 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.517      ;
; 1.004 ; contador8b:inst|inst21 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.528      ;
; 1.022 ; contador8b:inst|inst2  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.546      ;
; 1.023 ; contador8b:inst|inst2  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.547      ;
; 1.026 ; contador8b:inst|inst14 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.550      ;
; 1.027 ; contador8b:inst|inst14 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.380      ; 1.551      ;
; 1.029 ; contador8b:inst|inst2  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.054      ; 1.227      ;
; 1.074 ; contador8b:inst|inst28 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 1.286      ;
; 1.085 ; contador8b:inst|inst28 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.068      ; 1.297      ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.306  ; 0.306        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst25|clk         ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o              ;
; 0.452  ; 0.668        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i              ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o              ;
; 0.692  ; 0.692        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst25|clk         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst62'                                                              ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst28|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst35|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst42|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst49|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst14|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst21|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst2|clk                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst6|clk                ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|inclk[0] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62|q                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst14|clk               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst21|clk               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst2|clk                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst6|clk                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst28|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst35|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst42|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst49|clk               ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst25'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst26|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst25|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst25|q           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst26|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst26'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst27|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst26|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst26|q           ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst27|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst27'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst28|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst27|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst27|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst28|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst28'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst31|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst28|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst28|q           ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst31|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst31'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst32|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst31|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst31|q           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst32|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst32'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst33|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst32|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst32|q           ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst33|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst33'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst34|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst33|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst33|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst34|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst34'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst38|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst34|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst34|q           ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst38|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst38'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst39|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst38|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst38|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst39|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst39'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst40|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst39|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst39|q           ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst40|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst40'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst41|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst40|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst40|q           ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst41|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst41'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.260  ; 0.476        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst45|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst41|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst41|q           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst45|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst45'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst46|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst45|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst45|q           ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst46|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst46'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst47|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst46|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst46|q           ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst47|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst47'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst48|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst47|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst47|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst48|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst48'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst52|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst48|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst48|q           ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst52|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst52'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst53|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst52|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst52|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst53|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst53'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst54|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst53|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst53|q           ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst54|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst54'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst55|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst54|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst54|q           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst55|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst55'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst59|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst55|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst55|q           ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst59|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst59'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst60|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst59|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst59|q           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst60|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst60'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst61|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst60|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst60|q           ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst61|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst61'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst62|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst61|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst61|q           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst62|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; 1.938 ; 2.369 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; 1.622 ; 1.996 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; 1.577 ; 1.944 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; 1.938 ; 2.369 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; 1.898 ; 2.263 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; 1.165 ; 1.530 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; 1.737 ; 2.098 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; 1.333 ; 1.706 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; 1.317 ; 1.681 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; 2.891 ; 3.294 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; 2.891 ; 3.294 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; 2.859 ; 3.218 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; -0.778 ; -1.128 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; -1.202 ; -1.544 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; -1.159 ; -1.498 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; -1.506 ; -1.902 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; -1.467 ; -1.802 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; -0.778 ; -1.128 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; -1.285 ; -1.615 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; -0.898 ; -1.239 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; -0.883 ; -1.215 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; -1.364 ; -1.709 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; -1.472 ; -1.822 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; -1.364 ; -1.709 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 6.357 ; 6.348 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 6.063 ; 5.952 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 6.024 ; 5.954 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 6.314 ; 6.221 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 6.259 ; 6.329 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 6.247 ; 6.348 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 6.351 ; 6.284 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 6.357 ; 6.302 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 6.759 ; 6.667 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 6.341 ; 6.272 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 6.358 ; 6.254 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 6.373 ; 6.262 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 6.252 ; 6.347 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 6.259 ; 6.371 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 6.759 ; 6.667 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 6.605 ; 6.483 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 5.555 ; 5.583 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 5.707 ; 5.599 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 5.705 ; 5.604 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 5.636 ; 5.583 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 5.555 ; 5.651 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 5.617 ; 5.668 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 5.681 ; 5.584 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 5.686 ; 5.605 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 5.778 ; 5.770 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 5.860 ; 5.773 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 5.858 ; 5.770 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 5.871 ; 5.788 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 5.778 ; 5.868 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 5.785 ; 5.866 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 6.275 ; 6.153 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 6.095 ; 5.990 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; divisorFreq:inst1|inst62 ; 0.003 ; 0.000         ;
; divisorFreq:inst1|inst61 ; 0.230 ; 0.000         ;
; divisorFreq:inst1|inst53 ; 0.235 ; 0.000         ;
; divisorFreq:inst1|inst40 ; 0.240 ; 0.000         ;
; divisorFreq:inst1|inst46 ; 0.246 ; 0.000         ;
; divisorFreq:inst1|inst32 ; 0.247 ; 0.000         ;
; divisorFreq:inst1|inst55 ; 0.247 ; 0.000         ;
; divisorFreq:inst1|inst34 ; 0.248 ; 0.000         ;
; divisorFreq:inst1|inst26 ; 0.249 ; 0.000         ;
; clk                      ; 0.252 ; 0.000         ;
; divisorFreq:inst1|inst60 ; 0.277 ; 0.000         ;
; divisorFreq:inst1|inst33 ; 0.331 ; 0.000         ;
; divisorFreq:inst1|inst28 ; 0.332 ; 0.000         ;
; divisorFreq:inst1|inst45 ; 0.337 ; 0.000         ;
; divisorFreq:inst1|inst54 ; 0.338 ; 0.000         ;
; divisorFreq:inst1|inst52 ; 0.340 ; 0.000         ;
; divisorFreq:inst1|inst39 ; 0.343 ; 0.000         ;
; divisorFreq:inst1|inst48 ; 0.344 ; 0.000         ;
; divisorFreq:inst1|inst59 ; 0.355 ; 0.000         ;
; divisorFreq:inst1|inst38 ; 0.356 ; 0.000         ;
; divisorFreq:inst1|inst27 ; 0.359 ; 0.000         ;
; divisorFreq:inst1|inst47 ; 0.362 ; 0.000         ;
; divisorFreq:inst1|inst31 ; 0.363 ; 0.000         ;
; divisorFreq:inst1|inst25 ; 0.369 ; 0.000         ;
; divisorFreq:inst1|inst41 ; 0.372 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; divisorFreq:inst1|inst48 ; -0.048 ; -0.048        ;
; clk                      ; -0.047 ; -0.047        ;
; divisorFreq:inst1|inst41 ; -0.021 ; -0.021        ;
; divisorFreq:inst1|inst39 ; -0.019 ; -0.019        ;
; divisorFreq:inst1|inst25 ; -0.014 ; -0.014        ;
; divisorFreq:inst1|inst31 ; -0.007 ; -0.007        ;
; divisorFreq:inst1|inst47 ; -0.007 ; -0.007        ;
; divisorFreq:inst1|inst27 ; -0.004 ; -0.004        ;
; divisorFreq:inst1|inst28 ; -0.001 ; -0.001        ;
; divisorFreq:inst1|inst38 ; 0.000  ; 0.000         ;
; divisorFreq:inst1|inst59 ; 0.001  ; 0.000         ;
; divisorFreq:inst1|inst52 ; 0.004  ; 0.000         ;
; divisorFreq:inst1|inst54 ; 0.004  ; 0.000         ;
; divisorFreq:inst1|inst26 ; 0.005  ; 0.000         ;
; divisorFreq:inst1|inst45 ; 0.005  ; 0.000         ;
; divisorFreq:inst1|inst34 ; 0.006  ; 0.000         ;
; divisorFreq:inst1|inst55 ; 0.006  ; 0.000         ;
; divisorFreq:inst1|inst32 ; 0.011  ; 0.000         ;
; divisorFreq:inst1|inst33 ; 0.011  ; 0.000         ;
; divisorFreq:inst1|inst46 ; 0.012  ; 0.000         ;
; divisorFreq:inst1|inst60 ; 0.013  ; 0.000         ;
; divisorFreq:inst1|inst53 ; 0.018  ; 0.000         ;
; divisorFreq:inst1|inst61 ; 0.040  ; 0.000         ;
; divisorFreq:inst1|inst40 ; 0.053  ; 0.000         ;
; divisorFreq:inst1|inst62 ; 0.179  ; 0.000         ;
+--------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -4.055        ;
; divisorFreq:inst1|inst62 ; -1.000 ; -8.000        ;
; divisorFreq:inst1|inst25 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst26 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst27 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst28 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst31 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst32 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst33 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst34 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst38 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst39 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst40 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst41 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst45 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst46 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst47 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst48 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst52 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst53 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst54 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst55 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst59 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst60 ; -1.000 ; -1.000        ;
; divisorFreq:inst1|inst61 ; -1.000 ; -1.000        ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst62'                                                                                                 ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.003 ; contador8b:inst|inst14 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.136      ;
; 0.008 ; contador8b:inst|inst6  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.131      ;
; 0.015 ; contador8b:inst|inst6  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.124      ;
; 0.017 ; contador8b:inst|inst14 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.122      ;
; 0.055 ; contador8b:inst|inst28 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.888      ;
; 0.056 ; contador8b:inst|inst2  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.083      ;
; 0.056 ; contador8b:inst|inst2  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.083      ;
; 0.064 ; contador8b:inst|inst21 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.075      ;
; 0.064 ; contador8b:inst|inst21 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.075      ;
; 0.070 ; contador8b:inst|inst28 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.873      ;
; 0.077 ; contador8b:inst|inst2  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.062      ;
; 0.079 ; contador8b:inst|inst2  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.872      ;
; 0.082 ; contador8b:inst|inst2  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.057      ;
; 0.085 ; contador8b:inst|inst21 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.054      ;
; 0.086 ; contador8b:inst|inst14 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.053      ;
; 0.090 ; contador8b:inst|inst21 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.049      ;
; 0.109 ; contador8b:inst|inst6  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.842      ;
; 0.112 ; contador8b:inst|inst14 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.027      ;
; 0.126 ; contador8b:inst|inst2  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.825      ;
; 0.131 ; contador8b:inst|inst6  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 1.008      ;
; 0.135 ; contador8b:inst|inst2  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.816      ;
; 0.157 ; contador8b:inst|inst6  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; 0.152      ; 0.982      ;
; 0.165 ; contador8b:inst|inst35 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.778      ;
; 0.180 ; contador8b:inst|inst35 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.763      ;
; 0.188 ; contador8b:inst|inst14 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.763      ;
; 0.195 ; contador8b:inst|inst6  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.756      ;
; 0.199 ; contador8b:inst|inst14 ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.752      ;
; 0.203 ; contador8b:inst|inst28 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.740      ;
; 0.234 ; contador8b:inst|inst28 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.709      ;
; 0.241 ; contador8b:inst|inst42 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.702      ;
; 0.277 ; contador8b:inst|inst6  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.674      ;
; 0.584 ; contador8b:inst|inst42 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.359      ;
; 0.584 ; contador8b:inst|inst49 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.359      ;
; 0.584 ; contador8b:inst|inst35 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.044     ; 0.359      ;
; 0.592 ; contador8b:inst|inst2  ; contador8b:inst|inst2  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; contador8b:inst|inst21 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 1.000        ; -0.036     ; 0.359      ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst61'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.230 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 0.500        ; 0.417      ; 0.789      ;
; 0.770 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 1.000        ; 0.417      ; 0.749      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst53'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.235 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 0.500        ; 0.623      ; 1.000      ;
; 0.738 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 1.000        ; 0.623      ; 0.997      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst40'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.240 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 0.500        ; 0.416      ; 0.788      ;
; 0.765 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 1.000        ; 0.416      ; 0.763      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst46'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.246 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 0.500        ; 0.481      ; 0.847      ;
; 0.752 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 1.000        ; 0.481      ; 0.841      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst32'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.247 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 0.500        ; 0.480      ; 0.845      ;
; 0.754 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 1.000        ; 0.480      ; 0.838      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst55'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.247 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 0.500        ; 0.481      ; 0.846      ;
; 0.753 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 1.000        ; 0.481      ; 0.840      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst34'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.248 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 0.500        ; 0.481      ; 0.845      ;
; 0.754 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 1.000        ; 0.481      ; 0.839      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst26'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.249 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 0.500        ; 0.482      ; 0.845      ;
; 0.755 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 1.000        ; 0.482      ; 0.839      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                             ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.252 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 0.500        ; 0.888      ; 1.228      ;
; 0.759 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 1.000        ; 0.888      ; 1.221      ;
+-------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst60'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.277 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 0.500        ; 0.619      ; 0.954      ;
; 0.783 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 1.000        ; 0.619      ; 0.948      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst33'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.331 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 0.500        ; 0.409      ; 0.690      ;
; 0.863 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 1.000        ; 0.409      ; 0.658      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst28'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.332 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 0.500        ; 0.622      ; 0.902      ;
; 0.845 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 1.000        ; 0.622      ; 0.889      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst45'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.337 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 0.500        ; 0.415      ; 0.690      ;
; 0.869 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 1.000        ; 0.415      ; 0.658      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst54'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.338 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 0.500        ; 0.416      ; 0.690      ;
; 0.870 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 1.000        ; 0.416      ; 0.658      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst52'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.340 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 0.500        ; 0.410      ; 0.682      ;
; 0.857 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 1.000        ; 0.410      ; 0.665      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst39'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.343 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 0.500        ; 0.600      ; 0.869      ;
; 0.879 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 1.000        ; 0.600      ; 0.833      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst48'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.344 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 0.500        ; 0.588      ; 0.856      ;
; 0.853 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 1.000        ; 0.588      ; 0.847      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst59'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.355 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 0.500        ; 0.409      ; 0.666      ;
; 0.872 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 1.000        ; 0.409      ; 0.649      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst38'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.356 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 0.500        ; 0.409      ; 0.665      ;
; 0.872 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 1.000        ; 0.409      ; 0.649      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst27'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.359 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 0.500        ; 0.409      ; 0.662      ;
; 0.876 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 1.000        ; 0.409      ; 0.645      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst47'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.362 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 0.500        ; 0.410      ; 0.660      ;
; 0.880 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 1.000        ; 0.410      ; 0.642      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst31'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.363 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 0.500        ; 0.416      ; 0.665      ;
; 0.879 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 1.000        ; 0.416      ; 0.649      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst25'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.369 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 0.500        ; 0.417      ; 0.660      ;
; 0.887 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 1.000        ; 0.417      ; 0.642      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisorFreq:inst1|inst41'                                                                                                     ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.372 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 0.500        ; 0.559      ; 0.799      ;
; 0.869 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 1.000        ; 0.559      ; 0.802      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst48'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.048 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 0.000        ; 0.623      ; 0.764      ;
; 0.468  ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; -0.500       ; 0.623      ; 0.780      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                               ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.047 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; 0.000        ; 0.918      ; 1.080      ;
; 0.468  ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; divisorFreq:inst1|inst25 ; clk         ; -0.500       ; 0.918      ; 1.095      ;
+--------+--------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst41'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.021 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 0.000        ; 0.593      ; 0.761      ;
; 0.484  ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; -0.500       ; 0.593      ; 0.766      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst39'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.019 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 0.000        ; 0.635      ; 0.805      ;
; 0.514  ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; -0.500       ; 0.635      ; 0.838      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst25'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.014 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 0.000        ; 0.445      ; 0.620      ;
; 0.503  ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; -0.500       ; 0.445      ; 0.637      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst31'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.007 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 0.000        ; 0.444      ; 0.626      ;
; 0.508  ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; -0.500       ; 0.444      ; 0.641      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst47'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.007 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 0.000        ; 0.438      ; 0.620      ;
; 0.510  ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; -0.500       ; 0.438      ; 0.637      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst27'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.004 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 0.000        ; 0.437      ; 0.622      ;
; 0.512  ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; -0.500       ; 0.437      ; 0.638      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst28'                                                                                                       ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.001 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 0.000        ; 0.658      ; 0.846      ;
; 0.519  ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; -0.500       ; 0.658      ; 0.866      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst38'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.000 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 0.000        ; 0.437      ; 0.626      ;
; 0.515 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; -0.500       ; 0.437      ; 0.641      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst59'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.001 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 0.000        ; 0.437      ; 0.627      ;
; 0.516 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; -0.500       ; 0.437      ; 0.642      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst52'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.004 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 0.000        ; 0.438      ; 0.631      ;
; 0.527 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; -0.500       ; 0.438      ; 0.654      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst54'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.004 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 0.000        ; 0.444      ; 0.637      ;
; 0.533 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; -0.500       ; 0.444      ; 0.666      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst26'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.005 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 0.000        ; 0.513      ; 0.707      ;
; 0.533 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; -0.500       ; 0.513      ; 0.735      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst45'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.005 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 0.000        ; 0.443      ; 0.637      ;
; 0.534 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; -0.500       ; 0.443      ; 0.666      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst34'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.006 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 0.000        ; 0.512      ; 0.707      ;
; 0.534 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; -0.500       ; 0.512      ; 0.735      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst55'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.006 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 0.000        ; 0.512      ; 0.707      ;
; 0.534 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; -0.500       ; 0.512      ; 0.735      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst32'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.011 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 0.000        ; 0.510      ; 0.710      ;
; 0.535 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; -0.500       ; 0.510      ; 0.734      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst33'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.011 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 0.000        ; 0.437      ; 0.637      ;
; 0.540 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; -0.500       ; 0.437      ; 0.666      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst46'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.012 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 0.000        ; 0.512      ; 0.713      ;
; 0.535 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; -0.500       ; 0.512      ; 0.736      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst60'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.013 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 0.000        ; 0.655      ; 0.857      ;
; 0.536 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; -0.500       ; 0.655      ; 0.880      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst53'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.018 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 0.000        ; 0.659      ; 0.866      ;
; 0.526 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; -0.500       ; 0.659      ; 0.874      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst61'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.040 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 0.000        ; 0.445      ; 0.684      ;
; 0.568 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; -0.500       ; 0.445      ; 0.712      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst40'                                                                                                      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.053 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 0.000        ; 0.444      ; 0.686      ;
; 0.574 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; -0.500       ; 0.444      ; 0.707      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisorFreq:inst1|inst62'                                                                                                  ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.179 ; contador8b:inst|inst35 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; contador8b:inst|inst42 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; contador8b:inst|inst49 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; contador8b:inst|inst21 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; contador8b:inst|inst2  ; contador8b:inst|inst2  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.314      ;
; 0.447 ; contador8b:inst|inst21 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.763      ;
; 0.448 ; contador8b:inst|inst21 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.764      ;
; 0.460 ; contador8b:inst|inst42 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; contador8b:inst|inst28 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; contador8b:inst|inst6  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.582      ;
; 0.466 ; contador8b:inst|inst28 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.594      ;
; 0.488 ; contador8b:inst|inst2  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.804      ;
; 0.489 ; contador8b:inst|inst2  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.805      ;
; 0.521 ; contador8b:inst|inst14 ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; contador8b:inst|inst6  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; contador8b:inst|inst14 ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.643      ;
; 0.538 ; contador8b:inst|inst6  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.854      ;
; 0.541 ; contador8b:inst|inst6  ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.857      ;
; 0.550 ; contador8b:inst|inst2  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.670      ;
; 0.553 ; contador8b:inst|inst6  ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.869      ;
; 0.555 ; contador8b:inst|inst6  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.871      ;
; 0.558 ; contador8b:inst|inst2  ; contador8b:inst|inst14 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.678      ;
; 0.573 ; contador8b:inst|inst14 ; contador8b:inst|inst28 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.889      ;
; 0.573 ; contador8b:inst|inst6  ; contador8b:inst|inst21 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.693      ;
; 0.574 ; contador8b:inst|inst14 ; contador8b:inst|inst35 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.890      ;
; 0.581 ; contador8b:inst|inst14 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.897      ;
; 0.585 ; contador8b:inst|inst35 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.713      ;
; 0.591 ; contador8b:inst|inst35 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.719      ;
; 0.591 ; contador8b:inst|inst2  ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.907      ;
; 0.593 ; contador8b:inst|inst21 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.909      ;
; 0.598 ; contador8b:inst|inst14 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.914      ;
; 0.607 ; contador8b:inst|inst2  ; contador8b:inst|inst6  ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; contador8b:inst|inst2  ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.924      ;
; 0.610 ; contador8b:inst|inst21 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.232      ; 0.926      ;
; 0.652 ; contador8b:inst|inst28 ; contador8b:inst|inst42 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.780      ;
; 0.658 ; contador8b:inst|inst28 ; contador8b:inst|inst49 ; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 0.000        ; 0.044      ; 0.786      ;
+-------+------------------------+------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o              ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst25|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i              ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisorFreq:inst1|inst25 ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst25|clk         ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst62'                                                              ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst14        ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst2         ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst21        ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst6         ;
; 0.373  ; 0.589        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst28        ;
; 0.373  ; 0.589        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst35        ;
; 0.373  ; 0.589        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst42        ;
; 0.373  ; 0.589        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; contador8b:inst|inst49        ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst28|clk               ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst35|clk               ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst42|clk               ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst49|clk               ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst14|clk               ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst21|clk               ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst2|clk                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst6|clk                ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|inclk[0] ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62|q                ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|inclk[0] ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst1|inst62~clkctrl|outclk   ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst14|clk               ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst21|clk               ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst2|clk                ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst6|clk                ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst28|clk               ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst35|clk               ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst42|clk               ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst62 ; Rise       ; inst|inst49|clk               ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst25'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; divisorFreq:inst1|inst26 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst26|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst25|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst25|q           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst25 ; Rise       ; inst1|inst26|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst26'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; divisorFreq:inst1|inst27 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst27|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst26|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst26|q           ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst26 ; Rise       ; inst1|inst27|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst27'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; divisorFreq:inst1|inst28 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst28|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst27|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst27|q           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst27 ; Rise       ; inst1|inst28|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst28'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; divisorFreq:inst1|inst31 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst31|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst28|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst28|q           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst28 ; Rise       ; inst1|inst31|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst31'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; divisorFreq:inst1|inst32 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst32|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst31|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst31|q           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst31 ; Rise       ; inst1|inst32|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst32'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; divisorFreq:inst1|inst33 ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst33|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst32|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst32|q           ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst32 ; Rise       ; inst1|inst33|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst33'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; divisorFreq:inst1|inst34 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst34|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst33|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst33|q           ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst33 ; Rise       ; inst1|inst34|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst34'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; divisorFreq:inst1|inst38 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst38|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst34|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst34|q           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst34 ; Rise       ; inst1|inst38|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst38'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; divisorFreq:inst1|inst39 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst39|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst38|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst38|q           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst38 ; Rise       ; inst1|inst39|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst39'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; divisorFreq:inst1|inst40 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst40|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst39|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst39|q           ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst39 ; Rise       ; inst1|inst40|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst40'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; divisorFreq:inst1|inst41 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst41|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst40|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst40|q           ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst40 ; Rise       ; inst1|inst41|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst41'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; divisorFreq:inst1|inst45 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst45|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst41|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst41|q           ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst41 ; Rise       ; inst1|inst45|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst45'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; divisorFreq:inst1|inst46 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst46|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst45|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst45|q           ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst45 ; Rise       ; inst1|inst46|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst46'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; divisorFreq:inst1|inst47 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst47|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst46|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst46|q           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst46 ; Rise       ; inst1|inst47|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst47'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; divisorFreq:inst1|inst48 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst48|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst47|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst47|q           ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst47 ; Rise       ; inst1|inst48|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst48'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; divisorFreq:inst1|inst52 ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst52|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst48|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst48|q           ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst48 ; Rise       ; inst1|inst52|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst52'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; divisorFreq:inst1|inst53 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst53|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst52|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst52|q           ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst52 ; Rise       ; inst1|inst53|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst53'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; divisorFreq:inst1|inst54 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst54|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst53|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst53|q           ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst53 ; Rise       ; inst1|inst54|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst54'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; divisorFreq:inst1|inst55 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst55|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst54|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst54|q           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst54 ; Rise       ; inst1|inst55|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst55'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; divisorFreq:inst1|inst59 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst59|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst55|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst55|q           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst55 ; Rise       ; inst1|inst59|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst59'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; divisorFreq:inst1|inst60 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst60|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst59|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst59|q           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst59 ; Rise       ; inst1|inst60|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst60'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; divisorFreq:inst1|inst61 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst61|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst60|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst60|q           ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst60 ; Rise       ; inst1|inst61|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisorFreq:inst1|inst61'                                                         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; divisorFreq:inst1|inst62 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst62|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst61|q           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst61|q           ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; divisorFreq:inst1|inst61 ; Rise       ; inst1|inst62|clk         ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; 1.244 ; 1.917 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; 1.037 ; 1.649 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; 0.991 ; 1.605 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; 1.244 ; 1.917 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; 1.190 ; 1.829 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; 0.736 ; 1.356 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; 1.090 ; 1.744 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; 0.845 ; 1.474 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; 0.832 ; 1.453 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; 1.807 ; 2.440 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; 1.807 ; 2.421 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; 1.756 ; 2.440 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; -0.493 ; -1.098 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; -0.769 ; -1.359 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; -0.724 ; -1.319 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; -0.967 ; -1.617 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; -0.916 ; -1.533 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; -0.493 ; -1.098 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; -0.804 ; -1.435 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; -0.568 ; -1.176 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; -0.556 ; -1.156 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; -0.854 ; -1.514 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; -0.903 ; -1.527 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; -0.854 ; -1.514 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 4.049 ; 4.058 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 3.812 ; 3.826 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 3.784 ; 3.827 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 3.994 ; 3.939 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 4.049 ; 4.009 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 3.958 ; 4.007 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 3.933 ; 4.057 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 4.009 ; 4.058 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 4.240 ; 4.290 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 4.004 ; 4.020 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 4.022 ; 4.002 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 4.023 ; 3.974 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 4.001 ; 4.007 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 3.982 ; 4.027 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 4.240 ; 4.290 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 4.172 ; 4.144 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 3.513 ; 3.529 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 3.543 ; 3.567 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 3.540 ; 3.570 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 3.513 ; 3.584 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 3.553 ; 3.529 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 3.614 ; 3.535 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 3.534 ; 3.567 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 3.533 ; 3.566 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 3.640 ; 3.644 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 3.645 ; 3.657 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 3.640 ; 3.652 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 3.642 ; 3.706 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 3.657 ; 3.645 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 3.707 ; 3.644 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 3.878 ; 3.916 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 3.785 ; 3.809 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+---------------------------+--------+--------+----------+---------+---------------------+
; Clock                     ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack          ; -0.814 ; -0.118 ; N/A      ; N/A     ; -3.000              ;
;  clk                      ; 0.029  ; -0.095 ; N/A      ; N/A     ; -3.000              ;
;  divisorFreq:inst1|inst25 ; 0.211  ; -0.014 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst26 ; 0.052  ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst27 ; 0.198  ; -0.004 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst28 ; 0.149  ; -0.003 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst31 ; 0.207  ; -0.007 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst32 ; 0.043  ; -0.010 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst33 ; 0.165  ; 0.011  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst34 ; 0.052  ; -0.022 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst38 ; 0.195  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst39 ; 0.216  ; -0.032 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst40 ; 0.006  ; 0.053  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst41 ; 0.252  ; -0.063 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst45 ; 0.176  ; 0.005  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst46 ; 0.047  ; -0.017 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst47 ; 0.199  ; -0.007 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst48 ; 0.206  ; -0.118 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst52 ; 0.175  ; 0.004  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst53 ; 0.000  ; 0.016  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst54 ; 0.177  ; 0.004  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst55 ; 0.052  ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst59 ; 0.193  ; 0.001  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst60 ; 0.090  ; 0.010  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst61 ; 0.001  ; 0.040  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst62 ; -0.814 ; 0.179  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS           ; -4.702 ; -0.402 ; 0.0      ; 0.0     ; -35.055             ;
;  clk                      ; 0.000  ; -0.095 ; N/A      ; N/A     ; -4.055              ;
;  divisorFreq:inst1|inst25 ; 0.000  ; -0.014 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst26 ; 0.000  ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst27 ; 0.000  ; -0.004 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst28 ; 0.000  ; -0.003 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst31 ; 0.000  ; -0.007 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst32 ; 0.000  ; -0.010 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst33 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst34 ; 0.000  ; -0.022 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst38 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst39 ; 0.000  ; -0.032 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst40 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst41 ; 0.000  ; -0.063 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst45 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst46 ; 0.000  ; -0.017 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst47 ; 0.000  ; -0.007 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst48 ; 0.000  ; -0.118 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst52 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst53 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst54 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst55 ; 0.000  ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst59 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst60 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst61 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  divisorFreq:inst1|inst62 ; -4.702 ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+---------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; 2.184 ; 2.701 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; 1.838 ; 2.311 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; 1.790 ; 2.229 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; 2.184 ; 2.701 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; 2.133 ; 2.588 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; 1.331 ; 1.778 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; 1.949 ; 2.408 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; 1.520 ; 1.983 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; 1.498 ; 1.944 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; 3.258 ; 3.717 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; 3.258 ; 3.717 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; 3.176 ; 3.659 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; D[*]      ; divisorFreq:inst1|inst62 ; -0.493 ; -1.098 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[0]     ; divisorFreq:inst1|inst62 ; -0.769 ; -1.359 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[1]     ; divisorFreq:inst1|inst62 ; -0.724 ; -1.319 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[2]     ; divisorFreq:inst1|inst62 ; -0.967 ; -1.617 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[3]     ; divisorFreq:inst1|inst62 ; -0.916 ; -1.533 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[4]     ; divisorFreq:inst1|inst62 ; -0.493 ; -1.098 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[5]     ; divisorFreq:inst1|inst62 ; -0.804 ; -1.435 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[6]     ; divisorFreq:inst1|inst62 ; -0.568 ; -1.176 ; Rise       ; divisorFreq:inst1|inst62 ;
;  D[7]     ; divisorFreq:inst1|inst62 ; -0.556 ; -1.156 ; Rise       ; divisorFreq:inst1|inst62 ;
; Sel[*]    ; divisorFreq:inst1|inst62 ; -0.854 ; -1.514 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[0]   ; divisorFreq:inst1|inst62 ; -0.903 ; -1.527 ; Rise       ; divisorFreq:inst1|inst62 ;
;  Sel[1]   ; divisorFreq:inst1|inst62 ; -0.854 ; -1.514 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 6.826 ; 6.813 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 6.495 ; 6.419 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 6.457 ; 6.418 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 6.777 ; 6.653 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 6.764 ; 6.792 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 6.689 ; 6.813 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 6.777 ; 6.792 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 6.826 ; 6.783 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 7.258 ; 7.228 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 6.820 ; 6.771 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 6.840 ; 6.730 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 6.852 ; 6.731 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 6.731 ; 6.827 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 6.729 ; 6.853 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 7.258 ; 7.228 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 7.101 ; 6.983 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; S0[*]     ; divisorFreq:inst1|inst62 ; 3.513 ; 3.529 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[0]    ; divisorFreq:inst1|inst62 ; 3.543 ; 3.567 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[1]    ; divisorFreq:inst1|inst62 ; 3.540 ; 3.570 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[2]    ; divisorFreq:inst1|inst62 ; 3.513 ; 3.584 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[3]    ; divisorFreq:inst1|inst62 ; 3.553 ; 3.529 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[4]    ; divisorFreq:inst1|inst62 ; 3.614 ; 3.535 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[5]    ; divisorFreq:inst1|inst62 ; 3.534 ; 3.567 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S0[6]    ; divisorFreq:inst1|inst62 ; 3.533 ; 3.566 ; Rise       ; divisorFreq:inst1|inst62 ;
; S1[*]     ; divisorFreq:inst1|inst62 ; 3.640 ; 3.644 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[0]    ; divisorFreq:inst1|inst62 ; 3.645 ; 3.657 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[1]    ; divisorFreq:inst1|inst62 ; 3.640 ; 3.652 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[2]    ; divisorFreq:inst1|inst62 ; 3.642 ; 3.706 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[3]    ; divisorFreq:inst1|inst62 ; 3.657 ; 3.645 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[4]    ; divisorFreq:inst1|inst62 ; 3.707 ; 3.644 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[5]    ; divisorFreq:inst1|inst62 ; 3.878 ; 3.916 ; Rise       ; divisorFreq:inst1|inst62 ;
;  S1[6]    ; divisorFreq:inst1|inst62 ; 3.785 ; 3.809 ; Rise       ; divisorFreq:inst1|inst62 ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; D[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; divisorFreq:inst1|inst25 ; clk                      ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 52       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; divisorFreq:inst1|inst25 ; clk                      ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst26 ; divisorFreq:inst1|inst25 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst27 ; divisorFreq:inst1|inst26 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst28 ; divisorFreq:inst1|inst27 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst31 ; divisorFreq:inst1|inst28 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst32 ; divisorFreq:inst1|inst31 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst33 ; divisorFreq:inst1|inst32 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst34 ; divisorFreq:inst1|inst33 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst38 ; divisorFreq:inst1|inst34 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst39 ; divisorFreq:inst1|inst38 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst40 ; divisorFreq:inst1|inst39 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst41 ; divisorFreq:inst1|inst40 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst45 ; divisorFreq:inst1|inst41 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst46 ; divisorFreq:inst1|inst45 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst47 ; divisorFreq:inst1|inst46 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst48 ; divisorFreq:inst1|inst47 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst52 ; divisorFreq:inst1|inst48 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst53 ; divisorFreq:inst1|inst52 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst54 ; divisorFreq:inst1|inst53 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst55 ; divisorFreq:inst1|inst54 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst59 ; divisorFreq:inst1|inst55 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst60 ; divisorFreq:inst1|inst59 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst61 ; divisorFreq:inst1|inst60 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst61 ; 1        ; 1        ; 0        ; 0        ;
; divisorFreq:inst1|inst62 ; divisorFreq:inst1|inst62 ; 52       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 06 17:28:48 2025
Info: Command: quartus_sta lab08 -c lab08
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst62 divisorFreq:inst1|inst62
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst61 divisorFreq:inst1|inst61
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst60 divisorFreq:inst1|inst60
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst59 divisorFreq:inst1|inst59
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst55 divisorFreq:inst1|inst55
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst54 divisorFreq:inst1|inst54
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst53 divisorFreq:inst1|inst53
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst52 divisorFreq:inst1|inst52
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst48 divisorFreq:inst1|inst48
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst47 divisorFreq:inst1|inst47
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst46 divisorFreq:inst1|inst46
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst45 divisorFreq:inst1|inst45
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst41 divisorFreq:inst1|inst41
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst40 divisorFreq:inst1|inst40
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst39 divisorFreq:inst1|inst39
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst38 divisorFreq:inst1|inst38
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst34 divisorFreq:inst1|inst34
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst33 divisorFreq:inst1|inst33
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst32 divisorFreq:inst1|inst32
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst31 divisorFreq:inst1|inst31
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst28 divisorFreq:inst1|inst28
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst27 divisorFreq:inst1|inst27
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst26 divisorFreq:inst1|inst26
    Info (332105): create_clock -period 1.000 -name divisorFreq:inst1|inst25 divisorFreq:inst1|inst25
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.814        -4.702 divisorFreq:inst1|inst62 
    Info (332119):     0.000         0.000 divisorFreq:inst1|inst53 
    Info (332119):     0.001         0.000 divisorFreq:inst1|inst61 
    Info (332119):     0.006         0.000 divisorFreq:inst1|inst40 
    Info (332119):     0.029         0.000 clk 
    Info (332119):     0.043         0.000 divisorFreq:inst1|inst32 
    Info (332119):     0.047         0.000 divisorFreq:inst1|inst46 
    Info (332119):     0.052         0.000 divisorFreq:inst1|inst26 
    Info (332119):     0.052         0.000 divisorFreq:inst1|inst34 
    Info (332119):     0.052         0.000 divisorFreq:inst1|inst55 
    Info (332119):     0.090         0.000 divisorFreq:inst1|inst60 
    Info (332119):     0.149         0.000 divisorFreq:inst1|inst28 
    Info (332119):     0.165         0.000 divisorFreq:inst1|inst33 
    Info (332119):     0.175         0.000 divisorFreq:inst1|inst52 
    Info (332119):     0.176         0.000 divisorFreq:inst1|inst45 
    Info (332119):     0.177         0.000 divisorFreq:inst1|inst54 
    Info (332119):     0.193         0.000 divisorFreq:inst1|inst59 
    Info (332119):     0.195         0.000 divisorFreq:inst1|inst38 
    Info (332119):     0.198         0.000 divisorFreq:inst1|inst27 
    Info (332119):     0.199         0.000 divisorFreq:inst1|inst47 
    Info (332119):     0.206         0.000 divisorFreq:inst1|inst48 
    Info (332119):     0.207         0.000 divisorFreq:inst1|inst31 
    Info (332119):     0.211         0.000 divisorFreq:inst1|inst25 
    Info (332119):     0.216         0.000 divisorFreq:inst1|inst39 
    Info (332119):     0.252         0.000 divisorFreq:inst1|inst41 
Info (332146): Worst-case hold slack is -0.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.096        -0.096 divisorFreq:inst1|inst48 
    Info (332119):    -0.045        -0.045 divisorFreq:inst1|inst41 
    Info (332119):    -0.023        -0.023 clk 
    Info (332119):    -0.021        -0.021 divisorFreq:inst1|inst39 
    Info (332119):     0.004         0.000 divisorFreq:inst1|inst34 
    Info (332119):     0.005         0.000 divisorFreq:inst1|inst26 
    Info (332119):     0.005         0.000 divisorFreq:inst1|inst55 
    Info (332119):     0.012         0.000 divisorFreq:inst1|inst46 
    Info (332119):     0.015         0.000 divisorFreq:inst1|inst28 
    Info (332119):     0.017         0.000 divisorFreq:inst1|inst25 
    Info (332119):     0.017         0.000 divisorFreq:inst1|inst32 
    Info (332119):     0.019         0.000 divisorFreq:inst1|inst52 
    Info (332119):     0.021         0.000 divisorFreq:inst1|inst31 
    Info (332119):     0.029         0.000 divisorFreq:inst1|inst47 
    Info (332119):     0.033         0.000 divisorFreq:inst1|inst27 
    Info (332119):     0.034         0.000 divisorFreq:inst1|inst38 
    Info (332119):     0.035         0.000 divisorFreq:inst1|inst59 
    Info (332119):     0.040         0.000 divisorFreq:inst1|inst60 
    Info (332119):     0.049         0.000 divisorFreq:inst1|inst53 
    Info (332119):     0.052         0.000 divisorFreq:inst1|inst54 
    Info (332119):     0.053         0.000 divisorFreq:inst1|inst45 
    Info (332119):     0.064         0.000 divisorFreq:inst1|inst33 
    Info (332119):     0.093         0.000 divisorFreq:inst1|inst40 
    Info (332119):     0.117         0.000 divisorFreq:inst1|inst61 
    Info (332119):     0.343         0.000 divisorFreq:inst1|inst62 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -4.000 clk 
    Info (332119):    -1.000        -8.000 divisorFreq:inst1|inst62 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst25 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst26 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst27 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst28 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst31 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst32 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst33 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst34 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst38 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst39 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst40 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst41 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst45 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst46 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst47 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst48 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst52 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst53 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst54 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst55 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst59 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst60 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst61 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.644
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.644        -3.476 divisorFreq:inst1|inst62 
    Info (332119):     0.061         0.000 divisorFreq:inst1|inst40 
    Info (332119):     0.063         0.000 divisorFreq:inst1|inst61 
    Info (332119):     0.076         0.000 divisorFreq:inst1|inst53 
    Info (332119):     0.109         0.000 divisorFreq:inst1|inst32 
    Info (332119):     0.113         0.000 divisorFreq:inst1|inst46 
    Info (332119):     0.117         0.000 divisorFreq:inst1|inst26 
    Info (332119):     0.117         0.000 divisorFreq:inst1|inst55 
    Info (332119):     0.118         0.000 divisorFreq:inst1|inst34 
    Info (332119):     0.142         0.000 clk 
    Info (332119):     0.153         0.000 divisorFreq:inst1|inst60 
    Info (332119):     0.192         0.000 divisorFreq:inst1|inst28 
    Info (332119):     0.207         0.000 divisorFreq:inst1|inst33 
    Info (332119):     0.212         0.000 divisorFreq:inst1|inst52 
    Info (332119):     0.217         0.000 divisorFreq:inst1|inst45 
    Info (332119):     0.218         0.000 divisorFreq:inst1|inst54 
    Info (332119):     0.227         0.000 divisorFreq:inst1|inst59 
    Info (332119):     0.228         0.000 divisorFreq:inst1|inst38 
    Info (332119):     0.231         0.000 divisorFreq:inst1|inst27 
    Info (332119):     0.233         0.000 divisorFreq:inst1|inst47 
    Info (332119):     0.239         0.000 divisorFreq:inst1|inst31 
    Info (332119):     0.244         0.000 divisorFreq:inst1|inst25 
    Info (332119):     0.254         0.000 divisorFreq:inst1|inst48 
    Info (332119):     0.264         0.000 divisorFreq:inst1|inst39 
    Info (332119):     0.288         0.000 divisorFreq:inst1|inst41 
Info (332146): Worst-case hold slack is -0.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.118        -0.118 divisorFreq:inst1|inst48 
    Info (332119):    -0.095        -0.095 clk 
    Info (332119):    -0.063        -0.063 divisorFreq:inst1|inst41 
    Info (332119):    -0.032        -0.032 divisorFreq:inst1|inst39 
    Info (332119):    -0.022        -0.022 divisorFreq:inst1|inst34 
    Info (332119):    -0.021        -0.021 divisorFreq:inst1|inst26 
    Info (332119):    -0.021        -0.021 divisorFreq:inst1|inst55 
    Info (332119):    -0.017        -0.017 divisorFreq:inst1|inst46 
    Info (332119):    -0.010        -0.010 divisorFreq:inst1|inst32 
    Info (332119):    -0.003        -0.003 divisorFreq:inst1|inst28 
    Info (332119):     0.005         0.000 divisorFreq:inst1|inst25 
    Info (332119):     0.010         0.000 divisorFreq:inst1|inst31 
    Info (332119):     0.010         0.000 divisorFreq:inst1|inst52 
    Info (332119):     0.010         0.000 divisorFreq:inst1|inst60 
    Info (332119):     0.016         0.000 divisorFreq:inst1|inst47 
    Info (332119):     0.016         0.000 divisorFreq:inst1|inst53 
    Info (332119):     0.019         0.000 divisorFreq:inst1|inst27 
    Info (332119):     0.021         0.000 divisorFreq:inst1|inst38 
    Info (332119):     0.022         0.000 divisorFreq:inst1|inst59 
    Info (332119):     0.054         0.000 divisorFreq:inst1|inst54 
    Info (332119):     0.055         0.000 divisorFreq:inst1|inst45 
    Info (332119):     0.065         0.000 divisorFreq:inst1|inst33 
    Info (332119):     0.070         0.000 divisorFreq:inst1|inst40 
    Info (332119):     0.098         0.000 divisorFreq:inst1|inst61 
    Info (332119):     0.299         0.000 divisorFreq:inst1|inst62 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -4.000 clk 
    Info (332119):    -1.000        -8.000 divisorFreq:inst1|inst62 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst25 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst26 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst27 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst28 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst31 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst32 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst33 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst34 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst38 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst39 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst40 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst41 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst45 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst46 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst47 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst48 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst52 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst53 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst54 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst55 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst59 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst60 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst61 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.003         0.000 divisorFreq:inst1|inst62 
    Info (332119):     0.230         0.000 divisorFreq:inst1|inst61 
    Info (332119):     0.235         0.000 divisorFreq:inst1|inst53 
    Info (332119):     0.240         0.000 divisorFreq:inst1|inst40 
    Info (332119):     0.246         0.000 divisorFreq:inst1|inst46 
    Info (332119):     0.247         0.000 divisorFreq:inst1|inst32 
    Info (332119):     0.247         0.000 divisorFreq:inst1|inst55 
    Info (332119):     0.248         0.000 divisorFreq:inst1|inst34 
    Info (332119):     0.249         0.000 divisorFreq:inst1|inst26 
    Info (332119):     0.252         0.000 clk 
    Info (332119):     0.277         0.000 divisorFreq:inst1|inst60 
    Info (332119):     0.331         0.000 divisorFreq:inst1|inst33 
    Info (332119):     0.332         0.000 divisorFreq:inst1|inst28 
    Info (332119):     0.337         0.000 divisorFreq:inst1|inst45 
    Info (332119):     0.338         0.000 divisorFreq:inst1|inst54 
    Info (332119):     0.340         0.000 divisorFreq:inst1|inst52 
    Info (332119):     0.343         0.000 divisorFreq:inst1|inst39 
    Info (332119):     0.344         0.000 divisorFreq:inst1|inst48 
    Info (332119):     0.355         0.000 divisorFreq:inst1|inst59 
    Info (332119):     0.356         0.000 divisorFreq:inst1|inst38 
    Info (332119):     0.359         0.000 divisorFreq:inst1|inst27 
    Info (332119):     0.362         0.000 divisorFreq:inst1|inst47 
    Info (332119):     0.363         0.000 divisorFreq:inst1|inst31 
    Info (332119):     0.369         0.000 divisorFreq:inst1|inst25 
    Info (332119):     0.372         0.000 divisorFreq:inst1|inst41 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.048        -0.048 divisorFreq:inst1|inst48 
    Info (332119):    -0.047        -0.047 clk 
    Info (332119):    -0.021        -0.021 divisorFreq:inst1|inst41 
    Info (332119):    -0.019        -0.019 divisorFreq:inst1|inst39 
    Info (332119):    -0.014        -0.014 divisorFreq:inst1|inst25 
    Info (332119):    -0.007        -0.007 divisorFreq:inst1|inst31 
    Info (332119):    -0.007        -0.007 divisorFreq:inst1|inst47 
    Info (332119):    -0.004        -0.004 divisorFreq:inst1|inst27 
    Info (332119):    -0.001        -0.001 divisorFreq:inst1|inst28 
    Info (332119):     0.000         0.000 divisorFreq:inst1|inst38 
    Info (332119):     0.001         0.000 divisorFreq:inst1|inst59 
    Info (332119):     0.004         0.000 divisorFreq:inst1|inst52 
    Info (332119):     0.004         0.000 divisorFreq:inst1|inst54 
    Info (332119):     0.005         0.000 divisorFreq:inst1|inst26 
    Info (332119):     0.005         0.000 divisorFreq:inst1|inst45 
    Info (332119):     0.006         0.000 divisorFreq:inst1|inst34 
    Info (332119):     0.006         0.000 divisorFreq:inst1|inst55 
    Info (332119):     0.011         0.000 divisorFreq:inst1|inst32 
    Info (332119):     0.011         0.000 divisorFreq:inst1|inst33 
    Info (332119):     0.012         0.000 divisorFreq:inst1|inst46 
    Info (332119):     0.013         0.000 divisorFreq:inst1|inst60 
    Info (332119):     0.018         0.000 divisorFreq:inst1|inst53 
    Info (332119):     0.040         0.000 divisorFreq:inst1|inst61 
    Info (332119):     0.053         0.000 divisorFreq:inst1|inst40 
    Info (332119):     0.179         0.000 divisorFreq:inst1|inst62 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -4.055 clk 
    Info (332119):    -1.000        -8.000 divisorFreq:inst1|inst62 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst25 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst26 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst27 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst28 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst31 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst32 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst33 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst34 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst38 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst39 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst40 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst41 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst45 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst46 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst47 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst48 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst52 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst53 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst54 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst55 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst59 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst60 
    Info (332119):    -1.000        -1.000 divisorFreq:inst1|inst61 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4596 megabytes
    Info: Processing ended: Fri Jun 06 17:28:52 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


