* 4-Input AND Gate

.subckt and4 out in1 in2 in3 in4
* 4-Input NAND Gate
MN1 n01 in1 n02 n02 CMOSN W=width_N L={2*LAMBDA}
MN2 n02 in2 n03 n03 CMOSN W=width_N L={2*LAMBDA}
MN3 n03 in3 n04 n04 CMOSN W=width_N L={2*LAMBDA}
MN4 n04 in4 gnd gnd CMOSN W=width_N L={2*LAMBDA}
MP1 n01 in1 vdd vdd CMOSP W=width_P L={2*LAMBDA}
MP2 n01 in2 vdd vdd CMOSP W=width_P L={2*LAMBDA}
MP3 n01 in3 vdd vdd CMOSP W=width_P L={2*LAMBDA}
MP4 n01 in4 vdd vdd CMOSP W=width_P L={2*LAMBDA}

* NOT Gate
MN5 out n01 gnd gnd CMOSN W=width_N L={2*LAMBDA}
MP5 out n01 vdd vdd CMOSP W=width_P L={2*LAMBDA}
.ends