

================================================================
== Vitis HLS Report for 'hls_ALU'
================================================================
* Date:           Sat Oct 23 11:25:33 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        hls_ALU
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.476 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       19|  10.000 ns|  0.190 us|    2|   20|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     336|    323|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    146|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     441|    517|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |CRTLS_s_axi_U                  |CRTLS_s_axi                 |        0|   0|  134|  200|    0|
    |udiv_16ns_16ns_16_20_seq_1_U1  |udiv_16ns_16ns_16_20_seq_1  |        0|   0|  202|  123|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0|  336|  323|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U2  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_118_p2  |         +|   0|  0|  24|          17|          17|
    |sub_ln8_fu_102_p2  |         -|   0|  0|  24|          17|          17|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  48|          34|          34|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  117|         26|    1|         26|
    |ap_phi_mux_phi_ln12_phi_fu_66_p10  |    9|          2|   32|         64|
    |phi_ln12_reg_62                    |   20|          4|   32|        128|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  146|         32|   65|        218|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |a_read_reg_146   |  16|   0|   16|          0|
    |ap_CS_fsm        |  25|   0|   25|          0|
    |b_read_reg_138   |  16|   0|   16|          0|
    |c_read_reg_134   |  16|   0|   16|          0|
    |phi_ln12_reg_62  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 105|   0|  105|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_AWREADY  |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_AWADDR   |   in|    6|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WVALID   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WREADY   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WDATA    |   in|   32|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WSTRB    |   in|    4|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARVALID  |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARREADY  |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARADDR   |   in|    6|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RVALID   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RREADY   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RDATA    |  out|   32|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RRESP    |  out|    2|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BVALID   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BREADY   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BRESP    |  out|    2|       s_axi|         CRTLS|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       hls_ALU|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       hls_ALU|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       hls_ALU|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 21 25 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 20 
25 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 27 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%c_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %c" [hls_ALU.cpp:1]   --->   Operation 38 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %b" [hls_ALU.cpp:1]   --->   Operation 39 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%a_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %a" [hls_ALU.cpp:1]   --->   Operation 40 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.82ns)   --->   "%switch_ln7 = switch i16 %c_read, void %.thread5, i16 0, void %.thread, i16 1, void, i16 2, void, i16 3, void" [hls_ALU.cpp:7]   --->   Operation 41 'switch' 'switch_ln7' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 42 [20/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 42 'udiv' 'udiv_ln10' <Predicate = (c_read == 3)> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 43 [19/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 43 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 44 [18/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 44 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 45 [17/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 45 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 46 [16/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 46 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 47 [15/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 47 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 48 [14/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 48 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 49 [13/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 49 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 50 [12/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 50 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 51 [11/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 51 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 52 [10/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 52 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 53 [9/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 53 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 54 [8/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 54 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 55 [7/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 55 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 56 [6/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 56 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 57 [5/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 57 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 58 [4/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 58 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 59 [3/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 59 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 60 [2/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 60 'udiv' 'udiv_ln10' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.47>
ST_20 : Operation 61 [1/20] (3.64ns)   --->   "%udiv_ln10 = udiv i16 %a_read, i16 %b_read" [hls_ALU.cpp:10]   --->   Operation 61 'udiv' 'udiv_ln10' <Predicate = (c_read == 3)> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i16 %udiv_ln10" [hls_ALU.cpp:10]   --->   Operation 62 'zext' 'zext_ln10' <Predicate = (c_read == 3)> <Delay = 0.00>
ST_20 : Operation 63 [1/1] (1.82ns)   --->   "%br_ln10 = br void %.thread5" [hls_ALU.cpp:10]   --->   Operation 63 'br' 'br_ln10' <Predicate = (c_read == 3)> <Delay = 1.82>
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%phi_ln12 = phi i32 %zext_ln10, void, i32 %mul_ln9, void, i32 %zext_ln8, void %.thread, i32 %sext_ln8, void, i32 0, void" [hls_ALU.cpp:12]   --->   Operation 64 'phi' 'phi_ln12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln12 = ret i32 %phi_ln12" [hls_ALU.cpp:12]   --->   Operation 65 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>

State 21 <SV = 15> <Delay = 2.15>
ST_21 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i16 %a_read" [hls_ALU.cpp:9]   --->   Operation 66 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i16 %b_read" [hls_ALU.cpp:9]   --->   Operation 67 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln9 = mul i32 %zext_ln9_1, i32 %zext_ln9" [hls_ALU.cpp:9]   --->   Operation 68 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 16> <Delay = 2.15>
ST_22 : Operation 69 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln9 = mul i32 %zext_ln9_1, i32 %zext_ln9" [hls_ALU.cpp:9]   --->   Operation 69 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 17> <Delay = 2.15>
ST_23 : Operation 70 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln9 = mul i32 %zext_ln9_1, i32 %zext_ln9" [hls_ALU.cpp:9]   --->   Operation 70 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 18> <Delay = 1.82>
ST_24 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln9 = mul i32 %zext_ln9_1, i32 %zext_ln9" [hls_ALU.cpp:9]   --->   Operation 71 'mul' 'mul_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 72 [1/1] (1.82ns)   --->   "%br_ln9 = br void %.thread5" [hls_ALU.cpp:9]   --->   Operation 72 'br' 'br_ln9' <Predicate = true> <Delay = 1.82>

State 25 <SV = 18> <Delay = 2.07>
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i16 %a_read" [hls_ALU.cpp:8]   --->   Operation 73 'zext' 'zext_ln8_1' <Predicate = (c_read == 1)> <Delay = 0.00>
ST_25 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i16 %b_read" [hls_ALU.cpp:8]   --->   Operation 74 'zext' 'zext_ln8_2' <Predicate = (c_read == 1)> <Delay = 0.00>
ST_25 : Operation 75 [1/1] (2.07ns)   --->   "%sub_ln8 = sub i17 %zext_ln8_1, i17 %zext_ln8_2" [hls_ALU.cpp:8]   --->   Operation 75 'sub' 'sub_ln8' <Predicate = (c_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i17 %sub_ln8" [hls_ALU.cpp:8]   --->   Operation 76 'sext' 'sext_ln8' <Predicate = (c_read == 1)> <Delay = 0.00>
ST_25 : Operation 77 [1/1] (1.82ns)   --->   "%br_ln8 = br void %.thread5" [hls_ALU.cpp:8]   --->   Operation 77 'br' 'br_ln8' <Predicate = (c_read == 1)> <Delay = 1.82>
ST_25 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i16 %a_read" [hls_ALU.cpp:7]   --->   Operation 78 'zext' 'zext_ln7' <Predicate = (c_read == 0)> <Delay = 0.00>
ST_25 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i16 %b_read" [hls_ALU.cpp:7]   --->   Operation 79 'zext' 'zext_ln7_1' <Predicate = (c_read == 0)> <Delay = 0.00>
ST_25 : Operation 80 [1/1] (2.07ns)   --->   "%add_ln7 = add i17 %zext_ln7_1, i17 %zext_ln7" [hls_ALU.cpp:7]   --->   Operation 80 'add' 'add_ln7' <Predicate = (c_read == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i17 %add_ln7" [hls_ALU.cpp:8]   --->   Operation 81 'zext' 'zext_ln8' <Predicate = (c_read == 0)> <Delay = 0.00>
ST_25 : Operation 82 [1/1] (1.82ns)   --->   "%br_ln8 = br void %.thread5" [hls_ALU.cpp:8]   --->   Operation 82 'br' 'br_ln8' <Predicate = (c_read == 0)> <Delay = 1.82>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
c_read            (read         ) [ 01111111111111111111111111]
b_read            (read         ) [ 00111111111111111111111111]
a_read            (read         ) [ 00111111111111111111111111]
switch_ln7        (switch       ) [ 01111111111111111111111111]
udiv_ln10         (udiv         ) [ 00000000000000000000000000]
zext_ln10         (zext         ) [ 00000000000000000000000000]
br_ln10           (br           ) [ 00000000000000000000000000]
phi_ln12          (phi          ) [ 00000000000000000000100000]
ret_ln12          (ret          ) [ 00000000000000000000000000]
zext_ln9          (zext         ) [ 00000000000000000000001110]
zext_ln9_1        (zext         ) [ 00000000000000000000001110]
mul_ln9           (mul          ) [ 01000000000000000000100011]
br_ln9            (br           ) [ 01000000000000000000100011]
zext_ln8_1        (zext         ) [ 00000000000000000000000000]
zext_ln8_2        (zext         ) [ 00000000000000000000000000]
sub_ln8           (sub          ) [ 00000000000000000000000000]
sext_ln8          (sext         ) [ 01000000000000000000100011]
br_ln8            (br           ) [ 01000000000000000000100011]
zext_ln7          (zext         ) [ 00000000000000000000000000]
zext_ln7_1        (zext         ) [ 00000000000000000000000000]
add_ln7           (add          ) [ 00000000000000000000000000]
zext_ln8          (zext         ) [ 01000000000000000000100011]
br_ln8            (br           ) [ 01000000000000000000100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="19"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="c_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="b_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="62" class="1005" name="phi_ln12_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="19"/>
<pin id="64" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="phi_ln12 (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="phi_ln12_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="32" slack="1"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="4" bw="17" slack="1"/>
<pin id="72" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="17" slack="1"/>
<pin id="74" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="8" bw="1" slack="19"/>
<pin id="76" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="10" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln12/20 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln10/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln10_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/20 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="15"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/21 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln9_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="15"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/21 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln8_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="18"/>
<pin id="98" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/25 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln8_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="18"/>
<pin id="101" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_2/25 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln8_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/25 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/25 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="18"/>
<pin id="114" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/25 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln7_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="18"/>
<pin id="117" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/25 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln7_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/25 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln8_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="17" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/25 "/>
</bind>
</comp>

<comp id="128" class="1007" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/21 "/>
</bind>
</comp>

<comp id="134" class="1005" name="c_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="18"/>
<pin id="136" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="b_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="146" class="1005" name="a_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="zext_ln9_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="159" class="1005" name="zext_ln9_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="mul_ln9_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="sext_ln8_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln8 "/>
</bind>
</comp>

<comp id="174" class="1005" name="zext_ln8_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="78"><net_src comp="62" pin="1"/><net_sink comp="66" pin=8"/></net>

<net id="83"><net_src comp="56" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="50" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="79" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="93" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="90" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="44" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="50" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="149"><net_src comp="56" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="157"><net_src comp="90" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="162"><net_src comp="93" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="167"><net_src comp="128" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="172"><net_src comp="108" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="177"><net_src comp="124" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="66" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: hls_ALU : a | {1 }
	Port: hls_ALU : b | {1 }
	Port: hls_ALU : c | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln10 : 1
		phi_ln12 : 2
		ret_ln12 : 3
	State 21
		mul_ln9 : 1
	State 22
	State 23
	State 24
	State 25
		sub_ln8 : 1
		sext_ln8 : 2
		add_ln7 : 1
		zext_ln8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   udiv   |     grp_fu_79     |    0    |   202   |   123   |
|----------|-------------------|---------|---------|---------|
|    sub   |   sub_ln8_fu_102  |    0    |    0    |    23   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln7_fu_118  |    0    |    0    |    23   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_128    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | c_read_read_fu_44 |    0    |    0    |    0    |
|   read   | b_read_read_fu_50 |    0    |    0    |    0    |
|          | a_read_read_fu_56 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  zext_ln10_fu_85  |    0    |    0    |    0    |
|          |   zext_ln9_fu_90  |    0    |    0    |    0    |
|          |  zext_ln9_1_fu_93 |    0    |    0    |    0    |
|   zext   |  zext_ln8_1_fu_96 |    0    |    0    |    0    |
|          |  zext_ln8_2_fu_99 |    0    |    0    |    0    |
|          |  zext_ln7_fu_112  |    0    |    0    |    0    |
|          | zext_ln7_1_fu_115 |    0    |    0    |    0    |
|          |  zext_ln8_fu_124  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   |  sext_ln8_fu_108  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |   202   |   169   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_read_reg_146  |   16   |
|  b_read_reg_138  |   16   |
|  c_read_reg_134  |   16   |
|  mul_ln9_reg_164 |   32   |
|  phi_ln12_reg_62 |   32   |
| sext_ln8_reg_169 |   32   |
| zext_ln8_reg_174 |   32   |
|zext_ln9_1_reg_159|   32   |
| zext_ln9_reg_154 |   32   |
+------------------+--------+
|       Total      |   240  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_79 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_fu_79 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_128 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_128 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  6.352  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   202  |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   442  |   205  |
+-----------+--------+--------+--------+--------+
