{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542383749386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542383749386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542383749397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542383749472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542383749472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542383749652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542383749657 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542383749736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542383749736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542383749736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542383749736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542383749740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542383749740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542383749740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542383749740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542383749740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542383749740 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542383749742 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 52 " "No exact pin location assignment(s) for 51 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1542383750121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica2.sdc " "Synopsys Design Constraints File file not found: 'practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542383750322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542383750322 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542383750325 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1542383750325 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542383750326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542383750371 ""}  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/program_counter.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542383750371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542383750604 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542383750605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542383750605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542383750607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542383750607 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542383750608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542383750608 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542383750608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542383750611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542383750611 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542383750611 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 2.5V 35 16 0 " "Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 35 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1542383750614 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1542383750614 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542383750614 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1542383750615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1542383750615 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542383750615 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[0\] " "Node \"ADDRESS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[1\] " "Node \"ADDRESS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[2\] " "Node \"ADDRESS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[3\] " "Node \"ADDRESS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[4\] " "Node \"ADDRESS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[5\] " "Node \"ADDRESS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[6\] " "Node \"ADDRESS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDRESS\[7\] " "Node \"ADDRESS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDRESS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C_out " "Node \"C_out\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "C_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[0\] " "Node \"DATA_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[1\] " "Node \"DATA_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[2\] " "Node \"DATA_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[3\] " "Node \"DATA_IN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[4\] " "Node \"DATA_IN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[5\] " "Node \"DATA_IN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[6\] " "Node \"DATA_IN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA_IN\[7\] " "Node \"DATA_IN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DATA_IN\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RESET " "Node \"LED_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_WRITE " "Node \"LED_WRITE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED_WRITE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "N " "Node \"N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WR " "Node \"WR\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Z " "Node \"Z\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Z" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "act_dis1 " "Node \"act_dis1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "act_dis1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "act_dis2 " "Node \"act_dis2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "act_dis2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "act_dis3 " "Node \"act_dis3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "act_dis3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "act_dis4 " "Node \"act_dis4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "act_dis4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[0\] " "Node \"display\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[1\] " "Node \"display\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[2\] " "Node \"display\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[3\] " "Node \"display\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[4\] " "Node \"display\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[5\] " "Node \"display\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display\[6\] " "Node \"display\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542383750661 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542383750661 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542383750662 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542383750666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542383751671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542383751741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542383751761 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542383753534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542383753534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542383753764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542383754908 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542383754908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542383755494 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542383755494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542383755495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542383755636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542383755644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542383755832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542383755833 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542383756003 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542383756422 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542383756696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/output_files/practica2.fit.smsg " "Generated suppressed messages file /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/output_files/practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542383756748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542383756988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 09:55:56 2018 " "Processing ended: Fri Nov 16 09:55:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542383756988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542383756988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542383756988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542383756988 ""}
