$date
	Sat Oct 22 18:48:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#832654
b10 &
b10 %
1$
b10 !
1"
#832655
0"
#832658
b1 &
b1 %
1#
#832662
b0 &
0#
b0 %
0$
#1873959
b11101 !
1"
#1873962
b11101 &
b11101 %
1$
#1873963
0"
#1873966
b1011000 &
b1011000 %
#1873970
b101100 &
b101100 %
#1873974
b10110 &
b10110 %
#1873978
b1011 &
b1011 %
#1873982
b100010 &
b100010 %
#1873986
b10001 &
b10001 %
#1873990
b110100 &
b110100 %
#1873994
b11010 &
b11010 %
#1873998
b1101 &
b1101 %
#1874002
b101000 &
b101000 %
#1874006
b10100 &
b10100 %
#1874010
b1010 &
b1010 %
#1874014
b101 &
b101 %
#1874018
b10000 &
b10000 %
#1874022
b1000 &
b1000 %
#1874026
b100 &
b100 %
#1874030
b10 &
b10 %
#1874034
b1 &
b1 %
1#
#1874038
b0 &
0#
b0 %
0$
#2833830
b101 &
b101 %
1$
b101 !
1"
#2833831
0"
#2833834
b10000 &
b10000 %
#2833838
b1000 &
b1000 %
#2833842
b100 &
b100 %
#2833846
b10 &
b10 %
#2833850
b1 &
b1 %
1#
#2833854
b0 &
0#
b0 %
0$
#4500012
