

================================================================
== Vivado HLS Report for 'DLU'
================================================================
* Date:           Mon Jul 11 13:05:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_SampleGn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.140|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|       880|          -|          -|     ?|    no    |
        | + Loop 1.1  |   14|   14|         1|          -|          -|    14|    no    |
        | + Loop 1.2  |  112|  112|         8|          -|          -|    14|    no    |
        | + Loop 1.3  |   70|   70|         5|          -|          -|    14|    no    |
        | + Loop 1.4  |   70|   70|         5|          -|          -|    14|    no    |
        | + Loop 1.5  |   70|   70|         5|          -|          -|    14|    no    |
        | + Loop 1.6  |   70|   70|         5|          -|          -|    14|    no    |
        | + Loop 1.7  |  238|  238|        17|          -|          -|    14|    no    |
        |- Loop 2     |   39|   39|         3|          -|          -|    13|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    336|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|    1517|   2363|    -|
|Memory           |        2|      -|     384|     42|    0|
|Multiplexer      |        -|      -|       -|   2071|    -|
|Register         |        -|      -|    1172|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    3073|   4812|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |DLU_CRTL_BUS_s_axi_U     |DLU_CRTL_BUS_s_axi    |        0|      0|   68|  104|    0|
    |DLU_faddfsub_32nsbkb_U1  |DLU_faddfsub_32nsbkb  |        0|      2|  205|  390|    0|
    |DLU_fdiv_32ns_32ndEe_U3  |DLU_fdiv_32ns_32ndEe  |        0|      0|  761|  994|    0|
    |DLU_fmul_32ns_32ncud_U2  |DLU_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |DLU_sitofp_32ns_3eOg_U4  |DLU_sitofp_32ns_3eOg  |        0|      0|  340|  554|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5| 1517| 2363|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |  Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------+---------+----+----+-----+------+-----+------+-------------+
    |W_U       |DLU_W     |        0|  64|   7|    0|    14|   32|     1|          448|
    |X_U       |DLU_X     |        0|  64|   7|    0|    14|   32|     1|          448|
    |xt_old_U  |DLU_X     |        0|  64|   7|    0|    14|   32|     1|          448|
    |zt_U      |DLU_X     |        0|  64|   7|    0|    14|   32|     1|          448|
    |yztT_U    |DLU_X     |        0|  64|   7|    0|    14|   32|     1|          448|
    |wxxT_U    |DLU_X     |        0|  64|   7|    0|    14|   32|     1|          448|
    |temp_U    |DLU_temp  |        2|   0|   0|    0|    14|   32|     1|          448|
    +----------+----------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |          |        2| 384|  42|    0|    98|  224|     7|         3136|
    +----------+----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln88_fu_616_p2                   |     +    |      0|  0|  39|          32|          32|
    |c_10_fu_730_p2                       |     +    |      0|  0|  13|           4|           1|
    |c_11_fu_747_p2                       |     +    |      0|  0|  13|           4|           1|
    |c_6_fu_659_p2                        |     +    |      0|  0|  13|           4|           1|
    |c_7_fu_677_p2                        |     +    |      0|  0|  13|           4|           1|
    |c_8_fu_695_p2                        |     +    |      0|  0|  13|           4|           1|
    |c_9_fu_712_p2                        |     +    |      0|  0|  13|           4|           1|
    |c_fu_778_p2                          |     +    |      0|  0|  13|           4|           1|
    |i_fu_760_p2                          |     +    |      0|  0|  39|          32|           1|
    |j_fu_637_p2                          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state284_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                      |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln106_fu_671_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln116_fu_689_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln121_fu_706_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln129_fu_724_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln135_fu_741_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln157_fu_772_p2                 |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln87_fu_610_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln88_fu_621_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln90_fu_631_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln99_fu_653_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state284                    |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 336|         209|         112|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+------+-----------+-----+-----------+
    |              Name             |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------+------+-----------+-----+-----------+
    |W_address0                     |    33|          6|    4|         24|
    |X_address0                     |    21|          4|    4|         16|
    |ap_NS_fsm                      |  1285|        285|    1|        285|
    |c1_0_reg_483                   |     9|          2|    4|          8|
    |c_0_reg_417                    |     9|          2|    4|          8|
    |c_1_reg_428                    |     9|          2|    4|          8|
    |c_2_reg_439                    |     9|          2|    4|          8|
    |c_3_reg_450                    |     9|          2|    4|          8|
    |c_4_reg_461                    |     9|          2|    4|          8|
    |c_5_reg_472                    |     9|          2|    4|          8|
    |grp_fu_494_opcode              |    15|          3|    2|          6|
    |grp_fu_494_p0                  |    47|         10|   32|        320|
    |grp_fu_494_p1                  |    44|          9|   32|        288|
    |grp_fu_501_p0                  |    41|          8|   32|        256|
    |grp_fu_501_p1                  |    47|         10|   32|        320|
    |grp_fu_514_p0                  |    21|          4|   32|        128|
    |i_0_reg_396                    |     9|          2|   32|         64|
    |inStream_TDATA_blk_n           |     9|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |     9|          2|   32|         64|
    |inStream_V_data_V_0_state      |    15|          3|    2|          6|
    |inStream_V_dest_V_0_state      |    15|          3|    2|          6|
    |j_0_reg_406                    |     9|          2|    4|          8|
    |outStream_TDATA_blk_n          |     9|          2|    1|          2|
    |outStream_V_data_V_1_data_in   |    21|          4|   32|        128|
    |outStream_V_data_V_1_data_out  |     9|          2|   32|         64|
    |outStream_V_data_V_1_state     |    15|          3|    2|          6|
    |outStream_V_dest_V_1_state     |    15|          3|    2|          6|
    |outStream_V_id_V_1_state       |    15|          3|    2|          6|
    |outStream_V_keep_V_1_state     |    15|          3|    2|          6|
    |outStream_V_last_V_1_data_in   |    15|          3|    1|          3|
    |outStream_V_last_V_1_data_out  |     9|          2|    1|          2|
    |outStream_V_last_V_1_state     |    15|          3|    2|          6|
    |outStream_V_strb_V_1_state     |    15|          3|    2|          6|
    |outStream_V_user_V_1_state     |    15|          3|    2|          6|
    |reg_579                        |     9|          2|   32|         64|
    |reg_586                        |     9|          2|   32|         64|
    |temp_address0                  |    65|         16|    4|         64|
    |temp_address1                  |    65|         16|    4|         64|
    |wxxT_address0                  |    15|          3|    4|         12|
    |xt_old_address0                |    21|          4|    4|         16|
    |yztT_address0                  |    15|          3|    4|         12|
    |zt_address0                    |    21|          4|    4|         16|
    +-------------------------------+------+-----------+-----+-----------+
    |Total                          |  2071|        451|  441|       2402|
    +-------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |M                               |   32|   0|   32|          0|
    |M_load_reg_885                  |   32|   0|   32|          0|
    |W_addr_3_reg_958                |    4|   0|    4|          0|
    |add_ln88_reg_813                |   32|   0|   32|          0|
    |ap_CS_fsm                       |  284|   0|  284|          0|
    |c1_0_reg_483                    |    4|   0|    4|          0|
    |c_0_reg_417                     |    4|   0|    4|          0|
    |c_10_reg_935                    |    4|   0|    4|          0|
    |c_11_reg_953                    |    4|   0|    4|          0|
    |c_1_reg_428                     |    4|   0|    4|          0|
    |c_2_reg_439                     |    4|   0|    4|          0|
    |c_3_reg_450                     |    4|   0|    4|          0|
    |c_4_reg_461                     |    4|   0|    4|          0|
    |c_5_reg_472                     |    4|   0|    4|          0|
    |c_6_reg_842                     |    4|   0|    4|          0|
    |c_7_reg_865                     |    4|   0|    4|          0|
    |c_8_reg_894                     |    4|   0|    4|          0|
    |c_9_reg_912                     |    4|   0|    4|          0|
    |c_reg_996                       |    4|   0|    4|          0|
    |i_0_reg_396                     |   32|   0|   32|          0|
    |i_reg_973                       |   32|   0|   32|          0|
    |icmp_ln87_reg_799               |    1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A   |   32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B   |   32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |inStream_V_data_V_0_state       |    2|   0|    2|          0|
    |inStream_V_dest_V_0_state       |    2|   0|    2|          0|
    |j_0_reg_406                     |    4|   0|    4|          0|
    |outStream_V_data_V_1_payload_A  |   32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B  |   32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |outStream_V_data_V_1_state      |    2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd     |    1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |    2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd       |    1|   0|    1|          0|
    |outStream_V_id_V_1_state        |    2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd     |    1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |    2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |    1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |    1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |    1|   0|    1|          0|
    |outStream_V_last_V_1_state      |    2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd     |    1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |    2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |outStream_V_user_V_1_state      |    2|   0|    2|          0|
    |reg_532                         |   32|   0|   32|          0|
    |reg_542                         |   32|   0|   32|          0|
    |reg_548                         |   32|   0|   32|          0|
    |reg_556                         |   32|   0|   32|          0|
    |reg_562                         |   32|   0|   32|          0|
    |reg_568                         |   32|   0|   32|          0|
    |reg_579                         |   32|   0|   32|          0|
    |reg_586                         |   32|   0|   32|          0|
    |reg_592                         |   32|   0|   32|          0|
    |reg_599                         |   32|   0|   32|          0|
    |tmp_43_reg_988                  |   32|   0|   32|          0|
    |tmp_4_reg_834                   |   32|   0|   32|          0|
    |tmp_data_V_5_reg_803            |   32|   0|   32|          0|
    |wxxT_load_reg_983               |   32|   0|   32|          0|
    |xt_old_addr_reg_857             |    4|   0|    4|          0|
    |yztT_load_reg_978               |   32|   0|   32|          0|
    |zext_ln101_reg_847              |    4|   0|   64|         60|
    |zext_ln108_reg_870              |    4|   0|   64|         60|
    |zext_ln118_reg_899              |    4|   0|   64|         60|
    |zext_ln123_reg_917              |    4|   0|   64|         60|
    |zext_ln131_reg_940              |    4|   0|   64|         60|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1172|   0| 1472|        300|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |         DLU        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |         DLU        | return value |
|interrupt               | out |    1| ap_ctrl_hs |         DLU        | return value |
|inStream_TDATA          |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

