// Seed: 652197438
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    output wand id_6
);
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output logic id_2,
    input tri1 id_3,
    input logic id_4,
    input supply1 id_5,
    input tri0 id_6
);
  assign id_1 = 1'b0;
  logic [7:0] id_8;
  module_0(
      id_6, id_5, id_5, id_0, id_1, id_6, id_1
  );
  assign id_8[0] = id_8;
  always id_2 <= id_4;
  assign id_1 = id_3;
endmodule
