Code:

• Design Module

module gate(r,p,q);
input p,q;
output r;
assign r=p^q;
endmodule


• TestBench

Module tb;
reg a,b;
wire c;
gate g1(c,a,b);
initial
begin
a=1'b0;b=1'b0;
#20
a=1'b0;b=1'b1;
#20
a=1'b1;b=1'b0;
#20
a=1'b1;b=1'b1;
#20
$finish;
end
endmodule
