LIBRARY IEEE;
use ieee.std_logic_1164.all;
entity RegW is
generic(
 W: integer:=32
);
port( 
 Load: in std_logic;
 clock: in std_logic;
 D: in std_logic_vector(W-1 downto 0);
 Q: out std_logic_vector(W-1 downto 0)
 );
end RegW;

architecture RTL of RegW is begin
Q <= '0' when(reset='0') else 
D when(Load='1' and clock='1' and clock'event);
end RTL
end RTL;
