
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088e4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008ab8  08008ab8  00018ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d30  08008d30  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08008d30  08008d30  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008d30  08008d30  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d30  08008d30  00018d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d34  08008d34  00018d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08008d38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  20000070  08008da4  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  08008da4  00020800  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009179  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fc0  00000000  00000000  00029215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  0002a1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f0  00000000  00000000  0002a860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002193b  00000000  00000000  0002ae50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ae5  00000000  00000000  0004c78b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c73eb  00000000  00000000  00054270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011b65b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002590  00000000  00000000  0011b6ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008a9c 	.word	0x08008a9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08008a9c 	.word	0x08008a9c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);
/******************************************************************************/
int main(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 8000c2e:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
uint8_t transmit;
uint8_t receive;

double temperature = 0;
 8000c30:	f04f 0200 	mov.w	r2, #0
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e9c7 238a 	strd	r2, r3, [r7, #552]	; 0x228
unsigned int samples = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
const int n_samples = 60;
 8000c42:	233c      	movs	r3, #60	; 0x3c
 8000c44:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220

uint8_t buffer[32]; // for circular buffer
uint8_t buffer2[32]; // for circular buffer
uint8_t received[32]; // for circular buffer

stm = STM32446enable(); // stm object
 8000c48:	4c9b      	ldr	r4, [pc, #620]	; (8000eb8 <main+0x290>)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f002 febf 	bl	80039d0 <STM32446enable>
 8000c52:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000c56:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 8000c62:	461a      	mov	r2, r3
 8000c64:	f006 fab4 	bl	80071d0 <memcpy>
stm.inic.peripheral();
 8000c68:	4b93      	ldr	r3, [pc, #588]	; (8000eb8 <main+0x290>)
 8000c6a:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8000c6e:	4798      	blx	r3
portinic();
 8000c70:	f000 fa18 	bl	80010a4 <portinic>
tim9inic();
 8000c74:	f000 fa38 	bl	80010e8 <tim9inic>

func = FUNCenable();
 8000c78:	4c90      	ldr	r4, [pc, #576]	; (8000ebc <main+0x294>)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 fb33 	bl	80022e8 <FUNCenable>
 8000c82:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000c86:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	461a      	mov	r2, r3
 8000c92:	f006 fa9d 	bl	80071d0 <memcpy>
PINA = EXPLODEenable();
 8000c96:	4c8a      	ldr	r4, [pc, #552]	; (8000ec0 <main+0x298>)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 fa90 	bl	80021c0 <EXPLODEenable>
 8000ca0:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000ca4:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000ca8:	461d      	mov	r5, r3
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000cb6:	4c83      	ldr	r4, [pc, #524]	; (8000ec4 <main+0x29c>)
 8000cb8:	463b      	mov	r3, r7
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f001 fa80 	bl	80021c0 <EXPLODEenable>
 8000cc0:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000cc4:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000cc8:	461d      	mov	r5, r3
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000cd6:	4c7c      	ldr	r4, [pc, #496]	; (8000ec8 <main+0x2a0>)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 fa70 	bl	80021c0 <EXPLODEenable>
 8000ce0:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000ce4:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000ce8:	461d      	mov	r5, r3
 8000cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
circ = CIRCBUFFenable(32, buffer);
 8000cf6:	4c75      	ldr	r4, [pc, #468]	; (8000ecc <main+0x2a4>)
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	f507 72fc 	add.w	r2, r7, #504	; 0x1f8
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 f99b 	bl	800203c <CIRCBUFFenable>
 8000d06:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000d0a:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000d0e:	461d      	mov	r5, r3
 8000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	6023      	str	r3, [r4, #0]
circ2 = CIRCBUFFenable(32, buffer2);
 8000d1c:	4c6c      	ldr	r4, [pc, #432]	; (8000ed0 <main+0x2a8>)
 8000d1e:	463b      	mov	r3, r7
 8000d20:	f507 72ec 	add.w	r2, r7, #472	; 0x1d8
 8000d24:	2120      	movs	r1, #32
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 f988 	bl	800203c <CIRCBUFFenable>
 8000d2c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000d30:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000d34:	461d      	mov	r5, r3
 8000d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	682b      	ldr	r3, [r5, #0]
 8000d40:	6023      	str	r3, [r4, #0]

choice = 3;
 8000d42:	4b64      	ldr	r3, [pc, #400]	; (8000ed4 <main+0x2ac>)
 8000d44:	2203      	movs	r2, #3
 8000d46:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000d48:	4b63      	ldr	r3, [pc, #396]	; (8000ed8 <main+0x2b0>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000d4e:	4b63      	ldr	r3, [pc, #396]	; (8000edc <main+0x2b4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000d54:	4b62      	ldr	r3, [pc, #392]	; (8000ee0 <main+0x2b8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000d5a:	4b57      	ldr	r3, [pc, #348]	; (8000eb8 <main+0x290>)
 8000d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4b55      	ldr	r3, [pc, #340]	; (8000eb8 <main+0x290>)
 8000d62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d64:	f103 0214 	add.w	r2, r3, #20
 8000d68:	4c5e      	ldr	r4, [pc, #376]	; (8000ee4 <main+0x2bc>)
 8000d6a:	4638      	mov	r0, r7
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	2301      	movs	r3, #1
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2302      	movs	r3, #2
 8000d76:	f001 f845 	bl	8001e04 <HC595enable>
 8000d7a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000d7e:	f5a3 720e 	sub.w	r2, r3, #568	; 0x238
 8000d82:	4623      	mov	r3, r4
 8000d84:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000d8a:	4b4b      	ldr	r3, [pc, #300]	; (8000eb8 <main+0x290>)
 8000d8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000d8e:	4c56      	ldr	r4, [pc, #344]	; (8000ee8 <main+0x2c0>)
 8000d90:	463b      	mov	r3, r7
 8000d92:	4611      	mov	r1, r2
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 f9d5 	bl	8003144 <LCD0enable>
 8000d9a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8000d9e:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8000da2:	461d      	mov	r5, r3
 8000da4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000db0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000db4:	4b40      	ldr	r3, [pc, #256]	; (8000eb8 <main+0x290>)
 8000db6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000dba:	4798      	blx	r3
stm.adc1.single.temp();
 8000dbc:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <main+0x290>)
 8000dbe:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000dc2:	4798      	blx	r3
stm.adc1.single.start();
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <main+0x290>)
 8000dc6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dca:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000dcc:	4b3a      	ldr	r3, [pc, #232]	; (8000eb8 <main+0x290>)
 8000dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	4798      	blx	r3


stm.usart1.inic(8, 16, 1, 115200);
 8000dd6:	4b38      	ldr	r3, [pc, #224]	; (8000eb8 <main+0x290>)
 8000dd8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8000ddc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000de0:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8000eb0 <main+0x288>
 8000de4:	2110      	movs	r1, #16
 8000de6:	2008      	movs	r0, #8
 8000de8:	4798      	blx	r3
stm.usart1.transmit();
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <main+0x290>)
 8000dec:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8000df0:	4798      	blx	r3
stm.usart1.receive();
 8000df2:	4b31      	ldr	r3, [pc, #196]	; (8000eb8 <main+0x290>)
 8000df4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8000df8:	4798      	blx	r3
/***************************** TEST STUFF START *******************************/
/******************************************************************************/
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000e00:	2300      	movs	r3, #0
 8000e02:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
{// COMMON
zone = workspace & 7;
 8000e06:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c

if(zone == 0)
 8000e12:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d11b      	bne.n	8000e52 <main+0x22a>
{// PREAMBLE PREAMBLE COMMON

	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000e1a:	4b29      	ldr	r3, [pc, #164]	; (8000ec0 <main+0x298>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	4a26      	ldr	r2, [pc, #152]	; (8000eb8 <main+0x290>)
 8000e20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e22:	6912      	ldr	r2, [r2, #16]
 8000e24:	4611      	mov	r1, r2
 8000e26:	4826      	ldr	r0, [pc, #152]	; (8000ec0 <main+0x298>)
 8000e28:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000e2a:	4b26      	ldr	r3, [pc, #152]	; (8000ec4 <main+0x29c>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a22      	ldr	r2, [pc, #136]	; (8000eb8 <main+0x290>)
 8000e30:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000e32:	6912      	ldr	r2, [r2, #16]
 8000e34:	4611      	mov	r1, r2
 8000e36:	4823      	ldr	r0, [pc, #140]	; (8000ec4 <main+0x29c>)
 8000e38:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8000e3a:	4b23      	ldr	r3, [pc, #140]	; (8000ec8 <main+0x2a0>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	4a1e      	ldr	r2, [pc, #120]	; (8000eb8 <main+0x290>)
 8000e40:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8000e42:	6912      	ldr	r2, [r2, #16]
 8000e44:	4611      	mov	r1, r2
 8000e46:	4820      	ldr	r0, [pc, #128]	; (8000ec8 <main+0x2a0>)
 8000e48:	4798      	blx	r3
	lcd.reboot();
 8000e4a:	4b27      	ldr	r3, [pc, #156]	; (8000ee8 <main+0x2c0>)
 8000e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e4e:	4798      	blx	r3
	// Detect for all workspaces only once

	continue;
 8000e50:	e109      	b.n	8001066 <main+0x43e>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 8000e52:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d102      	bne.n	8000e60 <main+0x238>
{// workspace 1 RTC CALENDAR

	calendario();
 8000e5a:	f000 f985 	bl	8001168 <calendario>

	continue;
 8000e5e:	e102      	b.n	8001066 <main+0x43e>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 8000e60:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	f040 8082 	bne.w	8000f6e <main+0x346>
{// workspace 2 ADC1 TEMPERATURE

	lcd.gotoxy(1,0);
 8000e6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <main+0x2c0>)
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	2100      	movs	r1, #0
 8000e70:	2001      	movs	r0, #1
 8000e72:	4798      	blx	r3
	if(samples < n_samples){
 8000e74:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8000e78:	f8d7 2224 	ldr.w	r2, [r7, #548]	; 0x224
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d235      	bcs.n	8000eec <main+0x2c4>
		temperature += stm.adc1.single.read();
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <main+0x290>)
 8000e82:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8000e86:	4798      	blx	r3
 8000e88:	ec53 2b10 	vmov	r2, r3, d0
 8000e8c:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8000e90:	f7ff fa1c 	bl	80002cc <__adddf3>
 8000e94:	4602      	mov	r2, r0
 8000e96:	460b      	mov	r3, r1
 8000e98:	e9c7 238a 	strd	r2, r3, [r7, #552]	; 0x228
		stm.adc1.single.restart();
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <main+0x290>)
 8000e9e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000ea2:	4798      	blx	r3
		samples++;
 8000ea4:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	}

	continue;
 8000eae:	e0da      	b.n	8001066 <main+0x43e>
 8000eb0:	00000000 	.word	0x00000000
 8000eb4:	3ff00000 	.word	0x3ff00000
 8000eb8:	2000008c 	.word	0x2000008c
 8000ebc:	20000244 	.word	0x20000244
 8000ec0:	200002d4 	.word	0x200002d4
 8000ec4:	200002f0 	.word	0x200002f0
 8000ec8:	2000030c 	.word	0x2000030c
 8000ecc:	20000360 	.word	0x20000360
 8000ed0:	20000384 	.word	0x20000384
 8000ed4:	200003a8 	.word	0x200003a8
 8000ed8:	200003b4 	.word	0x200003b4
 8000edc:	200003b6 	.word	0x200003b6
 8000ee0:	200003b8 	.word	0x200003b8
 8000ee4:	20000328 	.word	0x20000328
 8000ee8:	20000334 	.word	0x20000334
		temperature /= n_samples;
 8000eec:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 8000ef0:	f7ff fb38 	bl	8000564 <__aeabi_i2d>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8000efc:	f7ff fcc6 	bl	800088c <__aeabi_ddiv>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	e9c7 238a 	strd	r2, r3, [r7, #552]	; 0x228
		temperature = (temperature/3.1 - 943/3.1) + 25;
 8000f08:	a362      	add	r3, pc, #392	; (adr r3, 8001094 <main+0x46c>)
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8000f12:	f7ff fcbb 	bl	800088c <__aeabi_ddiv>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	a35f      	add	r3, pc, #380	; (adr r3, 800109c <main+0x474>)
 8000f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f24:	f7ff f9d0 	bl	80002c8 <__aeabi_dsub>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b50      	ldr	r3, [pc, #320]	; (8001078 <main+0x450>)
 8000f36:	f7ff f9c9 	bl	80002cc <__adddf3>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	e9c7 238a 	strd	r2, r3, [r7, #552]	; 0x228
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8000f42:	4b4e      	ldr	r3, [pc, #312]	; (800107c <main+0x454>)
 8000f44:	699c      	ldr	r4, [r3, #24]
 8000f46:	4b4e      	ldr	r3, [pc, #312]	; (8001080 <main+0x458>)
 8000f48:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8000f4c:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	; 0x228
 8000f50:	f7ff fe4a 	bl	8000be8 <__aeabi_d2uiz>
 8000f54:	4603      	mov	r3, r0
 8000f56:	22df      	movs	r2, #223	; 0xdf
 8000f58:	4619      	mov	r1, r3
 8000f5a:	484a      	ldr	r0, [pc, #296]	; (8001084 <main+0x45c>)
 8000f5c:	47a8      	blx	r5
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2106      	movs	r1, #6
 8000f62:	4618      	mov	r0, r3
 8000f64:	47a0      	blx	r4
		samples=0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	continue;
 8000f6c:	e07b      	b.n	8001066 <main+0x43e>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 8000f6e:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d160      	bne.n	8001038 <main+0x410>
{// workspace 3 USART1 TX RX

	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 8000f76:	4b44      	ldr	r3, [pc, #272]	; (8001088 <main+0x460>)
 8000f78:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d010      	beq.n	8000fa8 <main+0x380>

		transmit = circ.get(&circ);
 8000f86:	4b41      	ldr	r3, [pc, #260]	; (800108c <main+0x464>)
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	4840      	ldr	r0, [pc, #256]	; (800108c <main+0x464>)
 8000f8c:	4798      	blx	r3
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f887 321b 	strb.w	r3, [r7, #539]	; 0x21b
		if(transmit)
 8000f94:	f897 321b 	ldrb.w	r3, [r7, #539]	; 0x21b
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <main+0x380>
			stm.usart1.reg->DR = transmit;
 8000f9c:	4b3a      	ldr	r3, [pc, #232]	; (8001088 <main+0x460>)
 8000f9e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000fa2:	f897 221b 	ldrb.w	r2, [r7, #539]	; 0x21b
 8000fa6:	605a      	str	r2, [r3, #4]

	}

	if(stm.usart1.reg->SR & (1 << 5)){ // RXNE: Read data register not empty
 8000fa8:	4b37      	ldr	r3, [pc, #220]	; (8001088 <main+0x460>)
 8000faa:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0320 	and.w	r3, r3, #32
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d04f      	beq.n	8001058 <main+0x430>
		receive = stm.usart1.reg->DR;
 8000fb8:	4b33      	ldr	r3, [pc, #204]	; (8001088 <main+0x460>)
 8000fba:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f887 321a 	strb.w	r3, [r7, #538]	; 0x21a
		if(receive){
 8000fc4:	f897 321a 	ldrb.w	r3, [r7, #538]	; 0x21a
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d02a      	beq.n	8001022 <main+0x3fa>
			circ2.put(&circ2, receive);
 8000fcc:	4b30      	ldr	r3, [pc, #192]	; (8001090 <main+0x468>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f897 221a 	ldrb.w	r2, [r7, #538]	; 0x21a
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	482e      	ldr	r0, [pc, #184]	; (8001090 <main+0x468>)
 8000fd8:	4798      	blx	r3

			if(receive == 13 ){
 8000fda:	f897 321a 	ldrb.w	r3, [r7, #538]	; 0x21a
 8000fde:	2b0d      	cmp	r3, #13
 8000fe0:	d11f      	bne.n	8001022 <main+0x3fa>
				circ2.getstr(&circ2, received);
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	; (8001090 <main+0x468>)
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8000fea:	4611      	mov	r1, r2
 8000fec:	4828      	ldr	r0, [pc, #160]	; (8001090 <main+0x468>)
 8000fee:	4798      	blx	r3
				lcd.gotoxy(1,6);
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <main+0x454>)
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff4:	2106      	movs	r1, #6
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	4798      	blx	r3
				received[strlen((char*)received)-1] = '\0'; //remove enter key [13]
 8000ffa:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff f906 	bl	8000210 <strlen>
 8001004:	4603      	mov	r3, r0
 8001006:	3b01      	subs	r3, #1
 8001008:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800100c:	443b      	add	r3, r7
 800100e:	2200      	movs	r2, #0
 8001010:	f803 2c80 	strb.w	r2, [r3, #-128]
				lcd.string_size((char*)received, 14);
 8001014:	4b19      	ldr	r3, [pc, #100]	; (800107c <main+0x454>)
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 800101c:	210e      	movs	r1, #14
 800101e:	4610      	mov	r0, r2
 8001020:	4798      	blx	r3
			}

		}
		stm.usart1.reg->SR &=  ~(1 << 5);
 8001022:	4b19      	ldr	r3, [pc, #100]	; (8001088 <main+0x460>)
 8001024:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <main+0x460>)
 800102c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001030:	f022 0220 	bic.w	r2, r2, #32
 8001034:	601a      	str	r2, [r3, #0]
	}

	continue;
 8001036:	e00f      	b.n	8001058 <main+0x430>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 8001038:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800103c:	2b04      	cmp	r3, #4
 800103e:	d00d      	beq.n	800105c <main+0x434>
{// workspace 4
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 8001040:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001044:	2b05      	cmp	r3, #5
 8001046:	d00b      	beq.n	8001060 <main+0x438>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 8001048:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800104c:	2b06      	cmp	r3, #6
 800104e:	d009      	beq.n	8001064 <main+0x43c>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 8001050:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001054:	2b07      	cmp	r3, #7
 8001056:	e006      	b.n	8001066 <main+0x43e>
	continue;
 8001058:	bf00      	nop
 800105a:	e004      	b.n	8001066 <main+0x43e>
	continue;
 800105c:	bf00      	nop
 800105e:	e002      	b.n	8001066 <main+0x43e>
	continue;
 8001060:	bf00      	nop
 8001062:	e000      	b.n	8001066 <main+0x43e>
	continue;
 8001064:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001066:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800106a:	3301      	adds	r3, #1
 800106c:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
zone = workspace & 7;
 8001070:	e6c9      	b.n	8000e06 <main+0x1de>
 8001072:	bf00      	nop
 8001074:	f3af 8000 	nop.w
 8001078:	40390000 	.word	0x40390000
 800107c:	20000334 	.word	0x20000334
 8001080:	20000244 	.word	0x20000244
 8001084:	08008ab8 	.word	0x08008ab8
 8001088:	2000008c 	.word	0x2000008c
 800108c:	20000360 	.word	0x20000360
 8001090:	20000384 	.word	0x20000384
 8001094:	cccccccd 	.word	0xcccccccd
 8001098:	4008cccc 	.word	0x4008cccc
 800109c:	c6318c63 	.word	0xc6318c63
 80010a0:	40730318 	.word	0x40730318

080010a4 <portinic>:
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/

void portinic(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 80010a8:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <portinic+0x40>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010ae:	4b0d      	ldr	r3, [pc, #52]	; (80010e4 <portinic+0x40>)
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	f042 0207 	orr.w	r2, r2, #7
 80010b6:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <portinic+0x40>)
 80010ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010bc:	2105      	movs	r1, #5
 80010be:	2001      	movs	r0, #1
 80010c0:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 80010c2:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <portinic+0x40>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	2105      	movs	r1, #5
 80010c8:	2000      	movs	r0, #0
 80010ca:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <portinic+0x40>)
 80010ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010d0:	210d      	movs	r1, #13
 80010d2:	2000      	movs	r0, #0
 80010d4:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 80010d6:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <portinic+0x40>)
 80010d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80010da:	210d      	movs	r1, #13
 80010dc:	2001      	movs	r0, #1
 80010de:	4798      	blx	r3
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	2000008c 	.word	0x2000008c

080010e8 <tim9inic>:

/******************************************************************************/

void tim9inic(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 80010ec:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <tim9inic+0x7c>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <tim9inic+0x7c>)
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010fa:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 80010fc:	4b19      	ldr	r3, [pc, #100]	; (8001164 <tim9inic+0x7c>)
 80010fe:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b17      	ldr	r3, [pc, #92]	; (8001164 <tim9inic+0x7c>)
 8001106:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800110a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800110e:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 8001110:	4b14      	ldr	r3, [pc, #80]	; (8001164 <tim9inic+0x7c>)
 8001112:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001116:	f24b 12df 	movw	r2, #45535	; 0xb1df
 800111a:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <tim9inic+0x7c>)
 800111e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001122:	f641 526a 	movw	r2, #7530	; 0x1d6a
 8001126:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 8001128:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <tim9inic+0x7c>)
 800112a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800112e:	2214      	movs	r2, #20
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <tim9inic+0x7c>)
 8001134:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001138:	68da      	ldr	r2, [r3, #12]
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <tim9inic+0x7c>)
 800113c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001140:	f042 0203 	orr.w	r2, r2, #3
 8001144:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <tim9inic+0x7c>)
 8001148:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	4b05      	ldr	r3, [pc, #20]	; (8001164 <tim9inic+0x7c>)
 8001150:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001154:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 8001158:	601a      	str	r2, [r3, #0]
}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	2000008c 	.word	0x2000008c

08001168 <calendario>:

/******************************************************************************/

void calendario(void)
{
 8001168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800116a:	b085      	sub	sp, #20
 800116c:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 800116e:	4b55      	ldr	r3, [pc, #340]	; (80012c4 <calendario+0x15c>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	3b01      	subs	r3, #1
 8001174:	2b08      	cmp	r3, #8
 8001176:	f200 8520 	bhi.w	8001bba <calendario+0xa52>
 800117a:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <calendario+0x18>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	080011a5 	.word	0x080011a5
 8001184:	080012fd 	.word	0x080012fd
 8001188:	0800141b 	.word	0x0800141b
 800118c:	08001581 	.word	0x08001581
 8001190:	08001673 	.word	0x08001673
 8001194:	080017ad 	.word	0x080017ad
 8001198:	0800189f 	.word	0x0800189f
 800119c:	080019d9 	.word	0x080019d9
 80011a0:	08001acb 	.word	0x08001acb
		case 1: // show time
			lcd.gotoxy(0,0);
 80011a4:	4b48      	ldr	r3, [pc, #288]	; (80012c8 <calendario+0x160>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	2100      	movs	r1, #0
 80011aa:	2000      	movs	r0, #0
 80011ac:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 80011ae:	4b46      	ldr	r3, [pc, #280]	; (80012c8 <calendario+0x160>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	2110      	movs	r1, #16
 80011b4:	4845      	ldr	r0, [pc, #276]	; (80012cc <calendario+0x164>)
 80011b6:	4798      	blx	r3
			stm.rtc.tr2vec(vec);
 80011b8:	4b45      	ldr	r3, [pc, #276]	; (80012d0 <calendario+0x168>)
 80011ba:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80011be:	4845      	ldr	r0, [pc, #276]	; (80012d4 <calendario+0x16c>)
 80011c0:	4798      	blx	r3
			lcd.gotoxy(3,0);
 80011c2:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <calendario+0x160>)
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c6:	2100      	movs	r1, #0
 80011c8:	2003      	movs	r0, #3
 80011ca:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 80011cc:	4b3e      	ldr	r3, [pc, #248]	; (80012c8 <calendario+0x160>)
 80011ce:	699c      	ldr	r4, [r3, #24]
 80011d0:	4b41      	ldr	r3, [pc, #260]	; (80012d8 <calendario+0x170>)
 80011d2:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80011d6:	4b3f      	ldr	r3, [pc, #252]	; (80012d4 <calendario+0x16c>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	4b3d      	ldr	r3, [pc, #244]	; (80012d4 <calendario+0x16c>)
 80011de:	785b      	ldrb	r3, [r3, #1]
 80011e0:	461e      	mov	r6, r3
 80011e2:	4b3c      	ldr	r3, [pc, #240]	; (80012d4 <calendario+0x16c>)
 80011e4:	789b      	ldrb	r3, [r3, #2]
 80011e6:	469c      	mov	ip, r3
 80011e8:	4b3a      	ldr	r3, [pc, #232]	; (80012d4 <calendario+0x16c>)
 80011ea:	78db      	ldrb	r3, [r3, #3]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b39      	ldr	r3, [pc, #228]	; (80012d4 <calendario+0x16c>)
 80011f0:	791b      	ldrb	r3, [r3, #4]
 80011f2:	4619      	mov	r1, r3
 80011f4:	4b37      	ldr	r3, [pc, #220]	; (80012d4 <calendario+0x16c>)
 80011f6:	795b      	ldrb	r3, [r3, #5]
 80011f8:	9302      	str	r3, [sp, #8]
 80011fa:	9101      	str	r1, [sp, #4]
 80011fc:	9200      	str	r2, [sp, #0]
 80011fe:	4663      	mov	r3, ip
 8001200:	4632      	mov	r2, r6
 8001202:	4601      	mov	r1, r0
 8001204:	4835      	ldr	r0, [pc, #212]	; (80012dc <calendario+0x174>)
 8001206:	47a8      	blx	r5
 8001208:	4603      	mov	r3, r0
 800120a:	2111      	movs	r1, #17
 800120c:	4618      	mov	r0, r3
 800120e:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001210:	4b2f      	ldr	r3, [pc, #188]	; (80012d0 <calendario+0x168>)
 8001212:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 8001216:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <calendario+0x178>)
 8001218:	6958      	ldr	r0, [r3, #20]
 800121a:	4b31      	ldr	r3, [pc, #196]	; (80012e0 <calendario+0x178>)
 800121c:	6919      	ldr	r1, [r3, #16]
 800121e:	4b31      	ldr	r3, [pc, #196]	; (80012e4 <calendario+0x17c>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	220d      	movs	r2, #13
 8001224:	47a0      	blx	r4
 8001226:	4603      	mov	r3, r0
 8001228:	4a2f      	ldr	r2, [pc, #188]	; (80012e8 <calendario+0x180>)
 800122a:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 800122c:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <calendario+0x180>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b05      	cmp	r3, #5
 8001232:	d928      	bls.n	8001286 <calendario+0x11e>
 8001234:	4b2c      	ldr	r3, [pc, #176]	; (80012e8 <calendario+0x180>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b0a      	cmp	r3, #10
 800123a:	d824      	bhi.n	8001286 <calendario+0x11e>
				circ.putstr(&circ, func.print("data: %d%d:%d%d:20%d%d\r\n", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]) );
 800123c:	4b2b      	ldr	r3, [pc, #172]	; (80012ec <calendario+0x184>)
 800123e:	69dc      	ldr	r4, [r3, #28]
 8001240:	4b25      	ldr	r3, [pc, #148]	; (80012d8 <calendario+0x170>)
 8001242:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001246:	4b23      	ldr	r3, [pc, #140]	; (80012d4 <calendario+0x16c>)
 8001248:	795b      	ldrb	r3, [r3, #5]
 800124a:	4618      	mov	r0, r3
 800124c:	4b21      	ldr	r3, [pc, #132]	; (80012d4 <calendario+0x16c>)
 800124e:	799b      	ldrb	r3, [r3, #6]
 8001250:	461e      	mov	r6, r3
 8001252:	4b20      	ldr	r3, [pc, #128]	; (80012d4 <calendario+0x16c>)
 8001254:	78db      	ldrb	r3, [r3, #3]
 8001256:	469c      	mov	ip, r3
 8001258:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <calendario+0x16c>)
 800125a:	791b      	ldrb	r3, [r3, #4]
 800125c:	461a      	mov	r2, r3
 800125e:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <calendario+0x16c>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <calendario+0x16c>)
 8001266:	785b      	ldrb	r3, [r3, #1]
 8001268:	9302      	str	r3, [sp, #8]
 800126a:	9101      	str	r1, [sp, #4]
 800126c:	9200      	str	r2, [sp, #0]
 800126e:	4663      	mov	r3, ip
 8001270:	4632      	mov	r2, r6
 8001272:	4601      	mov	r1, r0
 8001274:	481e      	ldr	r0, [pc, #120]	; (80012f0 <calendario+0x188>)
 8001276:	47a8      	blx	r5
 8001278:	4603      	mov	r3, r0
 800127a:	4619      	mov	r1, r3
 800127c:	481b      	ldr	r0, [pc, #108]	; (80012ec <calendario+0x184>)
 800127e:	47a0      	blx	r4
				choice = 2;
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <calendario+0x15c>)
 8001282:	2202      	movs	r2, #2
 8001284:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 8001286:	4b18      	ldr	r3, [pc, #96]	; (80012e8 <calendario+0x180>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b0a      	cmp	r3, #10
 800128c:	d90b      	bls.n	80012a6 <calendario+0x13e>
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <calendario+0x180>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b1d      	cmp	r3, #29
 8001294:	d807      	bhi.n	80012a6 <calendario+0x13e>
				circ.putstr(&circ, "acertar hora\r\n");
 8001296:	4b15      	ldr	r3, [pc, #84]	; (80012ec <calendario+0x184>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4916      	ldr	r1, [pc, #88]	; (80012f4 <calendario+0x18c>)
 800129c:	4813      	ldr	r0, [pc, #76]	; (80012ec <calendario+0x184>)
 800129e:	4798      	blx	r3
				choice = 4;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <calendario+0x15c>)
 80012a2:	2204      	movs	r2, #4
 80012a4:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 80012a6:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <calendario+0x180>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b28      	cmp	r3, #40	; 0x28
 80012ac:	f240 8487 	bls.w	8001bbe <calendario+0xa56>
				circ.putstr(&circ, "Calendario\r\n");
 80012b0:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <calendario+0x184>)
 80012b2:	69db      	ldr	r3, [r3, #28]
 80012b4:	4910      	ldr	r1, [pc, #64]	; (80012f8 <calendario+0x190>)
 80012b6:	480d      	ldr	r0, [pc, #52]	; (80012ec <calendario+0x184>)
 80012b8:	4798      	blx	r3
				choice = 3;
 80012ba:	4b02      	ldr	r3, [pc, #8]	; (80012c4 <calendario+0x15c>)
 80012bc:	2203      	movs	r2, #3
 80012be:	701a      	strb	r2, [r3, #0]
			}
			break;
 80012c0:	f000 bc7d 	b.w	8001bbe <calendario+0xa56>
 80012c4:	200003a8 	.word	0x200003a8
 80012c8:	20000334 	.word	0x20000334
 80012cc:	08008ac0 	.word	0x08008ac0
 80012d0:	2000008c 	.word	0x2000008c
 80012d4:	200003bc 	.word	0x200003bc
 80012d8:	20000244 	.word	0x20000244
 80012dc:	08008ac8 	.word	0x08008ac8
 80012e0:	2000030c 	.word	0x2000030c
 80012e4:	200003b6 	.word	0x200003b6
 80012e8:	200003b0 	.word	0x200003b0
 80012ec:	20000360 	.word	0x20000360
 80012f0:	08008ae0 	.word	0x08008ae0
 80012f4:	08008afc 	.word	0x08008afc
 80012f8:	08008b0c 	.word	0x08008b0c

		case 2: // show date
			lcd.gotoxy(0,0);
 80012fc:	4b8e      	ldr	r3, [pc, #568]	; (8001538 <calendario+0x3d0>)
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	2100      	movs	r1, #0
 8001302:	2000      	movs	r0, #0
 8001304:	4798      	blx	r3
			lcd.string_size("Data",16);
 8001306:	4b8c      	ldr	r3, [pc, #560]	; (8001538 <calendario+0x3d0>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	2110      	movs	r1, #16
 800130c:	488b      	ldr	r0, [pc, #556]	; (800153c <calendario+0x3d4>)
 800130e:	4798      	blx	r3
			stm.rtc.dr2vec(vec);
 8001310:	4b8b      	ldr	r3, [pc, #556]	; (8001540 <calendario+0x3d8>)
 8001312:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001316:	488b      	ldr	r0, [pc, #556]	; (8001544 <calendario+0x3dc>)
 8001318:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800131a:	4b87      	ldr	r3, [pc, #540]	; (8001538 <calendario+0x3d0>)
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	2100      	movs	r1, #0
 8001320:	2003      	movs	r0, #3
 8001322:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <calendario+0x3d0>)
 8001326:	699c      	ldr	r4, [r3, #24]
 8001328:	4b87      	ldr	r3, [pc, #540]	; (8001548 <calendario+0x3e0>)
 800132a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800132e:	4b85      	ldr	r3, [pc, #532]	; (8001544 <calendario+0x3dc>)
 8001330:	795b      	ldrb	r3, [r3, #5]
 8001332:	4618      	mov	r0, r3
 8001334:	4b83      	ldr	r3, [pc, #524]	; (8001544 <calendario+0x3dc>)
 8001336:	799b      	ldrb	r3, [r3, #6]
 8001338:	461e      	mov	r6, r3
 800133a:	4b82      	ldr	r3, [pc, #520]	; (8001544 <calendario+0x3dc>)
 800133c:	78db      	ldrb	r3, [r3, #3]
 800133e:	469c      	mov	ip, r3
 8001340:	4b80      	ldr	r3, [pc, #512]	; (8001544 <calendario+0x3dc>)
 8001342:	791b      	ldrb	r3, [r3, #4]
 8001344:	461a      	mov	r2, r3
 8001346:	4b7f      	ldr	r3, [pc, #508]	; (8001544 <calendario+0x3dc>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4619      	mov	r1, r3
 800134c:	4b7d      	ldr	r3, [pc, #500]	; (8001544 <calendario+0x3dc>)
 800134e:	785b      	ldrb	r3, [r3, #1]
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	9101      	str	r1, [sp, #4]
 8001354:	9200      	str	r2, [sp, #0]
 8001356:	4663      	mov	r3, ip
 8001358:	4632      	mov	r2, r6
 800135a:	4601      	mov	r1, r0
 800135c:	487b      	ldr	r0, [pc, #492]	; (800154c <calendario+0x3e4>)
 800135e:	47a8      	blx	r5
 8001360:	4603      	mov	r3, r0
 8001362:	2111      	movs	r1, #17
 8001364:	4618      	mov	r0, r3
 8001366:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001368:	4b75      	ldr	r3, [pc, #468]	; (8001540 <calendario+0x3d8>)
 800136a:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 800136e:	4b78      	ldr	r3, [pc, #480]	; (8001550 <calendario+0x3e8>)
 8001370:	6958      	ldr	r0, [r3, #20]
 8001372:	4b77      	ldr	r3, [pc, #476]	; (8001550 <calendario+0x3e8>)
 8001374:	6919      	ldr	r1, [r3, #16]
 8001376:	4b77      	ldr	r3, [pc, #476]	; (8001554 <calendario+0x3ec>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	220d      	movs	r2, #13
 800137c:	47a0      	blx	r4
 800137e:	4603      	mov	r3, r0
 8001380:	4a75      	ldr	r2, [pc, #468]	; (8001558 <calendario+0x3f0>)
 8001382:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 8001384:	4b74      	ldr	r3, [pc, #464]	; (8001558 <calendario+0x3f0>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b05      	cmp	r3, #5
 800138a:	d928      	bls.n	80013de <calendario+0x276>
 800138c:	4b72      	ldr	r3, [pc, #456]	; (8001558 <calendario+0x3f0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b0a      	cmp	r3, #10
 8001392:	d824      	bhi.n	80013de <calendario+0x276>
				circ.putstr(&circ, func.print("hora: %d%d:%d%d:%d%d\r\n", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]) );
 8001394:	4b71      	ldr	r3, [pc, #452]	; (800155c <calendario+0x3f4>)
 8001396:	69dc      	ldr	r4, [r3, #28]
 8001398:	4b6b      	ldr	r3, [pc, #428]	; (8001548 <calendario+0x3e0>)
 800139a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800139e:	4b69      	ldr	r3, [pc, #420]	; (8001544 <calendario+0x3dc>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	4b67      	ldr	r3, [pc, #412]	; (8001544 <calendario+0x3dc>)
 80013a6:	785b      	ldrb	r3, [r3, #1]
 80013a8:	461e      	mov	r6, r3
 80013aa:	4b66      	ldr	r3, [pc, #408]	; (8001544 <calendario+0x3dc>)
 80013ac:	789b      	ldrb	r3, [r3, #2]
 80013ae:	469c      	mov	ip, r3
 80013b0:	4b64      	ldr	r3, [pc, #400]	; (8001544 <calendario+0x3dc>)
 80013b2:	78db      	ldrb	r3, [r3, #3]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b63      	ldr	r3, [pc, #396]	; (8001544 <calendario+0x3dc>)
 80013b8:	791b      	ldrb	r3, [r3, #4]
 80013ba:	4619      	mov	r1, r3
 80013bc:	4b61      	ldr	r3, [pc, #388]	; (8001544 <calendario+0x3dc>)
 80013be:	795b      	ldrb	r3, [r3, #5]
 80013c0:	9302      	str	r3, [sp, #8]
 80013c2:	9101      	str	r1, [sp, #4]
 80013c4:	9200      	str	r2, [sp, #0]
 80013c6:	4663      	mov	r3, ip
 80013c8:	4632      	mov	r2, r6
 80013ca:	4601      	mov	r1, r0
 80013cc:	4864      	ldr	r0, [pc, #400]	; (8001560 <calendario+0x3f8>)
 80013ce:	47a8      	blx	r5
 80013d0:	4603      	mov	r3, r0
 80013d2:	4619      	mov	r1, r3
 80013d4:	4861      	ldr	r0, [pc, #388]	; (800155c <calendario+0x3f4>)
 80013d6:	47a0      	blx	r4
				choice = 1;
 80013d8:	4b62      	ldr	r3, [pc, #392]	; (8001564 <calendario+0x3fc>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 80013de:	4b5e      	ldr	r3, [pc, #376]	; (8001558 <calendario+0x3f0>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b0a      	cmp	r3, #10
 80013e4:	d90b      	bls.n	80013fe <calendario+0x296>
 80013e6:	4b5c      	ldr	r3, [pc, #368]	; (8001558 <calendario+0x3f0>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b1d      	cmp	r3, #29
 80013ec:	d807      	bhi.n	80013fe <calendario+0x296>
				circ.putstr(&circ, "acertar ano\r\n");
 80013ee:	4b5b      	ldr	r3, [pc, #364]	; (800155c <calendario+0x3f4>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	495d      	ldr	r1, [pc, #372]	; (8001568 <calendario+0x400>)
 80013f4:	4859      	ldr	r0, [pc, #356]	; (800155c <calendario+0x3f4>)
 80013f6:	4798      	blx	r3
				choice = 7;
 80013f8:	4b5a      	ldr	r3, [pc, #360]	; (8001564 <calendario+0x3fc>)
 80013fa:	2207      	movs	r2, #7
 80013fc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 80013fe:	4b56      	ldr	r3, [pc, #344]	; (8001558 <calendario+0x3f0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b28      	cmp	r3, #40	; 0x28
 8001404:	f240 83dd 	bls.w	8001bc2 <calendario+0xa5a>
				circ.putstr(&circ, "Calendario\r\n");
 8001408:	4b54      	ldr	r3, [pc, #336]	; (800155c <calendario+0x3f4>)
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	4957      	ldr	r1, [pc, #348]	; (800156c <calendario+0x404>)
 800140e:	4853      	ldr	r0, [pc, #332]	; (800155c <calendario+0x3f4>)
 8001410:	4798      	blx	r3
				choice = 3;
 8001412:	4b54      	ldr	r3, [pc, #336]	; (8001564 <calendario+0x3fc>)
 8001414:	2203      	movs	r2, #3
 8001416:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001418:	e3d3      	b.n	8001bc2 <calendario+0xa5a>

		case 3: // message
			lcd.gotoxy(0,0);
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <calendario+0x3d0>)
 800141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 8001424:	4b44      	ldr	r3, [pc, #272]	; (8001538 <calendario+0x3d0>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	210a      	movs	r1, #10
 800142a:	4851      	ldr	r0, [pc, #324]	; (8001570 <calendario+0x408>)
 800142c:	4798      	blx	r3

			stm.rtc.dr2vec(vec);
 800142e:	4b44      	ldr	r3, [pc, #272]	; (8001540 <calendario+0x3d8>)
 8001430:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001434:	4843      	ldr	r0, [pc, #268]	; (8001544 <calendario+0x3dc>)
 8001436:	4798      	blx	r3
			lcd.gotoxy(2,0);
 8001438:	4b3f      	ldr	r3, [pc, #252]	; (8001538 <calendario+0x3d0>)
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	2100      	movs	r1, #0
 800143e:	2002      	movs	r0, #2
 8001440:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001442:	4b3d      	ldr	r3, [pc, #244]	; (8001538 <calendario+0x3d0>)
 8001444:	699c      	ldr	r4, [r3, #24]
 8001446:	4b40      	ldr	r3, [pc, #256]	; (8001548 <calendario+0x3e0>)
 8001448:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800144c:	4b3d      	ldr	r3, [pc, #244]	; (8001544 <calendario+0x3dc>)
 800144e:	795b      	ldrb	r3, [r3, #5]
 8001450:	4618      	mov	r0, r3
 8001452:	4b3c      	ldr	r3, [pc, #240]	; (8001544 <calendario+0x3dc>)
 8001454:	799b      	ldrb	r3, [r3, #6]
 8001456:	461e      	mov	r6, r3
 8001458:	4b3a      	ldr	r3, [pc, #232]	; (8001544 <calendario+0x3dc>)
 800145a:	78db      	ldrb	r3, [r3, #3]
 800145c:	469c      	mov	ip, r3
 800145e:	4b39      	ldr	r3, [pc, #228]	; (8001544 <calendario+0x3dc>)
 8001460:	791b      	ldrb	r3, [r3, #4]
 8001462:	461a      	mov	r2, r3
 8001464:	4b37      	ldr	r3, [pc, #220]	; (8001544 <calendario+0x3dc>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	4619      	mov	r1, r3
 800146a:	4b36      	ldr	r3, [pc, #216]	; (8001544 <calendario+0x3dc>)
 800146c:	785b      	ldrb	r3, [r3, #1]
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	9101      	str	r1, [sp, #4]
 8001472:	9200      	str	r2, [sp, #0]
 8001474:	4663      	mov	r3, ip
 8001476:	4632      	mov	r2, r6
 8001478:	4601      	mov	r1, r0
 800147a:	4834      	ldr	r0, [pc, #208]	; (800154c <calendario+0x3e4>)
 800147c:	47a8      	blx	r5
 800147e:	4603      	mov	r3, r0
 8001480:	2111      	movs	r1, #17
 8001482:	4618      	mov	r0, r3
 8001484:	47a0      	blx	r4

			stm.rtc.tr2vec(vec);
 8001486:	4b2e      	ldr	r3, [pc, #184]	; (8001540 <calendario+0x3d8>)
 8001488:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800148c:	482d      	ldr	r0, [pc, #180]	; (8001544 <calendario+0x3dc>)
 800148e:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001490:	4b29      	ldr	r3, [pc, #164]	; (8001538 <calendario+0x3d0>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	2100      	movs	r1, #0
 8001496:	2003      	movs	r0, #3
 8001498:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 800149a:	4b27      	ldr	r3, [pc, #156]	; (8001538 <calendario+0x3d0>)
 800149c:	699c      	ldr	r4, [r3, #24]
 800149e:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <calendario+0x3e0>)
 80014a0:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80014a4:	4b27      	ldr	r3, [pc, #156]	; (8001544 <calendario+0x3dc>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	4b26      	ldr	r3, [pc, #152]	; (8001544 <calendario+0x3dc>)
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	461e      	mov	r6, r3
 80014b0:	4b24      	ldr	r3, [pc, #144]	; (8001544 <calendario+0x3dc>)
 80014b2:	789b      	ldrb	r3, [r3, #2]
 80014b4:	469c      	mov	ip, r3
 80014b6:	4b23      	ldr	r3, [pc, #140]	; (8001544 <calendario+0x3dc>)
 80014b8:	78db      	ldrb	r3, [r3, #3]
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b21      	ldr	r3, [pc, #132]	; (8001544 <calendario+0x3dc>)
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	4619      	mov	r1, r3
 80014c2:	4b20      	ldr	r3, [pc, #128]	; (8001544 <calendario+0x3dc>)
 80014c4:	795b      	ldrb	r3, [r3, #5]
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	9101      	str	r1, [sp, #4]
 80014ca:	9200      	str	r2, [sp, #0]
 80014cc:	4663      	mov	r3, ip
 80014ce:	4632      	mov	r2, r6
 80014d0:	4601      	mov	r1, r0
 80014d2:	4828      	ldr	r0, [pc, #160]	; (8001574 <calendario+0x40c>)
 80014d4:	47a8      	blx	r5
 80014d6:	4603      	mov	r3, r0
 80014d8:	2111      	movs	r1, #17
 80014da:	4618      	mov	r0, r3
 80014dc:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <calendario+0x3d8>)
 80014e0:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 80014e4:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <calendario+0x3e8>)
 80014e6:	6958      	ldr	r0, [r3, #20]
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <calendario+0x3e8>)
 80014ea:	6919      	ldr	r1, [r3, #16]
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <calendario+0x3ec>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	220d      	movs	r2, #13
 80014f2:	47a0      	blx	r4
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b28      	cmp	r3, #40	; 0x28
 80014f8:	f240 8365 	bls.w	8001bc6 <calendario+0xa5e>
				lcd.gotoxy(2,0);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <calendario+0x3d0>)
 80014fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001500:	2100      	movs	r1, #0
 8001502:	2002      	movs	r0, #2
 8001504:	4798      	blx	r3
				lcd.string_size(" ",17);
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <calendario+0x3d0>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2111      	movs	r1, #17
 800150c:	481a      	ldr	r0, [pc, #104]	; (8001578 <calendario+0x410>)
 800150e:	4798      	blx	r3
				lcd.gotoxy(3,0);
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <calendario+0x3d0>)
 8001512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001514:	2100      	movs	r1, #0
 8001516:	2003      	movs	r0, #3
 8001518:	4798      	blx	r3
				lcd.string_size(" ",15);
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <calendario+0x3d0>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	210f      	movs	r1, #15
 8001520:	4815      	ldr	r0, [pc, #84]	; (8001578 <calendario+0x410>)
 8001522:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001524:	4b0d      	ldr	r3, [pc, #52]	; (800155c <calendario+0x3f4>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	4914      	ldr	r1, [pc, #80]	; (800157c <calendario+0x414>)
 800152a:	480c      	ldr	r0, [pc, #48]	; (800155c <calendario+0x3f4>)
 800152c:	4798      	blx	r3
				choice = 1;
 800152e:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <calendario+0x3fc>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001534:	e347      	b.n	8001bc6 <calendario+0xa5e>
 8001536:	bf00      	nop
 8001538:	20000334 	.word	0x20000334
 800153c:	08008b1c 	.word	0x08008b1c
 8001540:	2000008c 	.word	0x2000008c
 8001544:	200003bc 	.word	0x200003bc
 8001548:	20000244 	.word	0x20000244
 800154c:	08008b24 	.word	0x08008b24
 8001550:	2000030c 	.word	0x2000030c
 8001554:	200003b6 	.word	0x200003b6
 8001558:	200003b0 	.word	0x200003b0
 800155c:	20000360 	.word	0x20000360
 8001560:	08008b3c 	.word	0x08008b3c
 8001564:	200003a8 	.word	0x200003a8
 8001568:	08008b54 	.word	0x08008b54
 800156c:	08008b0c 	.word	0x08008b0c
 8001570:	08008b64 	.word	0x08008b64
 8001574:	08008ac8 	.word	0x08008ac8
 8001578:	08008b70 	.word	0x08008b70
 800157c:	08008b74 	.word	0x08008b74

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 8001580:	4b78      	ldr	r3, [pc, #480]	; (8001764 <calendario+0x5fc>)
 8001582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001584:	2100      	movs	r1, #0
 8001586:	2000      	movs	r0, #0
 8001588:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 800158a:	4b76      	ldr	r3, [pc, #472]	; (8001764 <calendario+0x5fc>)
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	2110      	movs	r1, #16
 8001590:	4875      	ldr	r0, [pc, #468]	; (8001768 <calendario+0x600>)
 8001592:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001594:	4b75      	ldr	r3, [pc, #468]	; (800176c <calendario+0x604>)
 8001596:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 800159a:	4b75      	ldr	r3, [pc, #468]	; (8001770 <calendario+0x608>)
 800159c:	6958      	ldr	r0, [r3, #20]
 800159e:	4b74      	ldr	r3, [pc, #464]	; (8001770 <calendario+0x608>)
 80015a0:	6919      	ldr	r1, [r3, #16]
 80015a2:	4b74      	ldr	r3, [pc, #464]	; (8001774 <calendario+0x60c>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	220d      	movs	r2, #13
 80015a8:	47a0      	blx	r4
 80015aa:	4603      	mov	r3, r0
 80015ac:	4a72      	ldr	r2, [pc, #456]	; (8001778 <calendario+0x610>)
 80015ae:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80015b0:	4b71      	ldr	r3, [pc, #452]	; (8001778 <calendario+0x610>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d023      	beq.n	8001600 <calendario+0x498>
 80015b8:	4b6f      	ldr	r3, [pc, #444]	; (8001778 <calendario+0x610>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b05      	cmp	r3, #5
 80015be:	d81f      	bhi.n	8001600 <calendario+0x498>
				hour ++;
 80015c0:	4b6e      	ldr	r3, [pc, #440]	; (800177c <calendario+0x614>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	4b6c      	ldr	r3, [pc, #432]	; (800177c <calendario+0x614>)
 80015ca:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 80015cc:	4b6b      	ldr	r3, [pc, #428]	; (800177c <calendario+0x614>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b17      	cmp	r3, #23
 80015d2:	d902      	bls.n	80015da <calendario+0x472>
					hour = 0;
 80015d4:	4b69      	ldr	r3, [pc, #420]	; (800177c <calendario+0x614>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80015da:	4b62      	ldr	r3, [pc, #392]	; (8001764 <calendario+0x5fc>)
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	2100      	movs	r1, #0
 80015e0:	2002      	movs	r0, #2
 80015e2:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 80015e4:	4b5f      	ldr	r3, [pc, #380]	; (8001764 <calendario+0x5fc>)
 80015e6:	699c      	ldr	r4, [r3, #24]
 80015e8:	4b65      	ldr	r3, [pc, #404]	; (8001780 <calendario+0x618>)
 80015ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015ee:	4a63      	ldr	r2, [pc, #396]	; (800177c <calendario+0x614>)
 80015f0:	7812      	ldrb	r2, [r2, #0]
 80015f2:	4611      	mov	r1, r2
 80015f4:	4863      	ldr	r0, [pc, #396]	; (8001784 <calendario+0x61c>)
 80015f6:	4798      	blx	r3
 80015f8:	4603      	mov	r3, r0
 80015fa:	2110      	movs	r1, #16
 80015fc:	4618      	mov	r0, r3
 80015fe:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001600:	4b5d      	ldr	r3, [pc, #372]	; (8001778 <calendario+0x610>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b0a      	cmp	r3, #10
 8001606:	d915      	bls.n	8001634 <calendario+0x4cc>
 8001608:	4b5b      	ldr	r3, [pc, #364]	; (8001778 <calendario+0x610>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b13      	cmp	r3, #19
 800160e:	d811      	bhi.n	8001634 <calendario+0x4cc>
				lcd.gotoxy(2,0);
 8001610:	4b54      	ldr	r3, [pc, #336]	; (8001764 <calendario+0x5fc>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	2100      	movs	r1, #0
 8001616:	2002      	movs	r0, #2
 8001618:	4798      	blx	r3
				lcd.string_size(" ",16);
 800161a:	4b52      	ldr	r3, [pc, #328]	; (8001764 <calendario+0x5fc>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	2110      	movs	r1, #16
 8001620:	4859      	ldr	r0, [pc, #356]	; (8001788 <calendario+0x620>)
 8001622:	4798      	blx	r3
				circ.putstr(&circ, "acertar minutos\r\n");
 8001624:	4b59      	ldr	r3, [pc, #356]	; (800178c <calendario+0x624>)
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	4959      	ldr	r1, [pc, #356]	; (8001790 <calendario+0x628>)
 800162a:	4858      	ldr	r0, [pc, #352]	; (800178c <calendario+0x624>)
 800162c:	4798      	blx	r3
				choice = 5;
 800162e:	4b59      	ldr	r3, [pc, #356]	; (8001794 <calendario+0x62c>)
 8001630:	2205      	movs	r2, #5
 8001632:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001634:	4b50      	ldr	r3, [pc, #320]	; (8001778 <calendario+0x610>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b13      	cmp	r3, #19
 800163a:	f240 82c6 	bls.w	8001bca <calendario+0xa62>
				lcd.gotoxy(2,0);
 800163e:	4b49      	ldr	r3, [pc, #292]	; (8001764 <calendario+0x5fc>)
 8001640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001642:	2100      	movs	r1, #0
 8001644:	2002      	movs	r0, #2
 8001646:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001648:	4b46      	ldr	r3, [pc, #280]	; (8001764 <calendario+0x5fc>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	2110      	movs	r1, #16
 800164e:	484e      	ldr	r0, [pc, #312]	; (8001788 <calendario+0x620>)
 8001650:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001652:	4b4e      	ldr	r3, [pc, #312]	; (800178c <calendario+0x624>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	4950      	ldr	r1, [pc, #320]	; (8001798 <calendario+0x630>)
 8001658:	484c      	ldr	r0, [pc, #304]	; (800178c <calendario+0x624>)
 800165a:	4798      	blx	r3
				choice = 1;
 800165c:	4b4d      	ldr	r3, [pc, #308]	; (8001794 <calendario+0x62c>)
 800165e:	2201      	movs	r2, #1
 8001660:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 8001662:	4b42      	ldr	r3, [pc, #264]	; (800176c <calendario+0x604>)
 8001664:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001668:	4a44      	ldr	r2, [pc, #272]	; (800177c <calendario+0x614>)
 800166a:	7812      	ldrb	r2, [r2, #0]
 800166c:	4610      	mov	r0, r2
 800166e:	4798      	blx	r3
			}
			break;
 8001670:	e2ab      	b.n	8001bca <calendario+0xa62>

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 8001672:	4b3c      	ldr	r3, [pc, #240]	; (8001764 <calendario+0x5fc>)
 8001674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001676:	2100      	movs	r1, #0
 8001678:	2000      	movs	r0, #0
 800167a:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 800167c:	4b39      	ldr	r3, [pc, #228]	; (8001764 <calendario+0x5fc>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	2110      	movs	r1, #16
 8001682:	4846      	ldr	r0, [pc, #280]	; (800179c <calendario+0x634>)
 8001684:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001686:	4b39      	ldr	r3, [pc, #228]	; (800176c <calendario+0x604>)
 8001688:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 800168c:	4b38      	ldr	r3, [pc, #224]	; (8001770 <calendario+0x608>)
 800168e:	6958      	ldr	r0, [r3, #20]
 8001690:	4b37      	ldr	r3, [pc, #220]	; (8001770 <calendario+0x608>)
 8001692:	6919      	ldr	r1, [r3, #16]
 8001694:	4b37      	ldr	r3, [pc, #220]	; (8001774 <calendario+0x60c>)
 8001696:	881b      	ldrh	r3, [r3, #0]
 8001698:	220d      	movs	r2, #13
 800169a:	47a0      	blx	r4
 800169c:	4603      	mov	r3, r0
 800169e:	4a36      	ldr	r2, [pc, #216]	; (8001778 <calendario+0x610>)
 80016a0:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80016a2:	4b35      	ldr	r3, [pc, #212]	; (8001778 <calendario+0x610>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d023      	beq.n	80016f2 <calendario+0x58a>
 80016aa:	4b33      	ldr	r3, [pc, #204]	; (8001778 <calendario+0x610>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b05      	cmp	r3, #5
 80016b0:	d81f      	bhi.n	80016f2 <calendario+0x58a>
				minute ++;
 80016b2:	4b3b      	ldr	r3, [pc, #236]	; (80017a0 <calendario+0x638>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	3301      	adds	r3, #1
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	4b39      	ldr	r3, [pc, #228]	; (80017a0 <calendario+0x638>)
 80016bc:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 80016be:	4b38      	ldr	r3, [pc, #224]	; (80017a0 <calendario+0x638>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b3b      	cmp	r3, #59	; 0x3b
 80016c4:	d902      	bls.n	80016cc <calendario+0x564>
					minute = 0;
 80016c6:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <calendario+0x638>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80016cc:	4b25      	ldr	r3, [pc, #148]	; (8001764 <calendario+0x5fc>)
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	2100      	movs	r1, #0
 80016d2:	2002      	movs	r0, #2
 80016d4:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 80016d6:	4b23      	ldr	r3, [pc, #140]	; (8001764 <calendario+0x5fc>)
 80016d8:	699c      	ldr	r4, [r3, #24]
 80016da:	4b29      	ldr	r3, [pc, #164]	; (8001780 <calendario+0x618>)
 80016dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016e0:	4a2f      	ldr	r2, [pc, #188]	; (80017a0 <calendario+0x638>)
 80016e2:	7812      	ldrb	r2, [r2, #0]
 80016e4:	4611      	mov	r1, r2
 80016e6:	482f      	ldr	r0, [pc, #188]	; (80017a4 <calendario+0x63c>)
 80016e8:	4798      	blx	r3
 80016ea:	4603      	mov	r3, r0
 80016ec:	2110      	movs	r1, #16
 80016ee:	4618      	mov	r0, r3
 80016f0:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80016f2:	4b21      	ldr	r3, [pc, #132]	; (8001778 <calendario+0x610>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2b0a      	cmp	r3, #10
 80016f8:	d915      	bls.n	8001726 <calendario+0x5be>
 80016fa:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <calendario+0x610>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b13      	cmp	r3, #19
 8001700:	d811      	bhi.n	8001726 <calendario+0x5be>
				lcd.gotoxy(2,0);
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <calendario+0x5fc>)
 8001704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001706:	2100      	movs	r1, #0
 8001708:	2002      	movs	r0, #2
 800170a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800170c:	4b15      	ldr	r3, [pc, #84]	; (8001764 <calendario+0x5fc>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	2110      	movs	r1, #16
 8001712:	481d      	ldr	r0, [pc, #116]	; (8001788 <calendario+0x620>)
 8001714:	4798      	blx	r3
				circ.putstr(&circ, "acertar segundos\r\n");
 8001716:	4b1d      	ldr	r3, [pc, #116]	; (800178c <calendario+0x624>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4923      	ldr	r1, [pc, #140]	; (80017a8 <calendario+0x640>)
 800171c:	481b      	ldr	r0, [pc, #108]	; (800178c <calendario+0x624>)
 800171e:	4798      	blx	r3
				choice = 6;
 8001720:	4b1c      	ldr	r3, [pc, #112]	; (8001794 <calendario+0x62c>)
 8001722:	2206      	movs	r2, #6
 8001724:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001726:	4b14      	ldr	r3, [pc, #80]	; (8001778 <calendario+0x610>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b13      	cmp	r3, #19
 800172c:	f240 824f 	bls.w	8001bce <calendario+0xa66>
				lcd.gotoxy(2,0);
 8001730:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <calendario+0x5fc>)
 8001732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001734:	2100      	movs	r1, #0
 8001736:	2002      	movs	r0, #2
 8001738:	4798      	blx	r3
				lcd.string_size(" ",16);
 800173a:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <calendario+0x5fc>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	2110      	movs	r1, #16
 8001740:	4811      	ldr	r0, [pc, #68]	; (8001788 <calendario+0x620>)
 8001742:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <calendario+0x624>)
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	4913      	ldr	r1, [pc, #76]	; (8001798 <calendario+0x630>)
 800174a:	4810      	ldr	r0, [pc, #64]	; (800178c <calendario+0x624>)
 800174c:	4798      	blx	r3
				choice = 1;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <calendario+0x62c>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <calendario+0x604>)
 8001756:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800175a:	4a11      	ldr	r2, [pc, #68]	; (80017a0 <calendario+0x638>)
 800175c:	7812      	ldrb	r2, [r2, #0]
 800175e:	4610      	mov	r0, r2
 8001760:	4798      	blx	r3
			}
			break;
 8001762:	e234      	b.n	8001bce <calendario+0xa66>
 8001764:	20000334 	.word	0x20000334
 8001768:	08008b80 	.word	0x08008b80
 800176c:	2000008c 	.word	0x2000008c
 8001770:	2000030c 	.word	0x2000030c
 8001774:	200003b6 	.word	0x200003b6
 8001778:	200003b0 	.word	0x200003b0
 800177c:	200003a9 	.word	0x200003a9
 8001780:	20000244 	.word	0x20000244
 8001784:	08008b90 	.word	0x08008b90
 8001788:	08008b70 	.word	0x08008b70
 800178c:	20000360 	.word	0x20000360
 8001790:	08008b9c 	.word	0x08008b9c
 8001794:	200003a8 	.word	0x200003a8
 8001798:	08008b74 	.word	0x08008b74
 800179c:	08008bb0 	.word	0x08008bb0
 80017a0:	200003aa 	.word	0x200003aa
 80017a4:	08008bc0 	.word	0x08008bc0
 80017a8:	08008bcc 	.word	0x08008bcc

		case 6: // Set Second
			lcd.gotoxy(0,0);
 80017ac:	4b78      	ldr	r3, [pc, #480]	; (8001990 <calendario+0x828>)
 80017ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b0:	2100      	movs	r1, #0
 80017b2:	2000      	movs	r0, #0
 80017b4:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 80017b6:	4b76      	ldr	r3, [pc, #472]	; (8001990 <calendario+0x828>)
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	2110      	movs	r1, #16
 80017bc:	4875      	ldr	r0, [pc, #468]	; (8001994 <calendario+0x82c>)
 80017be:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80017c0:	4b75      	ldr	r3, [pc, #468]	; (8001998 <calendario+0x830>)
 80017c2:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 80017c6:	4b75      	ldr	r3, [pc, #468]	; (800199c <calendario+0x834>)
 80017c8:	6958      	ldr	r0, [r3, #20]
 80017ca:	4b74      	ldr	r3, [pc, #464]	; (800199c <calendario+0x834>)
 80017cc:	6919      	ldr	r1, [r3, #16]
 80017ce:	4b74      	ldr	r3, [pc, #464]	; (80019a0 <calendario+0x838>)
 80017d0:	881b      	ldrh	r3, [r3, #0]
 80017d2:	220d      	movs	r2, #13
 80017d4:	47a0      	blx	r4
 80017d6:	4603      	mov	r3, r0
 80017d8:	4a72      	ldr	r2, [pc, #456]	; (80019a4 <calendario+0x83c>)
 80017da:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80017dc:	4b71      	ldr	r3, [pc, #452]	; (80019a4 <calendario+0x83c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d023      	beq.n	800182c <calendario+0x6c4>
 80017e4:	4b6f      	ldr	r3, [pc, #444]	; (80019a4 <calendario+0x83c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b05      	cmp	r3, #5
 80017ea:	d81f      	bhi.n	800182c <calendario+0x6c4>
				second ++;
 80017ec:	4b6e      	ldr	r3, [pc, #440]	; (80019a8 <calendario+0x840>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	4b6c      	ldr	r3, [pc, #432]	; (80019a8 <calendario+0x840>)
 80017f6:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 80017f8:	4b6b      	ldr	r3, [pc, #428]	; (80019a8 <calendario+0x840>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b3b      	cmp	r3, #59	; 0x3b
 80017fe:	d902      	bls.n	8001806 <calendario+0x69e>
					second = 0;
 8001800:	4b69      	ldr	r3, [pc, #420]	; (80019a8 <calendario+0x840>)
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001806:	4b62      	ldr	r3, [pc, #392]	; (8001990 <calendario+0x828>)
 8001808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180a:	2100      	movs	r1, #0
 800180c:	2002      	movs	r0, #2
 800180e:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 8001810:	4b5f      	ldr	r3, [pc, #380]	; (8001990 <calendario+0x828>)
 8001812:	699c      	ldr	r4, [r3, #24]
 8001814:	4b65      	ldr	r3, [pc, #404]	; (80019ac <calendario+0x844>)
 8001816:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800181a:	4a63      	ldr	r2, [pc, #396]	; (80019a8 <calendario+0x840>)
 800181c:	7812      	ldrb	r2, [r2, #0]
 800181e:	4611      	mov	r1, r2
 8001820:	4863      	ldr	r0, [pc, #396]	; (80019b0 <calendario+0x848>)
 8001822:	4798      	blx	r3
 8001824:	4603      	mov	r3, r0
 8001826:	2110      	movs	r1, #16
 8001828:	4618      	mov	r0, r3
 800182a:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 800182c:	4b5d      	ldr	r3, [pc, #372]	; (80019a4 <calendario+0x83c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b0a      	cmp	r3, #10
 8001832:	d915      	bls.n	8001860 <calendario+0x6f8>
 8001834:	4b5b      	ldr	r3, [pc, #364]	; (80019a4 <calendario+0x83c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b13      	cmp	r3, #19
 800183a:	d811      	bhi.n	8001860 <calendario+0x6f8>
				lcd.gotoxy(2,0);
 800183c:	4b54      	ldr	r3, [pc, #336]	; (8001990 <calendario+0x828>)
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	2100      	movs	r1, #0
 8001842:	2002      	movs	r0, #2
 8001844:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001846:	4b52      	ldr	r3, [pc, #328]	; (8001990 <calendario+0x828>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	2110      	movs	r1, #16
 800184c:	4859      	ldr	r0, [pc, #356]	; (80019b4 <calendario+0x84c>)
 800184e:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001850:	4b59      	ldr	r3, [pc, #356]	; (80019b8 <calendario+0x850>)
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	4959      	ldr	r1, [pc, #356]	; (80019bc <calendario+0x854>)
 8001856:	4858      	ldr	r0, [pc, #352]	; (80019b8 <calendario+0x850>)
 8001858:	4798      	blx	r3
				choice = 1;
 800185a:	4b59      	ldr	r3, [pc, #356]	; (80019c0 <calendario+0x858>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001860:	4b50      	ldr	r3, [pc, #320]	; (80019a4 <calendario+0x83c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b13      	cmp	r3, #19
 8001866:	f240 81b4 	bls.w	8001bd2 <calendario+0xa6a>
				lcd.gotoxy(2,0);
 800186a:	4b49      	ldr	r3, [pc, #292]	; (8001990 <calendario+0x828>)
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	2100      	movs	r1, #0
 8001870:	2002      	movs	r0, #2
 8001872:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001874:	4b46      	ldr	r3, [pc, #280]	; (8001990 <calendario+0x828>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2110      	movs	r1, #16
 800187a:	484e      	ldr	r0, [pc, #312]	; (80019b4 <calendario+0x84c>)
 800187c:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 800187e:	4b4e      	ldr	r3, [pc, #312]	; (80019b8 <calendario+0x850>)
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	494e      	ldr	r1, [pc, #312]	; (80019bc <calendario+0x854>)
 8001884:	484c      	ldr	r0, [pc, #304]	; (80019b8 <calendario+0x850>)
 8001886:	4798      	blx	r3
				choice = 1;
 8001888:	4b4d      	ldr	r3, [pc, #308]	; (80019c0 <calendario+0x858>)
 800188a:	2201      	movs	r2, #1
 800188c:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 800188e:	4b42      	ldr	r3, [pc, #264]	; (8001998 <calendario+0x830>)
 8001890:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8001894:	4a44      	ldr	r2, [pc, #272]	; (80019a8 <calendario+0x840>)
 8001896:	7812      	ldrb	r2, [r2, #0]
 8001898:	4610      	mov	r0, r2
 800189a:	4798      	blx	r3
			}
			break;
 800189c:	e199      	b.n	8001bd2 <calendario+0xa6a>

			// Calendario
		case 7: // Set Year
			lcd.gotoxy(0,0);
 800189e:	4b3c      	ldr	r3, [pc, #240]	; (8001990 <calendario+0x828>)
 80018a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a2:	2100      	movs	r1, #0
 80018a4:	2000      	movs	r0, #0
 80018a6:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 80018a8:	4b39      	ldr	r3, [pc, #228]	; (8001990 <calendario+0x828>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	2110      	movs	r1, #16
 80018ae:	4845      	ldr	r0, [pc, #276]	; (80019c4 <calendario+0x85c>)
 80018b0:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80018b2:	4b39      	ldr	r3, [pc, #228]	; (8001998 <calendario+0x830>)
 80018b4:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 80018b8:	4b38      	ldr	r3, [pc, #224]	; (800199c <calendario+0x834>)
 80018ba:	6958      	ldr	r0, [r3, #20]
 80018bc:	4b37      	ldr	r3, [pc, #220]	; (800199c <calendario+0x834>)
 80018be:	6919      	ldr	r1, [r3, #16]
 80018c0:	4b37      	ldr	r3, [pc, #220]	; (80019a0 <calendario+0x838>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	220d      	movs	r2, #13
 80018c6:	47a0      	blx	r4
 80018c8:	4603      	mov	r3, r0
 80018ca:	4a36      	ldr	r2, [pc, #216]	; (80019a4 <calendario+0x83c>)
 80018cc:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80018ce:	4b35      	ldr	r3, [pc, #212]	; (80019a4 <calendario+0x83c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d023      	beq.n	800191e <calendario+0x7b6>
 80018d6:	4b33      	ldr	r3, [pc, #204]	; (80019a4 <calendario+0x83c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b05      	cmp	r3, #5
 80018dc:	d81f      	bhi.n	800191e <calendario+0x7b6>
				ano ++;
 80018de:	4b3a      	ldr	r3, [pc, #232]	; (80019c8 <calendario+0x860>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	3301      	adds	r3, #1
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <calendario+0x860>)
 80018e8:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 80018ea:	4b37      	ldr	r3, [pc, #220]	; (80019c8 <calendario+0x860>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b63      	cmp	r3, #99	; 0x63
 80018f0:	d902      	bls.n	80018f8 <calendario+0x790>
					ano = 0;
 80018f2:	4b35      	ldr	r3, [pc, #212]	; (80019c8 <calendario+0x860>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80018f8:	4b25      	ldr	r3, [pc, #148]	; (8001990 <calendario+0x828>)
 80018fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fc:	2100      	movs	r1, #0
 80018fe:	2002      	movs	r0, #2
 8001900:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 8001902:	4b23      	ldr	r3, [pc, #140]	; (8001990 <calendario+0x828>)
 8001904:	699c      	ldr	r4, [r3, #24]
 8001906:	4b29      	ldr	r3, [pc, #164]	; (80019ac <calendario+0x844>)
 8001908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800190c:	4a2e      	ldr	r2, [pc, #184]	; (80019c8 <calendario+0x860>)
 800190e:	7812      	ldrb	r2, [r2, #0]
 8001910:	4611      	mov	r1, r2
 8001912:	482e      	ldr	r0, [pc, #184]	; (80019cc <calendario+0x864>)
 8001914:	4798      	blx	r3
 8001916:	4603      	mov	r3, r0
 8001918:	2110      	movs	r1, #16
 800191a:	4618      	mov	r0, r3
 800191c:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 800191e:	4b21      	ldr	r3, [pc, #132]	; (80019a4 <calendario+0x83c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2b0a      	cmp	r3, #10
 8001924:	d915      	bls.n	8001952 <calendario+0x7ea>
 8001926:	4b1f      	ldr	r3, [pc, #124]	; (80019a4 <calendario+0x83c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b13      	cmp	r3, #19
 800192c:	d811      	bhi.n	8001952 <calendario+0x7ea>
				lcd.gotoxy(2,0);
 800192e:	4b18      	ldr	r3, [pc, #96]	; (8001990 <calendario+0x828>)
 8001930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001932:	2100      	movs	r1, #0
 8001934:	2002      	movs	r0, #2
 8001936:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001938:	4b15      	ldr	r3, [pc, #84]	; (8001990 <calendario+0x828>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	2110      	movs	r1, #16
 800193e:	481d      	ldr	r0, [pc, #116]	; (80019b4 <calendario+0x84c>)
 8001940:	4798      	blx	r3
				circ.putstr(&circ, "acertar mes\r\n");
 8001942:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <calendario+0x850>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	4922      	ldr	r1, [pc, #136]	; (80019d0 <calendario+0x868>)
 8001948:	481b      	ldr	r0, [pc, #108]	; (80019b8 <calendario+0x850>)
 800194a:	4798      	blx	r3
				choice = 8;
 800194c:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <calendario+0x858>)
 800194e:	2208      	movs	r2, #8
 8001950:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001952:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <calendario+0x83c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2b13      	cmp	r3, #19
 8001958:	f240 813d 	bls.w	8001bd6 <calendario+0xa6e>
				lcd.gotoxy(2,0);
 800195c:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <calendario+0x828>)
 800195e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001960:	2100      	movs	r1, #0
 8001962:	2002      	movs	r0, #2
 8001964:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <calendario+0x828>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2110      	movs	r1, #16
 800196c:	4811      	ldr	r0, [pc, #68]	; (80019b4 <calendario+0x84c>)
 800196e:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001970:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <calendario+0x850>)
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	4917      	ldr	r1, [pc, #92]	; (80019d4 <calendario+0x86c>)
 8001976:	4810      	ldr	r0, [pc, #64]	; (80019b8 <calendario+0x850>)
 8001978:	4798      	blx	r3
				choice = 2;
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <calendario+0x858>)
 800197c:	2202      	movs	r2, #2
 800197e:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 8001980:	4b05      	ldr	r3, [pc, #20]	; (8001998 <calendario+0x830>)
 8001982:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001986:	4a10      	ldr	r2, [pc, #64]	; (80019c8 <calendario+0x860>)
 8001988:	7812      	ldrb	r2, [r2, #0]
 800198a:	4610      	mov	r0, r2
 800198c:	4798      	blx	r3
			}
			break;
 800198e:	e122      	b.n	8001bd6 <calendario+0xa6e>
 8001990:	20000334 	.word	0x20000334
 8001994:	08008be0 	.word	0x08008be0
 8001998:	2000008c 	.word	0x2000008c
 800199c:	2000030c 	.word	0x2000030c
 80019a0:	200003b6 	.word	0x200003b6
 80019a4:	200003b0 	.word	0x200003b0
 80019a8:	200003ab 	.word	0x200003ab
 80019ac:	20000244 	.word	0x20000244
 80019b0:	08008bf4 	.word	0x08008bf4
 80019b4:	08008b70 	.word	0x08008b70
 80019b8:	20000360 	.word	0x20000360
 80019bc:	08008b74 	.word	0x08008b74
 80019c0:	200003a8 	.word	0x200003a8
 80019c4:	08008c00 	.word	0x08008c00
 80019c8:	200003ac 	.word	0x200003ac
 80019cc:	08008c0c 	.word	0x08008c0c
 80019d0:	08008c14 	.word	0x08008c14
 80019d4:	08008c24 	.word	0x08008c24

		case 8: // Set Month
			lcd.gotoxy(0,0);
 80019d8:	4b83      	ldr	r3, [pc, #524]	; (8001be8 <calendario+0xa80>)
 80019da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019dc:	2100      	movs	r1, #0
 80019de:	2000      	movs	r0, #0
 80019e0:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 80019e2:	4b81      	ldr	r3, [pc, #516]	; (8001be8 <calendario+0xa80>)
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	2110      	movs	r1, #16
 80019e8:	4880      	ldr	r0, [pc, #512]	; (8001bec <calendario+0xa84>)
 80019ea:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80019ec:	4b80      	ldr	r3, [pc, #512]	; (8001bf0 <calendario+0xa88>)
 80019ee:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 80019f2:	4b80      	ldr	r3, [pc, #512]	; (8001bf4 <calendario+0xa8c>)
 80019f4:	6958      	ldr	r0, [r3, #20]
 80019f6:	4b7f      	ldr	r3, [pc, #508]	; (8001bf4 <calendario+0xa8c>)
 80019f8:	6919      	ldr	r1, [r3, #16]
 80019fa:	4b7f      	ldr	r3, [pc, #508]	; (8001bf8 <calendario+0xa90>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	220d      	movs	r2, #13
 8001a00:	47a0      	blx	r4
 8001a02:	4603      	mov	r3, r0
 8001a04:	4a7d      	ldr	r2, [pc, #500]	; (8001bfc <calendario+0xa94>)
 8001a06:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a08:	4b7c      	ldr	r3, [pc, #496]	; (8001bfc <calendario+0xa94>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d023      	beq.n	8001a58 <calendario+0x8f0>
 8001a10:	4b7a      	ldr	r3, [pc, #488]	; (8001bfc <calendario+0xa94>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b05      	cmp	r3, #5
 8001a16:	d81f      	bhi.n	8001a58 <calendario+0x8f0>
				mes ++;
 8001a18:	4b79      	ldr	r3, [pc, #484]	; (8001c00 <calendario+0xa98>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	4b77      	ldr	r3, [pc, #476]	; (8001c00 <calendario+0xa98>)
 8001a22:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001a24:	4b76      	ldr	r3, [pc, #472]	; (8001c00 <calendario+0xa98>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b0c      	cmp	r3, #12
 8001a2a:	d902      	bls.n	8001a32 <calendario+0x8ca>
					mes = 1;
 8001a2c:	4b74      	ldr	r3, [pc, #464]	; (8001c00 <calendario+0xa98>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a32:	4b6d      	ldr	r3, [pc, #436]	; (8001be8 <calendario+0xa80>)
 8001a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a36:	2100      	movs	r1, #0
 8001a38:	2002      	movs	r0, #2
 8001a3a:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001a3c:	4b6a      	ldr	r3, [pc, #424]	; (8001be8 <calendario+0xa80>)
 8001a3e:	699c      	ldr	r4, [r3, #24]
 8001a40:	4b70      	ldr	r3, [pc, #448]	; (8001c04 <calendario+0xa9c>)
 8001a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a46:	4a6e      	ldr	r2, [pc, #440]	; (8001c00 <calendario+0xa98>)
 8001a48:	7812      	ldrb	r2, [r2, #0]
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	486e      	ldr	r0, [pc, #440]	; (8001c08 <calendario+0xaa0>)
 8001a4e:	4798      	blx	r3
 8001a50:	4603      	mov	r3, r0
 8001a52:	2110      	movs	r1, #16
 8001a54:	4618      	mov	r0, r3
 8001a56:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a58:	4b68      	ldr	r3, [pc, #416]	; (8001bfc <calendario+0xa94>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b0a      	cmp	r3, #10
 8001a5e:	d915      	bls.n	8001a8c <calendario+0x924>
 8001a60:	4b66      	ldr	r3, [pc, #408]	; (8001bfc <calendario+0xa94>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b13      	cmp	r3, #19
 8001a66:	d811      	bhi.n	8001a8c <calendario+0x924>
				lcd.gotoxy(2,0);
 8001a68:	4b5f      	ldr	r3, [pc, #380]	; (8001be8 <calendario+0xa80>)
 8001a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2002      	movs	r0, #2
 8001a70:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a72:	4b5d      	ldr	r3, [pc, #372]	; (8001be8 <calendario+0xa80>)
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	2110      	movs	r1, #16
 8001a78:	4864      	ldr	r0, [pc, #400]	; (8001c0c <calendario+0xaa4>)
 8001a7a:	4798      	blx	r3
				circ.putstr(&circ, "acertar dia\r\n");
 8001a7c:	4b64      	ldr	r3, [pc, #400]	; (8001c10 <calendario+0xaa8>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	4964      	ldr	r1, [pc, #400]	; (8001c14 <calendario+0xaac>)
 8001a82:	4863      	ldr	r0, [pc, #396]	; (8001c10 <calendario+0xaa8>)
 8001a84:	4798      	blx	r3
				choice = 9;
 8001a86:	4b64      	ldr	r3, [pc, #400]	; (8001c18 <calendario+0xab0>)
 8001a88:	2209      	movs	r2, #9
 8001a8a:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001a8c:	4b5b      	ldr	r3, [pc, #364]	; (8001bfc <calendario+0xa94>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b13      	cmp	r3, #19
 8001a92:	f240 80a2 	bls.w	8001bda <calendario+0xa72>
				lcd.gotoxy(2,0);
 8001a96:	4b54      	ldr	r3, [pc, #336]	; (8001be8 <calendario+0xa80>)
 8001a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2002      	movs	r0, #2
 8001a9e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001aa0:	4b51      	ldr	r3, [pc, #324]	; (8001be8 <calendario+0xa80>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	2110      	movs	r1, #16
 8001aa6:	4859      	ldr	r0, [pc, #356]	; (8001c0c <calendario+0xaa4>)
 8001aa8:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001aaa:	4b59      	ldr	r3, [pc, #356]	; (8001c10 <calendario+0xaa8>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	495b      	ldr	r1, [pc, #364]	; (8001c1c <calendario+0xab4>)
 8001ab0:	4857      	ldr	r0, [pc, #348]	; (8001c10 <calendario+0xaa8>)
 8001ab2:	4798      	blx	r3
				choice = 2;
 8001ab4:	4b58      	ldr	r3, [pc, #352]	; (8001c18 <calendario+0xab0>)
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001aba:	4b4d      	ldr	r3, [pc, #308]	; (8001bf0 <calendario+0xa88>)
 8001abc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ac0:	4a4f      	ldr	r2, [pc, #316]	; (8001c00 <calendario+0xa98>)
 8001ac2:	7812      	ldrb	r2, [r2, #0]
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4798      	blx	r3
			}
			break;
 8001ac8:	e087      	b.n	8001bda <calendario+0xa72>

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001aca:	4b47      	ldr	r3, [pc, #284]	; (8001be8 <calendario+0xa80>)
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	2100      	movs	r1, #0
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001ad4:	4b44      	ldr	r3, [pc, #272]	; (8001be8 <calendario+0xa80>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	2110      	movs	r1, #16
 8001ada:	4851      	ldr	r0, [pc, #324]	; (8001c20 <calendario+0xab8>)
 8001adc:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001ade:	4b44      	ldr	r3, [pc, #272]	; (8001bf0 <calendario+0xa88>)
 8001ae0:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 8001ae4:	4b43      	ldr	r3, [pc, #268]	; (8001bf4 <calendario+0xa8c>)
 8001ae6:	6958      	ldr	r0, [r3, #20]
 8001ae8:	4b42      	ldr	r3, [pc, #264]	; (8001bf4 <calendario+0xa8c>)
 8001aea:	6919      	ldr	r1, [r3, #16]
 8001aec:	4b42      	ldr	r3, [pc, #264]	; (8001bf8 <calendario+0xa90>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	220d      	movs	r2, #13
 8001af2:	47a0      	blx	r4
 8001af4:	4603      	mov	r3, r0
 8001af6:	4a41      	ldr	r2, [pc, #260]	; (8001bfc <calendario+0xa94>)
 8001af8:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001afa:	4b40      	ldr	r3, [pc, #256]	; (8001bfc <calendario+0xa94>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d023      	beq.n	8001b4a <calendario+0x9e2>
 8001b02:	4b3e      	ldr	r3, [pc, #248]	; (8001bfc <calendario+0xa94>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b05      	cmp	r3, #5
 8001b08:	d81f      	bhi.n	8001b4a <calendario+0x9e2>
				dia ++;
 8001b0a:	4b46      	ldr	r3, [pc, #280]	; (8001c24 <calendario+0xabc>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4b44      	ldr	r3, [pc, #272]	; (8001c24 <calendario+0xabc>)
 8001b14:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001b16:	4b43      	ldr	r3, [pc, #268]	; (8001c24 <calendario+0xabc>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b1f      	cmp	r3, #31
 8001b1c:	d902      	bls.n	8001b24 <calendario+0x9bc>
					dia = 1;
 8001b1e:	4b41      	ldr	r3, [pc, #260]	; (8001c24 <calendario+0xabc>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b24:	4b30      	ldr	r3, [pc, #192]	; (8001be8 <calendario+0xa80>)
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	2100      	movs	r1, #0
 8001b2a:	2002      	movs	r0, #2
 8001b2c:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001b2e:	4b2e      	ldr	r3, [pc, #184]	; (8001be8 <calendario+0xa80>)
 8001b30:	699c      	ldr	r4, [r3, #24]
 8001b32:	4b34      	ldr	r3, [pc, #208]	; (8001c04 <calendario+0xa9c>)
 8001b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b38:	4a3a      	ldr	r2, [pc, #232]	; (8001c24 <calendario+0xabc>)
 8001b3a:	7812      	ldrb	r2, [r2, #0]
 8001b3c:	4611      	mov	r1, r2
 8001b3e:	483a      	ldr	r0, [pc, #232]	; (8001c28 <calendario+0xac0>)
 8001b40:	4798      	blx	r3
 8001b42:	4603      	mov	r3, r0
 8001b44:	2110      	movs	r1, #16
 8001b46:	4618      	mov	r0, r3
 8001b48:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001b4a:	4b2c      	ldr	r3, [pc, #176]	; (8001bfc <calendario+0xa94>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b0a      	cmp	r3, #10
 8001b50:	d915      	bls.n	8001b7e <calendario+0xa16>
 8001b52:	4b2a      	ldr	r3, [pc, #168]	; (8001bfc <calendario+0xa94>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b13      	cmp	r3, #19
 8001b58:	d811      	bhi.n	8001b7e <calendario+0xa16>
				lcd.gotoxy(2,0);
 8001b5a:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <calendario+0xa80>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	2100      	movs	r1, #0
 8001b60:	2002      	movs	r0, #2
 8001b62:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b64:	4b20      	ldr	r3, [pc, #128]	; (8001be8 <calendario+0xa80>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	2110      	movs	r1, #16
 8001b6a:	4828      	ldr	r0, [pc, #160]	; (8001c0c <calendario+0xaa4>)
 8001b6c:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001b6e:	4b28      	ldr	r3, [pc, #160]	; (8001c10 <calendario+0xaa8>)
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	492a      	ldr	r1, [pc, #168]	; (8001c1c <calendario+0xab4>)
 8001b74:	4826      	ldr	r0, [pc, #152]	; (8001c10 <calendario+0xaa8>)
 8001b76:	4798      	blx	r3
				choice = 2;
 8001b78:	4b27      	ldr	r3, [pc, #156]	; (8001c18 <calendario+0xab0>)
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001b7e:	4b1f      	ldr	r3, [pc, #124]	; (8001bfc <calendario+0xa94>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2b13      	cmp	r3, #19
 8001b84:	d92b      	bls.n	8001bde <calendario+0xa76>
				lcd.gotoxy(2,0);
 8001b86:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <calendario+0xa80>)
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	2002      	movs	r0, #2
 8001b8e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b90:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <calendario+0xa80>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	2110      	movs	r1, #16
 8001b96:	481d      	ldr	r0, [pc, #116]	; (8001c0c <calendario+0xaa4>)
 8001b98:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001b9a:	4b1d      	ldr	r3, [pc, #116]	; (8001c10 <calendario+0xaa8>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	491f      	ldr	r1, [pc, #124]	; (8001c1c <calendario+0xab4>)
 8001ba0:	481b      	ldr	r0, [pc, #108]	; (8001c10 <calendario+0xaa8>)
 8001ba2:	4798      	blx	r3
				choice = 2;
 8001ba4:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <calendario+0xab0>)
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <calendario+0xa88>)
 8001bac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001bb0:	4a1c      	ldr	r2, [pc, #112]	; (8001c24 <calendario+0xabc>)
 8001bb2:	7812      	ldrb	r2, [r2, #0]
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4798      	blx	r3
			}
			break;
 8001bb8:	e011      	b.n	8001bde <calendario+0xa76>
		default:
			break;
 8001bba:	bf00      	nop
 8001bbc:	e010      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bbe:	bf00      	nop
 8001bc0:	e00e      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bc2:	bf00      	nop
 8001bc4:	e00c      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bc6:	bf00      	nop
 8001bc8:	e00a      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bca:	bf00      	nop
 8001bcc:	e008      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bce:	bf00      	nop
 8001bd0:	e006      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bd2:	bf00      	nop
 8001bd4:	e004      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bd6:	bf00      	nop
 8001bd8:	e002      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bda:	bf00      	nop
 8001bdc:	e000      	b.n	8001be0 <calendario+0xa78>
			break;
 8001bde:	bf00      	nop
	}
}
 8001be0:	bf00      	nop
 8001be2:	3704      	adds	r7, #4
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001be8:	20000334 	.word	0x20000334
 8001bec:	08008c2c 	.word	0x08008c2c
 8001bf0:	2000008c 	.word	0x2000008c
 8001bf4:	2000030c 	.word	0x2000030c
 8001bf8:	200003b6 	.word	0x200003b6
 8001bfc:	200003b0 	.word	0x200003b0
 8001c00:	20000000 	.word	0x20000000
 8001c04:	20000244 	.word	0x20000244
 8001c08:	08008c38 	.word	0x08008c38
 8001c0c:	08008b70 	.word	0x08008b70
 8001c10:	20000360 	.word	0x20000360
 8001c14:	08008c40 	.word	0x08008c40
 8001c18:	200003a8 	.word	0x200003a8
 8001c1c:	08008c24 	.word	0x08008c24
 8001c20:	08008c50 	.word	0x08008c50
 8001c24:	20000001 	.word	0x20000001
 8001c28:	08008c5c 	.word	0x08008c5c

08001c2c <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001c30:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c32:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d050      	beq.n	8001ce2 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001c40:	4b32      	ldr	r3, [pc, #200]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c42:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	4b30      	ldr	r3, [pc, #192]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c4a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001c4e:	f022 0201 	bic.w	r2, r2, #1
 8001c52:	611a      	str	r2, [r3, #16]

		if(dir){
 8001c54:	4b2e      	ldr	r3, [pc, #184]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d01e      	beq.n	8001c9a <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001c5c:	4b2b      	ldr	r3, [pc, #172]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c60:	2020      	movs	r0, #32
 8001c62:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001c64:	4b2b      	ldr	r3, [pc, #172]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	4a2b      	ldr	r2, [pc, #172]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c6a:	f992 1000 	ldrsb.w	r1, [r2]
 8001c6e:	b2ca      	uxtb	r2, r1
 8001c70:	3a01      	subs	r2, #1
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	b250      	sxtb	r0, r2
 8001c76:	4a28      	ldr	r2, [pc, #160]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c78:	7010      	strb	r0, [r2, #0]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	408a      	lsls	r2, r1
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	43d2      	mvns	r2, r2
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	4610      	mov	r0, r2
 8001c86:	4798      	blx	r3
			if(count1 < 0)
 8001c88:	4b23      	ldr	r3, [pc, #140]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c8a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	da21      	bge.n	8001cd6 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001c92:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]
 8001c98:	e01d      	b.n	8001cd6 <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9e:	2020      	movs	r0, #32
 8001ca0:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	4a1c      	ldr	r2, [pc, #112]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ca8:	f992 1000 	ldrsb.w	r1, [r2]
 8001cac:	b2ca      	uxtb	r2, r1
 8001cae:	3201      	adds	r2, #1
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	b250      	sxtb	r0, r2
 8001cb4:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cb6:	7010      	strb	r0, [r2, #0]
 8001cb8:	2201      	movs	r2, #1
 8001cba:	408a      	lsls	r2, r1
 8001cbc:	b2d2      	uxtb	r2, r2
 8001cbe:	43d2      	mvns	r2, r2
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4798      	blx	r3
			if(count1 > 7)
 8001cc6:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ccc:	2b07      	cmp	r3, #7
 8001cce:	dd02      	ble.n	8001cd6 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001cd6:	4b11      	ldr	r3, [pc, #68]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	4b0f      	ldr	r3, [pc, #60]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001ce0:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001ce2:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001ce4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d009      	beq.n	8001d06 <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cf4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	4b04      	ldr	r3, [pc, #16]	; (8001d0c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cfc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8001d00:	f022 0202 	bic.w	r2, r2, #2
 8001d04:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000008c 	.word	0x2000008c
 8001d10:	200003b8 	.word	0x200003b8
 8001d14:	20000328 	.word	0x20000328
 8001d18:	200003b4 	.word	0x200003b4
 8001d1c:	200003b6 	.word	0x200003b6

08001d20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d28:	4a14      	ldr	r2, [pc, #80]	; (8001d7c <_sbrk+0x5c>)
 8001d2a:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <_sbrk+0x60>)
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d34:	4b13      	ldr	r3, [pc, #76]	; (8001d84 <_sbrk+0x64>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d102      	bne.n	8001d42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d3c:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <_sbrk+0x64>)
 8001d3e:	4a12      	ldr	r2, [pc, #72]	; (8001d88 <_sbrk+0x68>)
 8001d40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d42:	4b10      	ldr	r3, [pc, #64]	; (8001d84 <_sbrk+0x64>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4413      	add	r3, r2
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d207      	bcs.n	8001d60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d50:	f005 fa14 	bl	800717c <__errno>
 8001d54:	4603      	mov	r3, r0
 8001d56:	220c      	movs	r2, #12
 8001d58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5e:	e009      	b.n	8001d74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <_sbrk+0x64>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d66:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <_sbrk+0x64>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	4a05      	ldr	r2, [pc, #20]	; (8001d84 <_sbrk+0x64>)
 8001d70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d72:	68fb      	ldr	r3, [r7, #12]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20020000 	.word	0x20020000
 8001d80:	00000400 	.word	0x00000400
 8001d84:	200003d4 	.word	0x200003d4
 8001d88:	20000800 	.word	0x20000800

08001d8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d90:	4b06      	ldr	r3, [pc, #24]	; (8001dac <SystemInit+0x20>)
 8001d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d96:	4a05      	ldr	r2, [pc, #20]	; (8001dac <SystemInit+0x20>)
 8001d98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001db0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001de8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001db4:	480d      	ldr	r0, [pc, #52]	; (8001dec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001db6:	490e      	ldr	r1, [pc, #56]	; (8001df0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001db8:	4a0e      	ldr	r2, [pc, #56]	; (8001df4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dbc:	e002      	b.n	8001dc4 <LoopCopyDataInit>

08001dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dc2:	3304      	adds	r3, #4

08001dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc8:	d3f9      	bcc.n	8001dbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dca:	4a0b      	ldr	r2, [pc, #44]	; (8001df8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dcc:	4c0b      	ldr	r4, [pc, #44]	; (8001dfc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd0:	e001      	b.n	8001dd6 <LoopFillZerobss>

08001dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd4:	3204      	adds	r2, #4

08001dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd8:	d3fb      	bcc.n	8001dd2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dda:	f7ff ffd7 	bl	8001d8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dde:	f005 f9d3 	bl	8007188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001de2:	f7fe ff21 	bl	8000c28 <main>
  bx  lr    
 8001de6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001de8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001df4:	08008d38 	.word	0x08008d38
  ldr r2, =_sbss
 8001df8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001dfc:	20000800 	.word	0x20000800

08001e00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e00:	e7fe      	b.n	8001e00 <ADC_IRQHandler>
	...

08001e04 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001e04:	b490      	push	{r4, r7}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
 8001e10:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001e12:	4a38      	ldr	r2, [pc, #224]	; (8001ef4 <HC595enable+0xf0>)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001e18:	4a37      	ldr	r2, [pc, #220]	; (8001ef8 <HC595enable+0xf4>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001e1e:	4a37      	ldr	r2, [pc, #220]	; (8001efc <HC595enable+0xf8>)
 8001e20:	78fb      	ldrb	r3, [r7, #3]
 8001e22:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001e24:	4a36      	ldr	r2, [pc, #216]	; (8001f00 <HC595enable+0xfc>)
 8001e26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e2a:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001e2c:	4a35      	ldr	r2, [pc, #212]	; (8001f04 <HC595enable+0x100>)
 8001e2e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e32:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001e34:	4b2f      	ldr	r3, [pc, #188]	; (8001ef4 <HC595enable+0xf0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	78fb      	ldrb	r3, [r7, #3]
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	2103      	movs	r1, #3
 8001e40:	4099      	lsls	r1, r3
 8001e42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	2003      	movs	r0, #3
 8001e4a:	fa00 f303 	lsl.w	r3, r0, r3
 8001e4e:	4319      	orrs	r1, r3
 8001e50:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2003      	movs	r0, #3
 8001e58:	fa00 f303 	lsl.w	r3, r0, r3
 8001e5c:	430b      	orrs	r3, r1
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	4619      	mov	r1, r3
 8001e62:	4b24      	ldr	r3, [pc, #144]	; (8001ef4 <HC595enable+0xf0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	400a      	ands	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001e6a:	4b22      	ldr	r3, [pc, #136]	; (8001ef4 <HC595enable+0xf0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	78fb      	ldrb	r3, [r7, #3]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	2101      	movs	r1, #1
 8001e76:	4099      	lsls	r1, r3
 8001e78:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2001      	movs	r0, #1
 8001e80:	fa00 f303 	lsl.w	r3, r0, r3
 8001e84:	4319      	orrs	r1, r3
 8001e86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	fa00 f303 	lsl.w	r3, r0, r3
 8001e92:	430b      	orrs	r3, r1
 8001e94:	4619      	mov	r1, r3
 8001e96:	4b17      	ldr	r3, [pc, #92]	; (8001ef4 <HC595enable+0xf0>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001e9e:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <HC595enable+0xf4>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	78fb      	ldrb	r3, [r7, #3]
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	4099      	lsls	r1, r3
 8001eaa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001eae:	2001      	movs	r0, #1
 8001eb0:	fa00 f303 	lsl.w	r3, r0, r3
 8001eb4:	4319      	orrs	r1, r3
 8001eb6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001eba:	2001      	movs	r0, #1
 8001ebc:	fa00 f303 	lsl.w	r3, r0, r3
 8001ec0:	430b      	orrs	r3, r1
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <HC595enable+0xf4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	400a      	ands	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8001ece:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <HC595enable+0x104>)
 8001ed0:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HC595enable+0x108>)
 8001ed4:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 8001ed6:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <HC595enable+0x10c>)
 8001ed8:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	461c      	mov	r4, r3
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ee6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	3720      	adds	r7, #32
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc90      	pop	{r4, r7}
 8001ef2:	4770      	bx	lr
 8001ef4:	200003d8 	.word	0x200003d8
 8001ef8:	200003dc 	.word	0x200003dc
 8001efc:	200003e0 	.word	0x200003e0
 8001f00:	200003e1 	.word	0x200003e1
 8001f04:	200003e2 	.word	0x200003e2
 8001f08:	08001f15 	.word	0x08001f15
 8001f0c:	08001fad 	.word	0x08001fad
 8001f10:	08001ff1 	.word	0x08001ff1

08001f14 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00d      	beq.n	8001f40 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8001f24:	4b1e      	ldr	r3, [pc, #120]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <HC595_shift_bit+0x90>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4619      	mov	r1, r3
 8001f30:	2301      	movs	r3, #1
 8001f32:	408b      	lsls	r3, r1
 8001f34:	4619      	mov	r1, r3
 8001f36:	4b1a      	ldr	r3, [pc, #104]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	e00d      	b.n	8001f5c <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8001f40:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4b17      	ldr	r3, [pc, #92]	; (8001fa4 <HC595_shift_bit+0x90>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	408b      	lsls	r3, r1
 8001f50:	43db      	mvns	r3, r3
 8001f52:	4619      	mov	r1, r3
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	400a      	ands	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 8001f5c:	4b10      	ldr	r3, [pc, #64]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <HC595_shift_bit+0x94>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	4619      	mov	r1, r3
 8001f68:	2301      	movs	r3, #1
 8001f6a:	408b      	lsls	r3, r1
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 8001f76:	4b0a      	ldr	r3, [pc, #40]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <HC595_shift_bit+0x94>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	4619      	mov	r1, r3
 8001f82:	2301      	movs	r3, #1
 8001f84:	408b      	lsls	r3, r1
 8001f86:	43db      	mvns	r3, r3
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <HC595_shift_bit+0x8c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	400a      	ands	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	200003dc 	.word	0x200003dc
 8001fa4:	200003e0 	.word	0x200003e0
 8001fa8:	200003e1 	.word	0x200003e1

08001fac <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	73fb      	strb	r3, [r7, #15]
 8001fba:	e00f      	b.n	8001fdc <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	b25a      	sxtb	r2, r3
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff9f 	bl	8001f14 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	73fb      	strb	r3, [r7, #15]
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	2b07      	cmp	r3, #7
 8001fe0:	d9ec      	bls.n	8001fbc <HC595_shift_byte+0x10>
	HC595_shift_out();
 8001fe2:	f000 f805 	bl	8001ff0 <HC595_shift_out>
}
 8001fe6:	bf00      	nop
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <HC595_shift_out+0x44>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <HC595_shift_out+0x48>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	4619      	mov	r1, r3
 8002000:	2301      	movs	r3, #1
 8002002:	408b      	lsls	r3, r1
 8002004:	4619      	mov	r1, r3
 8002006:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HC595_shift_out+0x44>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	430a      	orrs	r2, r1
 800200c:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HC595_shift_out+0x44>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <HC595_shift_out+0x48>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	4619      	mov	r1, r3
 800201a:	2301      	movs	r3, #1
 800201c:	408b      	lsls	r3, r1
 800201e:	43db      	mvns	r3, r3
 8002020:	4619      	mov	r1, r3
 8002022:	4b04      	ldr	r3, [pc, #16]	; (8002034 <HC595_shift_out+0x44>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	400a      	ands	r2, r1
 8002028:	601a      	str	r2, [r3, #0]
}
 800202a:	bf00      	nop
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	200003dc 	.word	0x200003dc
 8002038:	200003e2 	.word	0x200003e2

0800203c <CIRCBUFFenable>:
void CIRC_freset(void);
void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str);
/***Procedure & Function***/
/******************************************************************************/
circbuff CIRCBUFFenable( uint8_t size_buff, uint8_t* buff )
{
 800203c:	b4b0      	push	{r4, r5, r7}
 800203e:	b08f      	sub	sp, #60	; 0x3c
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	460b      	mov	r3, r1
 8002046:	607a      	str	r2, [r7, #4]
 8002048:	72fb      	strb	r3, [r7, #11]
	// OBJECT STRUCT
	struct circ_buf_template circ;
	// inic VAR
	CIRCi = 0;
 800204a:	4b13      	ldr	r3, [pc, #76]	; (8002098 <CIRCBUFFenable+0x5c>)
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
	circ.tail = circ.head = circ.buff = buff;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	61fb      	str	r3, [r7, #28]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	61bb      	str	r3, [r7, #24]
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	617b      	str	r3, [r7, #20]
	circ.orig = buff;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	623b      	str	r3, [r7, #32]
	circ.end = buff + ( size_buff - 1 ); // generic
 8002060:	7afb      	ldrb	r3, [r7, #11]
 8002062:	3b01      	subs	r3, #1
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	4413      	add	r3, r2
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
	// function pointers
	circ.get = CIRC_get;
 800206a:	4b0c      	ldr	r3, [pc, #48]	; (800209c <CIRCBUFFenable+0x60>)
 800206c:	62bb      	str	r3, [r7, #40]	; 0x28
	circ.put = CIRC_put;
 800206e:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <CIRCBUFFenable+0x64>)
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
	circ.putstr = CIRC_putstr;
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <CIRCBUFFenable+0x68>)
 8002074:	633b      	str	r3, [r7, #48]	; 0x30
	circ.getstr = CIRC_getstr;
 8002076:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <CIRCBUFFenable+0x6c>)
 8002078:	637b      	str	r3, [r7, #52]	; 0x34
	/******/
	return circ; // return copy
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	461d      	mov	r5, r3
 800207e:	f107 0414 	add.w	r4, r7, #20
 8002082:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002084:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002086:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	602b      	str	r3, [r5, #0]
}
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	373c      	adds	r7, #60	; 0x3c
 8002092:	46bd      	mov	sp, r7
 8002094:	bcb0      	pop	{r4, r5, r7}
 8002096:	4770      	bx	lr
 8002098:	200003e3 	.word	0x200003e3
 800209c:	080020ad 	.word	0x080020ad
 80020a0:	080020ff 	.word	0x080020ff
 80020a4:	0800214b 	.word	0x0800214b
 80020a8:	0800218b 	.word	0x0800218b

080020ac <CIRC_get>:
/******************************************************************************/
uint8_t CIRC_get( struct circ_buf_template* circ ){
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	uint8_t* tail; uint8_t* next;
	tail = circ->tail;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	60fb      	str	r3, [r7, #12]
	
	if( tail == circ->end ){
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d103      	bne.n	80020cc <CIRC_get+0x20>
		next = circ->orig;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	e002      	b.n	80020d2 <CIRC_get+0x26>
	}else{
		next = tail + 1;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	3301      	adds	r3, #1
 80020d0:	60bb      	str	r3, [r7, #8]
	}

	if( tail == circ->head ){
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d103      	bne.n	80020e4 <CIRC_get+0x38>
		*tail = 0; // flag null
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2200      	movs	r2, #0
 80020e0:	701a      	strb	r2, [r3, #0]
 80020e2:	e004      	b.n	80020ee <CIRC_get+0x42>
	}else{
		circ->tail = next;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	601a      	str	r2, [r3, #0]
		tail = next;
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	60fb      	str	r3, [r7, #12]
	}

	return *tail;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	781b      	ldrb	r3, [r3, #0]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <CIRC_put>:

void CIRC_put( struct circ_buf_template* circ, uint8_t data ){
 80020fe:	b480      	push	{r7}
 8002100:	b085      	sub	sp, #20
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	460b      	mov	r3, r1
 8002108:	70fb      	strb	r3, [r7, #3]
	uint8_t* head; uint8_t* next;
	head = circ->head;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	60bb      	str	r3, [r7, #8]

	if( head == circ->end ){
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	429a      	cmp	r2, r3
 8002118:	d103      	bne.n	8002122 <CIRC_put+0x24>
		next = circ->orig;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	e002      	b.n	8002128 <CIRC_put+0x2a>
	}else{
		next = head + 1;
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	3301      	adds	r3, #1
 8002126:	60fb      	str	r3, [r7, #12]
	}
	
	if( next == circ->tail ){
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	429a      	cmp	r2, r3
 8002130:	d005      	beq.n	800213e <CIRC_put+0x40>
		;
	}else{
		*next = data;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	78fa      	ldrb	r2, [r7, #3]
 8002136:	701a      	strb	r2, [r3, #0]
		circ->head = next;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	605a      	str	r2, [r3, #4]
	}
}
 800213e:	bf00      	nop
 8002140:	3714      	adds	r7, #20
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <CIRC_putstr>:

void CIRC_putstr(struct circ_buf_template* circ, const char* str){
 800214a:	b590      	push	{r4, r7, lr}
 800214c:	b085      	sub	sp, #20
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; i < (strlen(str)+1) ; ){
 8002154:	2300      	movs	r3, #0
 8002156:	73fb      	strb	r3, [r7, #15]
 8002158:	e00a      	b.n	8002170 <CIRC_putstr+0x26>
		CIRC_put(circ, str[i++]);
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	73fa      	strb	r2, [r7, #15]
 8002160:	461a      	mov	r2, r3
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	4413      	add	r3, r2
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4619      	mov	r1, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff ffc7 	bl	80020fe <CIRC_put>
	for(i = 0; i < (strlen(str)+1) ; ){
 8002170:	7bfc      	ldrb	r4, [r7, #15]
 8002172:	6838      	ldr	r0, [r7, #0]
 8002174:	f7fe f84c 	bl	8000210 <strlen>
 8002178:	4603      	mov	r3, r0
 800217a:	3301      	adds	r3, #1
 800217c:	429c      	cmp	r4, r3
 800217e:	d3ec      	bcc.n	800215a <CIRC_putstr+0x10>
	}
}
 8002180:	bf00      	nop
 8002182:	bf00      	nop
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	bd90      	pop	{r4, r7, pc}

0800218a <CIRC_getstr>:

void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str){
 800218a:	b590      	push	{r4, r7, lr}
 800218c:	b085      	sub	sp, #20
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; (str[i++] = CIRC_get(circ))  ; );
 8002194:	2300      	movs	r3, #0
 8002196:	73fb      	strb	r3, [r7, #15]
 8002198:	bf00      	nop
 800219a:	7bfb      	ldrb	r3, [r7, #15]
 800219c:	1c5a      	adds	r2, r3, #1
 800219e:	73fa      	strb	r2, [r7, #15]
 80021a0:	461a      	mov	r2, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	189c      	adds	r4, r3, r2
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff ff80 	bl	80020ac <CIRC_get>
 80021ac:	4603      	mov	r3, r0
 80021ae:	7023      	strb	r3, [r4, #0]
 80021b0:	7823      	ldrb	r3, [r4, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d1f1      	bne.n	800219a <CIRC_getstr+0x10>
}
 80021b6:	bf00      	nop
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd90      	pop	{r4, r7, pc}

080021c0 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 80021c0:	b4b0      	push	{r4, r5, r7}
 80021c2:	b08b      	sub	sp, #44	; 0x2c
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 80021cc:	2300      	movs	r3, #0
 80021ce:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <EXPLODEenable+0x34>)
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	461d      	mov	r5, r3
 80021d8:	f107 040c 	add.w	r4, r7, #12
 80021dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80021e4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	372c      	adds	r7, #44	; 0x2c
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bcb0      	pop	{r4, r5, r7}
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	080021f9 	.word	0x080021f9

080021f8 <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	601a      	str	r2, [r3, #0]
	self->XF = x;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 f819 	bl	8002248 <EXPLODEhh>
 8002216:	4602      	mov	r2, r0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f824 	bl	800226a <EXPLODEll>
 8002222:	4602      	mov	r2, r0
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f830 	bl	800228e <EXPLODElh>
 800222e:	4602      	mov	r2, r0
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f840 	bl	80022ba <EXPLODEhl>
 800223a:	4602      	mov	r2, r0
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	615a      	str	r2, [r3, #20]
}
 8002240:	bf00      	nop
 8002242:	3708      	adds	r7, #8
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	4013      	ands	r3, r2
 800225a:	60fb      	str	r3, [r7, #12]
	return i;
 800225c:	68fb      	ldr	r3, [r7, #12]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4313      	orrs	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
	return ~i;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	43db      	mvns	r3, r3
}
 8002282:	4618      	mov	r0, r3
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 800228e:	b480      	push	{r7}
 8002290:	b085      	sub	sp, #20
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	4053      	eors	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	4013      	ands	r3, r2
 80022aa:	60fb      	str	r3, [r7, #12]
	return i;
 80022ac:	68fb      	ldr	r3, [r7, #12]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 80022ba:	b480      	push	{r7}
 80022bc:	b085      	sub	sp, #20
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4053      	eors	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4013      	ands	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]
	return i;
 80022d8:	68fb      	ldr	r3, [r7, #12]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b0a6      	sub	sp, #152	; 0x98
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 80022f0:	4b2e      	ldr	r3, [pc, #184]	; (80023ac <FUNCenable+0xc4>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 80022f8:	4b2d      	ldr	r3, [pc, #180]	; (80023b0 <FUNCenable+0xc8>)
 80022fa:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 80022fc:	4b2d      	ldr	r3, [pc, #180]	; (80023b4 <FUNCenable+0xcc>)
 80022fe:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 8002300:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <FUNCenable+0xd0>)
 8002302:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <FUNCenable+0xd4>)
 8002306:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <FUNCenable+0xd8>)
 800230a:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 800230c:	4b2d      	ldr	r3, [pc, #180]	; (80023c4 <FUNCenable+0xdc>)
 800230e:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <FUNCenable+0xe0>)
 8002312:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 8002314:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <FUNCenable+0xe4>)
 8002316:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 8002318:	4b2d      	ldr	r3, [pc, #180]	; (80023d0 <FUNCenable+0xe8>)
 800231a:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <FUNCenable+0xec>)
 800231e:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <FUNCenable+0xf0>)
 8002322:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <FUNCenable+0xf4>)
 8002326:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 8002328:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <FUNCenable+0xf8>)
 800232a:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <FUNCenable+0xfc>)
 800232e:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 8002330:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <FUNCenable+0x100>)
 8002332:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 8002334:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <FUNCenable+0x104>)
 8002336:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <FUNCenable+0x108>)
 800233a:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 800233c:	4b2d      	ldr	r3, [pc, #180]	; (80023f4 <FUNCenable+0x10c>)
 800233e:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 8002340:	4b2d      	ldr	r3, [pc, #180]	; (80023f8 <FUNCenable+0x110>)
 8002342:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 8002344:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <FUNCenable+0x114>)
 8002346:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 8002348:	4b2d      	ldr	r3, [pc, #180]	; (8002400 <FUNCenable+0x118>)
 800234a:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <FUNCenable+0x11c>)
 800234e:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 8002350:	4b2d      	ldr	r3, [pc, #180]	; (8002408 <FUNCenable+0x120>)
 8002352:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 8002354:	4b2d      	ldr	r3, [pc, #180]	; (800240c <FUNCenable+0x124>)
 8002356:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 8002358:	4b2d      	ldr	r3, [pc, #180]	; (8002410 <FUNCenable+0x128>)
 800235a:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 800235c:	4b2d      	ldr	r3, [pc, #180]	; (8002414 <FUNCenable+0x12c>)
 800235e:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <FUNCenable+0x130>)
 8002362:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 8002364:	4b2d      	ldr	r3, [pc, #180]	; (800241c <FUNCenable+0x134>)
 8002366:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 8002368:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <FUNCenable+0x138>)
 800236a:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 800236c:	4b2d      	ldr	r3, [pc, #180]	; (8002424 <FUNCenable+0x13c>)
 800236e:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 8002370:	4b2d      	ldr	r3, [pc, #180]	; (8002428 <FUNCenable+0x140>)
 8002372:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 8002376:	4b2d      	ldr	r3, [pc, #180]	; (800242c <FUNCenable+0x144>)
 8002378:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 800237c:	4b2c      	ldr	r3, [pc, #176]	; (8002430 <FUNCenable+0x148>)
 800237e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 8002382:	4b2c      	ldr	r3, [pc, #176]	; (8002434 <FUNCenable+0x14c>)
 8002384:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 8002388:	4b2b      	ldr	r3, [pc, #172]	; (8002438 <FUNCenable+0x150>)
 800238a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 800238e:	4b2b      	ldr	r3, [pc, #172]	; (800243c <FUNCenable+0x154>)
 8002390:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4618      	mov	r0, r3
 8002398:	f107 0308 	add.w	r3, r7, #8
 800239c:	2290      	movs	r2, #144	; 0x90
 800239e:	4619      	mov	r1, r3
 80023a0:	f004 ff16 	bl	80071d0 <memcpy>
}
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	3798      	adds	r7, #152	; 0x98
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	200003e4 	.word	0x200003e4
 80023b0:	08002b75 	.word	0x08002b75
 80023b4:	08002ba3 	.word	0x08002ba3
 80023b8:	08002441 	.word	0x08002441
 80023bc:	080024c5 	.word	0x080024c5
 80023c0:	080024ef 	.word	0x080024ef
 80023c4:	08002529 	.word	0x08002529
 80023c8:	0800258b 	.word	0x0800258b
 80023cc:	080026d1 	.word	0x080026d1
 80023d0:	08002775 	.word	0x08002775
 80023d4:	0800263d 	.word	0x0800263d
 80023d8:	0800280d 	.word	0x0800280d
 80023dc:	0800286d 	.word	0x0800286d
 80023e0:	08002897 	.word	0x08002897
 80023e4:	080028d1 	.word	0x080028d1
 80023e8:	0800292d 	.word	0x0800292d
 80023ec:	08002951 	.word	0x08002951
 80023f0:	0800297b 	.word	0x0800297b
 80023f4:	080029bd 	.word	0x080029bd
 80023f8:	08002a01 	.word	0x08002a01
 80023fc:	08002a51 	.word	0x08002a51
 8002400:	08002a95 	.word	0x08002a95
 8002404:	08002ac9 	.word	0x08002ac9
 8002408:	08002b3d 	.word	0x08002b3d
 800240c:	08002bff 	.word	0x08002bff
 8002410:	08002c31 	.word	0x08002c31
 8002414:	08002c75 	.word	0x08002c75
 8002418:	08002cc3 	.word	0x08002cc3
 800241c:	08002cfd 	.word	0x08002cfd
 8002420:	08002e21 	.word	0x08002e21
 8002424:	08002f9d 	.word	0x08002f9d
 8002428:	08003029 	.word	0x08003029
 800242c:	0800304d 	.word	0x0800304d
 8002430:	08003071 	.word	0x08003071
 8002434:	080030a9 	.word	0x080030a9
 8002438:	080030e1 	.word	0x080030e1
 800243c:	08003109 	.word	0x08003109

08002440 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 8002440:	b580      	push	{r7, lr}
 8002442:	b088      	sub	sp, #32
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	4613      	mov	r3, r2
 800244c:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe f877 	bl	8000544 <__aeabi_ui2d>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	ec43 2b11 	vmov	d1, r2, r3
 800245e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80024b8 <FUNCmayia+0x78>
 8002462:	f005 fbff 	bl	8007c64 <pow>
 8002466:	ec51 0b10 	vmov	r0, r1, d0
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <FUNCmayia+0x80>)
 8002470:	f7fd ff2a 	bl	80002c8 <__aeabi_dsub>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	4610      	mov	r0, r2
 800247a:	4619      	mov	r1, r3
 800247c:	f7fe fbb4 	bl	8000be8 <__aeabi_d2uiz>
 8002480:	4603      	mov	r3, r0
 8002482:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	4013      	ands	r3, r2
 800248a:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	4013      	ands	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	4053      	eors	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	4013      	ands	r3, r2
 80024a2:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	409a      	lsls	r2, r3
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	4313      	orrs	r3, r2
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3720      	adds	r7, #32
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	00000000 	.word	0x00000000
 80024bc:	40000000 	.word	0x40000000
 80024c0:	3ff00000 	.word	0x3ff00000

080024c4 <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	60fb      	str	r3, [r7, #12]
	*px = *py;
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	601a      	str	r2, [r3, #0]
	*py = temp;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	601a      	str	r2, [r3, #0]
}
 80024e2:	bf00      	nop
 80024e4:	3714      	adds	r7, #20
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 80024ee:	b480      	push	{r7}
 80024f0:	b085      	sub	sp, #20
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 80024fc:	e002      	b.n	8002504 <FUNCcopy+0x16>
		++i;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	3301      	adds	r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	441a      	add	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	440b      	add	r3, r1
 8002510:	7812      	ldrb	r2, [r2, #0]
 8002512:	701a      	strb	r2, [r3, #0]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f1      	bne.n	80024fe <FUNCcopy+0x10>
}
 800251a:	bf00      	nop
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	e015      	b.n	8002568 <FUNCsqueeze+0x40>
		if (s[i] != c)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	4413      	add	r3, r2
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	461a      	mov	r2, r3
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	4293      	cmp	r3, r2
 800254a:	d00a      	beq.n	8002562 <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	441a      	add	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	1c59      	adds	r1, r3, #1
 8002556:	60b9      	str	r1, [r7, #8]
 8002558:	4619      	mov	r1, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	440b      	add	r3, r1
 800255e:	7812      	ldrb	r2, [r2, #0]
 8002560:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	3301      	adds	r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1e3      	bne.n	800253c <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	4413      	add	r3, r2
 800257a:	2200      	movs	r2, #0
 800257c:	701a      	strb	r2, [r3, #0]
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 800258a:	b480      	push	{r7}
 800258c:	b087      	sub	sp, #28
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	0fda      	lsrs	r2, r3, #31
 8002598:	4413      	add	r3, r2
 800259a:	105b      	asrs	r3, r3, #1
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	e042      	b.n	8002626 <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	e036      	b.n	8002614 <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	e01d      	b.n	80025ec <FUNCshellsort+0x62>
				temp = v[j];
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	4413      	add	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	441a      	add	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	440b      	add	r3, r1
 80025d0:	6812      	ldr	r2, [r2, #0]
 80025d2:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	4413      	add	r3, r2
 80025e0:	68ba      	ldr	r2, [r7, #8]
 80025e2:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	db0d      	blt.n	800260e <FUNCshellsort+0x84>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	4413      	add	r3, r2
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68f9      	ldr	r1, [r7, #12]
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	440b      	add	r3, r1
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	6879      	ldr	r1, [r7, #4]
 8002606:	440b      	add	r3, r1
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	dcd0      	bgt.n	80025b0 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	3301      	adds	r3, #1
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	dbc4      	blt.n	80025a6 <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	0fda      	lsrs	r2, r3, #31
 8002620:	4413      	add	r3, r2
 8002622:	105b      	asrs	r3, r3, #1
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b00      	cmp	r3, #0
 800262a:	dcb9      	bgt.n	80025a0 <FUNCshellsort+0x16>
			}
}
 800262c:	bf00      	nop
 800262e:	bf00      	nop
 8002630:	371c      	adds	r7, #28
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	da02      	bge.n	8002654 <FUNCi32toa+0x18>
	n = -n; // make n positive
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	425b      	negs	r3, r3
 8002652:	607b      	str	r3, [r7, #4]
	i = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	4b1b      	ldr	r3, [pc, #108]	; (80026c8 <FUNCi32toa+0x8c>)
 800265c:	fb83 1302 	smull	r1, r3, r3, r2
 8002660:	1099      	asrs	r1, r3, #2
 8002662:	17d3      	asrs	r3, r2, #31
 8002664:	1ac9      	subs	r1, r1, r3
 8002666:	460b      	mov	r3, r1
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	440b      	add	r3, r1
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	1ad1      	subs	r1, r2, r3
 8002670:	b2ca      	uxtb	r2, r1
 8002672:	7bfb      	ldrb	r3, [r7, #15]
 8002674:	1c59      	adds	r1, r3, #1
 8002676:	73f9      	strb	r1, [r7, #15]
 8002678:	4619      	mov	r1, r3
 800267a:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800267e:	b2da      	uxtb	r2, r3
 8002680:	4b12      	ldr	r3, [pc, #72]	; (80026cc <FUNCi32toa+0x90>)
 8002682:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a10      	ldr	r2, [pc, #64]	; (80026c8 <FUNCi32toa+0x8c>)
 8002688:	fb82 1203 	smull	r1, r2, r2, r3
 800268c:	1092      	asrs	r2, r2, #2
 800268e:	17db      	asrs	r3, r3, #31
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	607b      	str	r3, [r7, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	dcde      	bgt.n	8002658 <FUNCi32toa+0x1c>
	if (sign < 0)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	da06      	bge.n	80026ae <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	1c5a      	adds	r2, r3, #1
 80026a4:	73fa      	strb	r2, [r7, #15]
 80026a6:	461a      	mov	r2, r3
 80026a8:	4b08      	ldr	r3, [pc, #32]	; (80026cc <FUNCi32toa+0x90>)
 80026aa:	212d      	movs	r1, #45	; 0x2d
 80026ac:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	4a06      	ldr	r2, [pc, #24]	; (80026cc <FUNCi32toa+0x90>)
 80026b2:	2100      	movs	r1, #0
 80026b4:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80026b6:	4805      	ldr	r0, [pc, #20]	; (80026cc <FUNCi32toa+0x90>)
 80026b8:	f000 fa73 	bl	8002ba2 <Reverse>
	return FUNCstr;
 80026bc:	4b03      	ldr	r3, [pc, #12]	; (80026cc <FUNCi32toa+0x90>)
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	66666667 	.word	0x66666667
 80026cc:	200003e4 	.word	0x200003e4

080026d0 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	81bb      	strh	r3, [r7, #12]
 80026de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	da03      	bge.n	80026ee <FUNCi16toa+0x1e>
		n = -n; // make n positive
 80026e6:	88fb      	ldrh	r3, [r7, #6]
 80026e8:	425b      	negs	r3, r3
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	80fb      	strh	r3, [r7, #6]
	i = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 80026f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026f6:	4b1d      	ldr	r3, [pc, #116]	; (800276c <FUNCi16toa+0x9c>)
 80026f8:	fb83 1302 	smull	r1, r3, r3, r2
 80026fc:	1099      	asrs	r1, r3, #2
 80026fe:	17d3      	asrs	r3, r2, #31
 8002700:	1ac9      	subs	r1, r1, r3
 8002702:	460b      	mov	r3, r1
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	b21b      	sxth	r3, r3
 800270e:	b2da      	uxtb	r2, r3
 8002710:	7bfb      	ldrb	r3, [r7, #15]
 8002712:	1c59      	adds	r1, r3, #1
 8002714:	73f9      	strb	r1, [r7, #15]
 8002716:	4619      	mov	r1, r3
 8002718:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800271c:	b2da      	uxtb	r2, r3
 800271e:	4b14      	ldr	r3, [pc, #80]	; (8002770 <FUNCi16toa+0xa0>)
 8002720:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8002722:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002726:	4a11      	ldr	r2, [pc, #68]	; (800276c <FUNCi16toa+0x9c>)
 8002728:	fb82 1203 	smull	r1, r2, r2, r3
 800272c:	1092      	asrs	r2, r2, #2
 800272e:	17db      	asrs	r3, r3, #31
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	80fb      	strh	r3, [r7, #6]
 8002734:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002738:	2b00      	cmp	r3, #0
 800273a:	dcda      	bgt.n	80026f2 <FUNCi16toa+0x22>
	if (sign < 0)
 800273c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	da06      	bge.n	8002752 <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	1c5a      	adds	r2, r3, #1
 8002748:	73fa      	strb	r2, [r7, #15]
 800274a:	461a      	mov	r2, r3
 800274c:	4b08      	ldr	r3, [pc, #32]	; (8002770 <FUNCi16toa+0xa0>)
 800274e:	212d      	movs	r1, #45	; 0x2d
 8002750:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	4a06      	ldr	r2, [pc, #24]	; (8002770 <FUNCi16toa+0xa0>)
 8002756:	2100      	movs	r1, #0
 8002758:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 800275a:	4805      	ldr	r0, [pc, #20]	; (8002770 <FUNCi16toa+0xa0>)
 800275c:	f000 fa21 	bl	8002ba2 <Reverse>
	return FUNCstr;
 8002760:	4b03      	ldr	r3, [pc, #12]	; (8002770 <FUNCi16toa+0xa0>)
}
 8002762:	4618      	mov	r0, r3
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	66666667 	.word	0x66666667
 8002770:	200003e4 	.word	0x200003e4

08002774 <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	4b1f      	ldr	r3, [pc, #124]	; (8002804 <FUNCui16toa+0x90>)
 8002786:	fba3 1302 	umull	r1, r3, r3, r2
 800278a:	08d9      	lsrs	r1, r3, #3
 800278c:	460b      	mov	r3, r1
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	b29b      	uxth	r3, r3
 8002798:	b2da      	uxtb	r2, r3
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	1c59      	adds	r1, r3, #1
 800279e:	73f9      	strb	r1, [r7, #15]
 80027a0:	4619      	mov	r1, r3
 80027a2:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	4b17      	ldr	r3, [pc, #92]	; (8002808 <FUNCui16toa+0x94>)
 80027aa:	545a      	strb	r2, [r3, r1]
 80027ac:	e014      	b.n	80027d8 <FUNCui16toa+0x64>
 80027ae:	88fa      	ldrh	r2, [r7, #6]
 80027b0:	4b14      	ldr	r3, [pc, #80]	; (8002804 <FUNCui16toa+0x90>)
 80027b2:	fba3 1302 	umull	r1, r3, r3, r2
 80027b6:	08d9      	lsrs	r1, r3, #3
 80027b8:	460b      	mov	r3, r1
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	1c59      	adds	r1, r3, #1
 80027ca:	73f9      	strb	r1, [r7, #15]
 80027cc:	4619      	mov	r1, r3
 80027ce:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	4b0c      	ldr	r3, [pc, #48]	; (8002808 <FUNCui16toa+0x94>)
 80027d6:	545a      	strb	r2, [r3, r1]
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <FUNCui16toa+0x90>)
 80027dc:	fba2 2303 	umull	r2, r3, r2, r3
 80027e0:	08db      	lsrs	r3, r3, #3
 80027e2:	80fb      	strh	r3, [r7, #6]
 80027e4:	88fb      	ldrh	r3, [r7, #6]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1e1      	bne.n	80027ae <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	4a06      	ldr	r2, [pc, #24]	; (8002808 <FUNCui16toa+0x94>)
 80027ee:	2100      	movs	r1, #0
 80027f0:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80027f2:	4805      	ldr	r0, [pc, #20]	; (8002808 <FUNCui16toa+0x94>)
 80027f4:	f000 f9d5 	bl	8002ba2 <Reverse>
	return FUNCstr;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <FUNCui16toa+0x94>)
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	cccccccd 	.word	0xcccccccd
 8002808:	200003e4 	.word	0x200003e4

0800280c <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 f9ad 	bl	8002b74 <StringLength>
 800281a:	4603      	mov	r3, r0
 800281c:	3b01      	subs	r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	e014      	b.n	800284c <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	4413      	add	r3, r2
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b20      	cmp	r3, #32
 800282c:	d00b      	beq.n	8002846 <FUNCtrim+0x3a>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	4413      	add	r3, r2
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b09      	cmp	r3, #9
 8002838:	d005      	beq.n	8002846 <FUNCtrim+0x3a>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	4413      	add	r3, r2
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b0a      	cmp	r3, #10
 8002844:	d106      	bne.n	8002854 <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	3b01      	subs	r3, #1
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2b00      	cmp	r3, #0
 8002850:	dae7      	bge.n	8002822 <FUNCtrim+0x16>
 8002852:	e000      	b.n	8002856 <FUNCtrim+0x4a>
			break;
 8002854:	bf00      	nop
	s[n + 1] = '\0';
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	3301      	adds	r3, #1
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	4413      	add	r3, r2
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
	return n;
 8002862:	68fb      	ldr	r3, [r7, #12]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	dd02      	ble.n	8002884 <FUNCpmax+0x18>
		biggest = a1;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	e001      	b.n	8002888 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8002888:	68fb      	ldr	r3, [r7, #12]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 8002896:	b480      	push	{r7}
 8002898:	b085      	sub	sp, #20
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
 800289e:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 80028a0:	e00c      	b.n	80028bc <FUNCgcd+0x26>
		temp = u % v;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	fb93 f2f2 	sdiv	r2, r3, r2
 80028aa:	6839      	ldr	r1, [r7, #0]
 80028ac:	fb01 f202 	mul.w	r2, r1, r2
 80028b0:	1a9b      	subs	r3, r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]
		u = v;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	607b      	str	r3, [r7, #4]
		v = temp;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1ef      	bne.n	80028a2 <FUNCgcd+0xc>
	}
	return u;
 80028c2:	687b      	ldr	r3, [r7, #4]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 80028d0:	b480      	push	{r7}
 80028d2:	b087      	sub	sp, #28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 80028d8:	2300      	movs	r3, #0
 80028da:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 80028dc:	2300      	movs	r3, #0
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	e011      	b.n	8002906 <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	4413      	add	r3, r2
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	3b30      	subs	r3, #48	; 0x30
 80028ec:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	4613      	mov	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	461a      	mov	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	4413      	add	r3, r2
 80028fe:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	3301      	adds	r3, #1
 8002904:	617b      	str	r3, [r7, #20]
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	4413      	add	r3, r2
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b2f      	cmp	r3, #47	; 0x2f
 8002910:	d905      	bls.n	800291e <FUNCstrToInt+0x4e>
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	4413      	add	r3, r2
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b39      	cmp	r3, #57	; 0x39
 800291c:	d9e1      	bls.n	80028e2 <FUNCstrToInt+0x12>
	}
	return result;
 800291e:	693b      	ldr	r3, [r7, #16]
}
 8002920:	4618      	mov	r0, r3
 8002922:	371c      	adds	r7, #28
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	460a      	mov	r2, r1
 8002936:	71fb      	strb	r3, [r7, #7]
 8002938:	4613      	mov	r3, r2
 800293a:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 800293c:	79fa      	ldrb	r2, [r7, #7]
 800293e:	79bb      	ldrb	r3, [r7, #6]
 8002940:	4013      	ands	r3, r2
 8002942:	b2db      	uxtb	r3, r3
}
 8002944:	4618      	mov	r0, r3
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	e002      	b.n	8002964 <FUNCticks+0x14>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	3301      	adds	r3, #1
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	429a      	cmp	r2, r3
 800296a:	d3f8      	bcc.n	800295e <FUNCticks+0xe>
	return count;
 800296c:	68fb      	ldr	r3, [r7, #12]
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 800297a:	b480      	push	{r7}
 800297c:	b085      	sub	sp, #20
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00a      	beq.n	80029a2 <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	425b      	negs	r3, r3
 8002990:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	b2db      	uxtb	r3, r3
 8002996:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	425b      	negs	r3, r3
 800299c:	60fb      	str	r3, [r7, #12]
    return value;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	e006      	b.n	80029b0 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029a8:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	60fb      	str	r3, [r7, #12]
    return value;
 80029ae:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00b      	beq.n	80029e6 <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	425b      	negs	r3, r3
 80029d2:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029da:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	425b      	negs	r3, r3
 80029e0:	60fb      	str	r3, [r7, #12]
    return value;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	e006      	b.n	80029f4 <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ec:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	60fb      	str	r3, [r7, #12]
    return value;
 80029f2:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 8002a0c:	78fb      	ldrb	r3, [r7, #3]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	2201      	movs	r2, #1
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	4013      	ands	r3, r2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d008      	beq.n	8002a3a <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	607b      	str	r3, [r7, #4]
 8002a38:	e003      	b.n	8002a42 <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8002a42:	687b      	ldr	r3, [r7, #4]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	4a0c      	ldr	r2, [pc, #48]	; (8002a90 <FUNCdec2bcd+0x40>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	08db      	lsrs	r3, r3, #3
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	011b      	lsls	r3, r3, #4
 8002a68:	b2d8      	uxtb	r0, r3
 8002a6a:	79fa      	ldrb	r2, [r7, #7]
 8002a6c:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <FUNCdec2bcd+0x40>)
 8002a6e:	fba3 1302 	umull	r1, r3, r3, r2
 8002a72:	08d9      	lsrs	r1, r3, #3
 8002a74:	460b      	mov	r3, r1
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	4403      	add	r3, r0
 8002a82:	b2db      	uxtb	r3, r3
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	cccccccd 	.word	0xcccccccd

08002a94 <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	0092      	lsls	r2, r2, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	f003 030f 	and.w	r3, r3, #15
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	4413      	add	r3, r2
 8002ab8:	b2db      	uxtb	r3, r3
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 8002ad2:	4a19      	ldr	r2, [pc, #100]	; (8002b38 <FUNCresizestr+0x70>)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	2200      	movs	r2, #0
 8002ada:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002adc:	2300      	movs	r3, #0
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	e01f      	b.n	8002b22 <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10d      	bne.n	8002b0a <FUNCresizestr+0x42>
			for(; i < size; i++){
 8002aee:	e007      	b.n	8002b00 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002af0:	4a11      	ldr	r2, [pc, #68]	; (8002b38 <FUNCresizestr+0x70>)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4413      	add	r3, r2
 8002af6:	2220      	movs	r2, #32
 8002af8:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	3301      	adds	r3, #1
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	dbf3      	blt.n	8002af0 <FUNCresizestr+0x28>
			}
			break;
 8002b08:	e00f      	b.n	8002b2a <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	4413      	add	r3, r2
 8002b10:	7819      	ldrb	r1, [r3, #0]
 8002b12:	4a09      	ldr	r2, [pc, #36]	; (8002b38 <FUNCresizestr+0x70>)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4413      	add	r3, r2
 8002b18:	460a      	mov	r2, r1
 8002b1a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	dbdb      	blt.n	8002ae2 <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 8002b2a:	4b03      	ldr	r3, [pc, #12]	; (8002b38 <FUNCresizestr+0x70>)
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	200003e4 	.word	0x200003e4

08002b3c <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
 8002b48:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	69b9      	ldr	r1, [r7, #24]
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	1a8a      	subs	r2, r1, r2
 8002b56:	fb03 f202 	mul.w	r2, r3, r2
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	1acb      	subs	r3, r1, r3
 8002b60:	fb92 f2f3 	sdiv	r2, r2, r3
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	4413      	add	r3, r2
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	e002      	b.n	8002b88 <StringLength+0x14>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	3301      	adds	r3, #1
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1f6      	bne.n	8002b82 <StringLength+0xe>
	return count;
 8002b94:	68fb      	ldr	r3, [r7, #12]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b086      	sub	sp, #24
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7ff ffe0 	bl	8002b74 <StringLength>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	e017      	b.n	8002bec <Reverse+0x4a>
		c = s[i];
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	441a      	add	r2, r3
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	440b      	add	r3, r1
 8002bd2:	7812      	ldrb	r2, [r2, #0]
 8002bd4:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	4413      	add	r3, r2
 8002bdc:	7bfa      	ldrb	r2, [r7, #15]
 8002bde:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	3301      	adds	r3, #1
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	3b01      	subs	r3, #1
 8002bea:	613b      	str	r3, [r7, #16]
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	dbe3      	blt.n	8002bbc <Reverse+0x1a>
	}
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	4603      	mov	r3, r0
 8002c06:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	091b      	lsrs	r3, r3, #4
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	4619      	mov	r1, r3
 8002c18:	0089      	lsls	r1, r1, #2
 8002c1a:	440b      	add	r3, r1
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	4413      	add	r3, r2
 8002c22:	b2db      	uxtb	r3, r3
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a0d      	ldr	r2, [pc, #52]	; (8002c70 <FUNCbin2bcd+0x40>)
 8002c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c40:	08db      	lsrs	r3, r3, #3
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	b2d8      	uxtb	r0, r3
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <FUNCbin2bcd+0x40>)
 8002c4c:	fba3 2301 	umull	r2, r3, r3, r1
 8002c50:	08da      	lsrs	r2, r3, #3
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	1aca      	subs	r2, r1, r3
 8002c5c:	b2d3      	uxtb	r3, r2
 8002c5e:	4403      	add	r3, r0
 8002c60:	b2db      	uxtb	r3, r3
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	cccccccd 	.word	0xcccccccd

08002c74 <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	da05      	bge.n	8002c92 <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 8002c86:	463a      	mov	r2, r7
 8002c88:	1d3b      	adds	r3, r7, #4
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fc19 	bl	80024c4 <FUNCswap>
	if (!b){
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10f      	bne.n	8002cb8 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 8002c98:	e003      	b.n	8002ca2 <FUNCgcd1+0x2e>
			a = b;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	607b      	str	r3, [r7, #4]
			b = r;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	fb93 f1f2 	sdiv	r1, r3, r2
 8002caa:	fb01 f202 	mul.w	r2, r1, r2
 8002cae:	1a9b      	subs	r3, r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f0      	bne.n	8002c9a <FUNCgcd1+0x26>
		}
	}	
	return b;
 8002cb8:	683b      	ldr	r3, [r7, #0]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	4603      	mov	r3, r0
 8002cca:	460a      	mov	r2, r1
 8002ccc:	71fb      	strb	r3, [r7, #7]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 8002cd2:	79fa      	ldrb	r2, [r7, #7]
 8002cd4:	79bb      	ldrb	r3, [r7, #6]
 8002cd6:	fa42 f303 	asr.w	r3, r2, r3
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <FUNCpincheck+0x26>
		lh = 1;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	73fb      	strb	r3, [r7, #15]
 8002ce6:	e001      	b.n	8002cec <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	73fb      	strb	r3, [r7, #15]
	return lh;
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3714      	adds	r7, #20
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
	...

08002cfc <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	2300      	movs	r3, #0
 8002d14:	60bb      	str	r3, [r7, #8]
 8002d16:	e015      	b.n	8002d44 <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <FUNCprint_binary+0x32>
 8002d22:	4a10      	ldr	r2, [pc, #64]	; (8002d64 <FUNCprint_binary+0x68>)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	4413      	add	r3, r2
 8002d28:	2231      	movs	r2, #49	; 0x31
 8002d2a:	701a      	strb	r2, [r3, #0]
 8002d2c:	e004      	b.n	8002d38 <FUNCprint_binary+0x3c>
 8002d2e:	4a0d      	ldr	r2, [pc, #52]	; (8002d64 <FUNCprint_binary+0x68>)
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	4413      	add	r3, r2
 8002d34:	2230      	movs	r2, #48	; 0x30
 8002d36:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	085b      	lsrs	r3, r3, #1
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	3301      	adds	r3, #1
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1e6      	bne.n	8002d18 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 8002d4a:	4a06      	ldr	r2, [pc, #24]	; (8002d64 <FUNCprint_binary+0x68>)
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	4413      	add	r3, r2
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 8002d54:	4b03      	ldr	r3, [pc, #12]	; (8002d64 <FUNCprint_binary+0x68>)
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	200003e4 	.word	0x200003e4

08002d68 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b087      	sub	sp, #28
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	4613      	mov	r3, r2
 8002d74:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002d76:	2300      	movs	r3, #0
 8002d78:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	4b27      	ldr	r3, [pc, #156]	; (8002e1c <FUNCintinvstr+0xb4>)
 8002d7e:	fb83 1302 	smull	r1, r3, r3, r2
 8002d82:	1099      	asrs	r1, r3, #2
 8002d84:	17d3      	asrs	r3, r2, #31
 8002d86:	1ac9      	subs	r1, r1, r3
 8002d88:	460b      	mov	r3, r1
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	1ad1      	subs	r1, r2, r3
 8002d92:	b2ca      	uxtb	r2, r1
 8002d94:	7dfb      	ldrb	r3, [r7, #23]
 8002d96:	1c59      	adds	r1, r3, #1
 8002d98:	75f9      	strb	r1, [r7, #23]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	440b      	add	r3, r1
 8002da0:	3230      	adds	r2, #48	; 0x30
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	701a      	strb	r2, [r3, #0]
 8002da6:	e015      	b.n	8002dd4 <FUNCintinvstr+0x6c>
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4b1c      	ldr	r3, [pc, #112]	; (8002e1c <FUNCintinvstr+0xb4>)
 8002dac:	fb83 1302 	smull	r1, r3, r3, r2
 8002db0:	1099      	asrs	r1, r3, #2
 8002db2:	17d3      	asrs	r3, r2, #31
 8002db4:	1ac9      	subs	r1, r1, r3
 8002db6:	460b      	mov	r3, r1
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	440b      	add	r3, r1
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	1ad1      	subs	r1, r2, r3
 8002dc0:	b2ca      	uxtb	r2, r1
 8002dc2:	7dfb      	ldrb	r3, [r7, #23]
 8002dc4:	1c59      	adds	r1, r3, #1
 8002dc6:	75f9      	strb	r1, [r7, #23]
 8002dc8:	4619      	mov	r1, r3
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	440b      	add	r3, r1
 8002dce:	3230      	adds	r2, #48	; 0x30
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	701a      	strb	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a11      	ldr	r2, [pc, #68]	; (8002e1c <FUNCintinvstr+0xb4>)
 8002dd8:	fb82 1203 	smull	r1, r2, r2, r3
 8002ddc:	1092      	asrs	r2, r2, #2
 8002dde:	17db      	asrs	r3, r3, #31
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	dcde      	bgt.n	8002da8 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8002dea:	e007      	b.n	8002dfc <FUNCintinvstr+0x94>
 8002dec:	7dfb      	ldrb	r3, [r7, #23]
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	75fa      	strb	r2, [r7, #23]
 8002df2:	461a      	mov	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4413      	add	r3, r2
 8002df8:	2230      	movs	r2, #48	; 0x30
 8002dfa:	701a      	strb	r2, [r3, #0]
 8002dfc:	7dfa      	ldrb	r2, [r7, #23]
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d3f3      	bcc.n	8002dec <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002e04:	7dfb      	ldrb	r3, [r7, #23]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	4413      	add	r3, r2
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	701a      	strb	r2, [r3, #0]
	return k;
 8002e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	66666667 	.word	0x66666667

08002e20 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002e20:	b5b0      	push	{r4, r5, r7, lr}
 8002e22:	b08a      	sub	sp, #40	; 0x28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	ed87 0b02 	vstr	d0, [r7, #8]
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	f04f 0300 	mov.w	r3, #0
 8002e3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e40:	f7fd fe6c 	bl	8000b1c <__aeabi_dcmplt>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d008      	beq.n	8002e5c <FUNCftoa+0x3c>
		n = -num; sign = -1;
 8002e4a:	68bc      	ldr	r4, [r7, #8]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002e52:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002e56:	23ff      	movs	r3, #255	; 0xff
 8002e58:	77bb      	strb	r3, [r7, #30]
 8002e5a:	e005      	b.n	8002e68 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 8002e5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e60:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002e64:	2301      	movs	r3, #1
 8002e66:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002e68:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e6c:	f7fd febc 	bl	8000be8 <__aeabi_d2uiz>
 8002e70:	4603      	mov	r3, r0
 8002e72:	61bb      	str	r3, [r7, #24]
 8002e74:	69b8      	ldr	r0, [r7, #24]
 8002e76:	f7fd fb65 	bl	8000544 <__aeabi_ui2d>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e82:	f7fd fa21 	bl	80002c8 <__aeabi_dsub>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	2201      	movs	r2, #1
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff ff67 	bl	8002d68 <FUNCintinvstr>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 8002e9e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	da08      	bge.n	8002eb8 <FUNCftoa+0x98>
 8002ea6:	7ffb      	ldrb	r3, [r7, #31]
 8002ea8:	1c5a      	adds	r2, r3, #1
 8002eaa:	77fa      	strb	r2, [r7, #31]
 8002eac:	461a      	mov	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	222d      	movs	r2, #45	; 0x2d
 8002eb4:	701a      	strb	r2, [r3, #0]
 8002eb6:	e007      	b.n	8002ec8 <FUNCftoa+0xa8>
 8002eb8:	7ffb      	ldrb	r3, [r7, #31]
 8002eba:	1c5a      	adds	r2, r3, #1
 8002ebc:	77fa      	strb	r2, [r7, #31]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8002ec8:	7ffb      	ldrb	r3, [r7, #31]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	4413      	add	r3, r2
 8002ece:	2200      	movs	r2, #0
 8002ed0:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff fe65 	bl	8002ba2 <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d030      	beq.n	8002f40 <FUNCftoa+0x120>
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	2b06      	cmp	r3, #6
 8002ee2:	d82d      	bhi.n	8002f40 <FUNCftoa+0x120>
		res[k++] = '.';
 8002ee4:	7ffb      	ldrb	r3, [r7, #31]
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	77fa      	strb	r2, [r7, #31]
 8002eea:	461a      	mov	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4413      	add	r3, r2
 8002ef0:	222e      	movs	r2, #46	; 0x2e
 8002ef2:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8002ef4:	78fb      	ldrb	r3, [r7, #3]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fd fb24 	bl	8000544 <__aeabi_ui2d>
 8002efc:	4602      	mov	r2, r0
 8002efe:	460b      	mov	r3, r1
 8002f00:	ec43 2b11 	vmov	d1, r2, r3
 8002f04:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002f90 <FUNCftoa+0x170>
 8002f08:	f004 feac 	bl	8007c64 <pow>
 8002f0c:	ec51 0b10 	vmov	r0, r1, d0
 8002f10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f14:	f7fd fb90 	bl	8000638 <__aeabi_dmul>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	4619      	mov	r1, r3
 8002f20:	f7fd fe3a 	bl	8000b98 <__aeabi_d2iz>
 8002f24:	7ffb      	ldrb	r3, [r7, #31]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	f7ff ff1b 	bl	8002d68 <FUNCintinvstr>
		Reverse(res + k);
 8002f32:	7ffb      	ldrb	r3, [r7, #31]
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	4413      	add	r3, r2
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff fe32 	bl	8002ba2 <Reverse>
 8002f3e:	e021      	b.n	8002f84 <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002f40:	7ffb      	ldrb	r3, [r7, #31]
 8002f42:	1c5a      	adds	r2, r3, #1
 8002f44:	77fa      	strb	r2, [r7, #31]
 8002f46:	461a      	mov	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	222e      	movs	r2, #46	; 0x2e
 8002f4e:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	4b10      	ldr	r3, [pc, #64]	; (8002f98 <FUNCftoa+0x178>)
 8002f56:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f5a:	f7fd fb6d 	bl	8000638 <__aeabi_dmul>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	460b      	mov	r3, r1
 8002f62:	4610      	mov	r0, r2
 8002f64:	4619      	mov	r1, r3
 8002f66:	f7fd fe17 	bl	8000b98 <__aeabi_d2iz>
 8002f6a:	7ffb      	ldrb	r3, [r7, #31]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	4413      	add	r3, r2
 8002f70:	2202      	movs	r2, #2
 8002f72:	4619      	mov	r1, r3
 8002f74:	f7ff fef8 	bl	8002d68 <FUNCintinvstr>
		Reverse(res + k);
 8002f78:	7ffb      	ldrb	r3, [r7, #31]
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff fe0f 	bl	8002ba2 <Reverse>
	}
	return res;
 8002f84:	687b      	ldr	r3, [r7, #4]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3728      	adds	r7, #40	; 0x28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	00000000 	.word	0x00000000
 8002f94:	40240000 	.word	0x40240000
 8002f98:	40590000 	.word	0x40590000

08002f9c <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	73fb      	strb	r3, [r7, #15]
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	4a1e      	ldr	r2, [pc, #120]	; (8003024 <FUNCdectohex+0x88>)
 8002fac:	2100      	movs	r1, #0
 8002fae:	54d1      	strb	r1, [r2, r3]
 8002fb0:	e02c      	b.n	800300c <FUNCdectohex+0x70>
		remainder = num % 16;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	425a      	negs	r2, r3
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	f002 020f 	and.w	r2, r2, #15
 8002fbe:	bf58      	it	pl
 8002fc0:	4253      	negpl	r3, r2
 8002fc2:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2b09      	cmp	r3, #9
 8002fc8:	dc0b      	bgt.n	8002fe2 <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	1c59      	adds	r1, r3, #1
 8002fd2:	73f9      	strb	r1, [r7, #15]
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002fda:	b2da      	uxtb	r2, r3
 8002fdc:	4b11      	ldr	r3, [pc, #68]	; (8003024 <FUNCdectohex+0x88>)
 8002fde:	545a      	strb	r2, [r3, r1]
 8002fe0:	e00a      	b.n	8002ff8 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	1c59      	adds	r1, r3, #1
 8002fea:	73f9      	strb	r1, [r7, #15]
 8002fec:	4619      	mov	r1, r3
 8002fee:	f102 0337 	add.w	r3, r2, #55	; 0x37
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <FUNCdectohex+0x88>)
 8002ff6:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	; (8003024 <FUNCdectohex+0x88>)
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	54d1      	strb	r1, [r2, r3]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	da00      	bge.n	8003008 <FUNCdectohex+0x6c>
 8003006:	330f      	adds	r3, #15
 8003008:	111b      	asrs	r3, r3, #4
 800300a:	607b      	str	r3, [r7, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1cf      	bne.n	8002fb2 <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 8003012:	4804      	ldr	r0, [pc, #16]	; (8003024 <FUNCdectohex+0x88>)
 8003014:	f7ff fdc5 	bl	8002ba2 <Reverse>
	return FUNCstr;
 8003018:	4b02      	ldr	r3, [pc, #8]	; (8003024 <FUNCdectohex+0x88>)
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	200003e4 	.word	0x200003e4

08003028 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8003030:	793b      	ldrb	r3, [r7, #4]
 8003032:	b29b      	uxth	r3, r3
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	b29a      	uxth	r2, r3
 8003038:	797b      	ldrb	r3, [r7, #5]
 800303a:	b29b      	uxth	r3, r3
 800303c:	4313      	orrs	r3, r2
 800303e:	b29b      	uxth	r3, r3
}
 8003040:	4618      	mov	r0, r3
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8003054:	797b      	ldrb	r3, [r7, #5]
 8003056:	b29b      	uxth	r3, r3
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	b29a      	uxth	r2, r3
 800305c:	793b      	ldrb	r3, [r7, #4]
 800305e:	b29b      	uxth	r3, r3
 8003060:	4313      	orrs	r3, r2
 8003062:	b29b      	uxth	r3, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 800307a:	88fb      	ldrh	r3, [r7, #6]
 800307c:	0a1b      	lsrs	r3, r3, #8
 800307e:	b29b      	uxth	r3, r3
 8003080:	b2db      	uxtb	r3, r3
 8003082:	723b      	strb	r3, [r7, #8]
 8003084:	88fb      	ldrh	r3, [r7, #6]
 8003086:	b2db      	uxtb	r3, r3
 8003088:	727b      	strb	r3, [r7, #9]
	return reg;
 800308a:	893b      	ldrh	r3, [r7, #8]
 800308c:	81bb      	strh	r3, [r7, #12]
 800308e:	2300      	movs	r3, #0
 8003090:	7b3a      	ldrb	r2, [r7, #12]
 8003092:	f362 0307 	bfi	r3, r2, #0, #8
 8003096:	7b7a      	ldrb	r2, [r7, #13]
 8003098:	f362 230f 	bfi	r3, r2, #8, #8
}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	727b      	strb	r3, [r7, #9]
 80030bc:	88fb      	ldrh	r3, [r7, #6]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	723b      	strb	r3, [r7, #8]
	return reg;
 80030c2:	893b      	ldrh	r3, [r7, #8]
 80030c4:	81bb      	strh	r3, [r7, #12]
 80030c6:	2300      	movs	r3, #0
 80030c8:	7b3a      	ldrb	r2, [r7, #12]
 80030ca:	f362 0307 	bfi	r3, r2, #0, #8
 80030ce:	7b7a      	ldrb	r2, [r7, #13]
 80030d0:	f362 230f 	bfi	r3, r2, #8, #8
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 80030f0:	88fb      	ldrh	r3, [r7, #6]
 80030f2:	0a1b      	lsrs	r3, r3, #8
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	89fb      	ldrh	r3, [r7, #14]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	b29b      	uxth	r3, r3
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 8003108:	b40f      	push	{r0, r1, r2, r3}
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	215f      	movs	r1, #95	; 0x5f
 800311c:	4808      	ldr	r0, [pc, #32]	; (8003140 <FUNCprint+0x38>)
 800311e:	f004 f8e3 	bl	80072e8 <vsniprintf>
 8003122:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	da01      	bge.n	800312e <FUNCprint+0x26>
		return NULL;
 800312a:	2300      	movs	r3, #0
 800312c:	e000      	b.n	8003130 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 800312e:	4b04      	ldr	r3, [pc, #16]	; (8003140 <FUNCprint+0x38>)
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800313a:	b004      	add	sp, #16
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	200003e4 	.word	0x200003e4

08003144 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 8003144:	b5b0      	push	{r4, r5, r7, lr}
 8003146:	b0fc      	sub	sp, #496	; 0x1f0
 8003148:	af00      	add	r7, sp, #0
 800314a:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
 800314e:	f8c7 11b8 	str.w	r1, [r7, #440]	; 0x1b8
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 8003152:	4c25      	ldr	r4, [pc, #148]	; (80031e8 <LCD0enable+0xa4>)
 8003154:	463b      	mov	r3, r7
 8003156:	4618      	mov	r0, r3
 8003158:	f000 fc3a 	bl	80039d0 <STM32446enable>
 800315c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8003160:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8003164:	4620      	mov	r0, r4
 8003166:	4619      	mov	r1, r3
 8003168:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 800316c:	461a      	mov	r2, r3
 800316e:	f004 f82f 	bl	80071d0 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 8003172:	4a1e      	ldr	r2, [pc, #120]	; (80031ec <LCD0enable+0xa8>)
 8003174:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8003178:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <LCD0enable+0xac>)
 800317c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	lcd0.read = LCD0_read;
 8003180:	4b1c      	ldr	r3, [pc, #112]	; (80031f4 <LCD0enable+0xb0>)
 8003182:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	lcd0.BF = LCD0_BF;
 8003186:	4b1c      	ldr	r3, [pc, #112]	; (80031f8 <LCD0enable+0xb4>)
 8003188:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	lcd0.putch = LCD0_putch;
 800318c:	4b1b      	ldr	r3, [pc, #108]	; (80031fc <LCD0enable+0xb8>)
 800318e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	lcd0.getch = LCD0_getch;
 8003192:	4b1b      	ldr	r3, [pc, #108]	; (8003200 <LCD0enable+0xbc>)
 8003194:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	lcd0.string = LCD0_string; // RAW
 8003198:	4b1a      	ldr	r3, [pc, #104]	; (8003204 <LCD0enable+0xc0>)
 800319a:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	lcd0.string_size = LCD0_string_size; // RAW
 800319e:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <LCD0enable+0xc4>)
 80031a0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	lcd0.hspace = LCD0_hspace;
 80031a4:	4b19      	ldr	r3, [pc, #100]	; (800320c <LCD0enable+0xc8>)
 80031a6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
	lcd0.clear = LCD0_clear;
 80031aa:	4b19      	ldr	r3, [pc, #100]	; (8003210 <LCD0enable+0xcc>)
 80031ac:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
	lcd0.gotoxy = LCD0_gotoxy;
 80031b0:	4b18      	ldr	r3, [pc, #96]	; (8003214 <LCD0enable+0xd0>)
 80031b2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
	lcd0.reboot = LCD0_reboot;
 80031b6:	4b18      	ldr	r3, [pc, #96]	; (8003218 <LCD0enable+0xd4>)
 80031b8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
	//LCD INIC
	LCD0_inic();
 80031bc:	f000 f82e 	bl	800321c <LCD0_inic>
	//
	return lcd0;
 80031c0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80031c4:	461d      	mov	r5, r3
 80031c6:	f507 74e2 	add.w	r4, r7, #452	; 0x1c4
 80031ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031d2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031d6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80031da:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80031de:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bdb0      	pop	{r4, r5, r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000444 	.word	0x20000444
 80031ec:	200005fc 	.word	0x200005fc
 80031f0:	080033b5 	.word	0x080033b5
 80031f4:	08003605 	.word	0x08003605
 80031f8:	080037d9 	.word	0x080037d9
 80031fc:	08003811 	.word	0x08003811
 8003200:	080037f3 	.word	0x080037f3
 8003204:	08003831 	.word	0x08003831
 8003208:	0800385f 	.word	0x0800385f
 800320c:	080038bb 	.word	0x080038bb
 8003210:	080038e1 	.word	0x080038e1
 8003214:	08003901 	.word	0x08003901
 8003218:	0800398d 	.word	0x0800398d

0800321c <LCD0_inic>:
void LCD0_inic(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
	uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 8003222:	4b61      	ldr	r3, [pc, #388]	; (80033a8 <LCD0_inic+0x18c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	4b5f      	ldr	r3, [pc, #380]	; (80033a8 <LCD0_inic+0x18c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003230:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 8003232:	4b5d      	ldr	r3, [pc, #372]	; (80033a8 <LCD0_inic+0x18c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4b5b      	ldr	r3, [pc, #364]	; (80033a8 <LCD0_inic+0x18c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f042 0215 	orr.w	r2, r2, #21
 8003240:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 8003242:	4b59      	ldr	r3, [pc, #356]	; (80033a8 <LCD0_inic+0x18c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	4b57      	ldr	r3, [pc, #348]	; (80033a8 <LCD0_inic+0x18c>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003250:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 8003252:	4b55      	ldr	r3, [pc, #340]	; (80033a8 <LCD0_inic+0x18c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68da      	ldr	r2, [r3, #12]
 8003258:	4b53      	ldr	r3, [pc, #332]	; (80033a8 <LCD0_inic+0x18c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003260:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 8003262:	4b51      	ldr	r3, [pc, #324]	; (80033a8 <LCD0_inic+0x18c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	4b4f      	ldr	r3, [pc, #316]	; (80033a8 <LCD0_inic+0x18c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003270:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8003272:	4b4d      	ldr	r3, [pc, #308]	; (80033a8 <LCD0_inic+0x18c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	4b4b      	ldr	r3, [pc, #300]	; (80033a8 <LCD0_inic+0x18c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003280:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 8003282:	4b49      	ldr	r3, [pc, #292]	; (80033a8 <LCD0_inic+0x18c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68da      	ldr	r2, [r3, #12]
 8003288:	4b47      	ldr	r3, [pc, #284]	; (80033a8 <LCD0_inic+0x18c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003290:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8003292:	4b45      	ldr	r3, [pc, #276]	; (80033a8 <LCD0_inic+0x18c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	4a43      	ldr	r2, [pc, #268]	; (80033a8 <LCD0_inic+0x18c>)
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032a4:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 80032a6:	4b40      	ldr	r3, [pc, #256]	; (80033a8 <LCD0_inic+0x18c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	4a3e      	ldr	r2, [pc, #248]	; (80033a8 <LCD0_inic+0x18c>)
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 80032b4:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80032b8:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 80032ba:	4b3b      	ldr	r3, [pc, #236]	; (80033a8 <LCD0_inic+0x18c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	f003 0308 	and.w	r3, r3, #8
 80032c4:	4a39      	ldr	r2, [pc, #228]	; (80033ac <LCD0_inic+0x190>)
 80032c6:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 80032c8:	4b39      	ldr	r3, [pc, #228]	; (80033b0 <LCD0_inic+0x194>)
 80032ca:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80032ce:	2014      	movs	r0, #20
 80032d0:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032d2:	2100      	movs	r1, #0
 80032d4:	2038      	movs	r0, #56	; 0x38
 80032d6:	f000 f86d 	bl	80033b4 <LCD0_write>
	stm.systick.delay_10us(4);
 80032da:	4b35      	ldr	r3, [pc, #212]	; (80033b0 <LCD0_inic+0x194>)
 80032dc:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80032e0:	2004      	movs	r0, #4
 80032e2:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032e4:	2100      	movs	r1, #0
 80032e6:	2038      	movs	r0, #56	; 0x38
 80032e8:	f000 f864 	bl	80033b4 <LCD0_write>
	stm.systick.delay_10us(10);
 80032ec:	4b30      	ldr	r3, [pc, #192]	; (80033b0 <LCD0_inic+0x194>)
 80032ee:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80032f2:	200a      	movs	r0, #10
 80032f4:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032f6:	2100      	movs	r1, #0
 80032f8:	2038      	movs	r0, #56	; 0x38
 80032fa:	f000 f85b 	bl	80033b4 <LCD0_write>
	stm.systick.delay_10us(4);
 80032fe:	4b2c      	ldr	r3, [pc, #176]	; (80033b0 <LCD0_inic+0x194>)
 8003300:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003304:	2004      	movs	r0, #4
 8003306:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 8003308:	2100      	movs	r1, #0
 800330a:	2028      	movs	r0, #40	; 0x28
 800330c:	f000 f852 	bl	80033b4 <LCD0_write>
	stm.systick.delay_10us(4);
 8003310:	4b27      	ldr	r3, [pc, #156]	; (80033b0 <LCD0_inic+0x194>)
 8003312:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003316:	2004      	movs	r0, #4
 8003318:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 800331a:	2100      	movs	r1, #0
 800331c:	2028      	movs	r0, #40	; 0x28
 800331e:	f000 f849 	bl	80033b4 <LCD0_write>
	stm.systick.delay_10us(4);
 8003322:	4b23      	ldr	r3, [pc, #140]	; (80033b0 <LCD0_inic+0x194>)
 8003324:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003328:	2004      	movs	r0, #4
 800332a:	4798      	blx	r3
	/**************************************/
	for(repeat = 2 ; repeat ; repeat--){
 800332c:	2302      	movs	r3, #2
 800332e:	71fb      	strb	r3, [r7, #7]
 8003330:	e032      	b.n	8003398 <LCD0_inic+0x17c>
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 8003332:	2100      	movs	r1, #0
 8003334:	2028      	movs	r0, #40	; 0x28
 8003336:	f000 f83d 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 800333a:	f000 fa4d 	bl	80037d8 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 800333e:	2100      	movs	r1, #0
 8003340:	2028      	movs	r0, #40	; 0x28
 8003342:	f000 f837 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 8003346:	f000 fa47 	bl	80037d8 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 800334a:	2100      	movs	r1, #0
 800334c:	200c      	movs	r0, #12
 800334e:	f000 f831 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 8003352:	f000 fa41 	bl	80037d8 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 8003356:	2100      	movs	r1, #0
 8003358:	200c      	movs	r0, #12
 800335a:	f000 f82b 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 800335e:	f000 fa3b 	bl	80037d8 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 8003362:	2100      	movs	r1, #0
 8003364:	2001      	movs	r0, #1
 8003366:	f000 f825 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 800336a:	f000 fa35 	bl	80037d8 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 800336e:	2100      	movs	r1, #0
 8003370:	2001      	movs	r0, #1
 8003372:	f000 f81f 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 8003376:	f000 fa2f 	bl	80037d8 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 800337a:	2100      	movs	r1, #0
 800337c:	2006      	movs	r0, #6
 800337e:	f000 f819 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 8003382:	f000 fa29 	bl	80037d8 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 8003386:	2100      	movs	r1, #0
 8003388:	2006      	movs	r0, #6
 800338a:	f000 f813 	bl	80033b4 <LCD0_write>
		LCD0_BF();
 800338e:	f000 fa23 	bl	80037d8 <LCD0_BF>
	for(repeat = 2 ; repeat ; repeat--){
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	3b01      	subs	r3, #1
 8003396:	71fb      	strb	r3, [r7, #7]
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1c9      	bne.n	8003332 <LCD0_inic+0x116>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 800339e:	bf00      	nop
 80033a0:	bf00      	nop
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	200005fc 	.word	0x200005fc
 80033ac:	20000600 	.word	0x20000600
 80033b0:	20000444 	.word	0x20000444

080033b4 <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	460a      	mov	r2, r1
 80033be:	71fb      	strb	r3, [r7, #7]
 80033c0:	4613      	mov	r3, r2
 80033c2:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 80033c4:	4b8d      	ldr	r3, [pc, #564]	; (80035fc <LCD0_write+0x248>)
 80033c6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80033ca:	4a8d      	ldr	r2, [pc, #564]	; (8003600 <LCD0_write+0x24c>)
 80033cc:	6812      	ldr	r2, [r2, #0]
 80033ce:	2101      	movs	r1, #1
 80033d0:	4610      	mov	r0, r2
 80033d2:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80033d4:	88bb      	ldrh	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d008      	beq.n	80033ec <LCD0_write+0x38>
 80033da:	4b88      	ldr	r3, [pc, #544]	; (80035fc <LCD0_write+0x248>)
 80033dc:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80033e0:	4a87      	ldr	r2, [pc, #540]	; (8003600 <LCD0_write+0x24c>)
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	2100      	movs	r1, #0
 80033e6:	4610      	mov	r0, r2
 80033e8:	4798      	blx	r3
 80033ea:	e007      	b.n	80033fc <LCD0_write+0x48>
 80033ec:	4b83      	ldr	r3, [pc, #524]	; (80035fc <LCD0_write+0x248>)
 80033ee:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80033f2:	4a83      	ldr	r2, [pc, #524]	; (8003600 <LCD0_write+0x24c>)
 80033f4:	6812      	ldr	r2, [r2, #0]
 80033f6:	2100      	movs	r1, #0
 80033f8:	4610      	mov	r0, r2
 80033fa:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 80033fc:	4b80      	ldr	r3, [pc, #512]	; (8003600 <LCD0_write+0x24c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	4b7f      	ldr	r3, [pc, #508]	; (8003600 <LCD0_write+0x24c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800340a:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 800340c:	4b7c      	ldr	r3, [pc, #496]	; (8003600 <LCD0_write+0x24c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	4b7b      	ldr	r3, [pc, #492]	; (8003600 <LCD0_write+0x24c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 800341a:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800341c:	4b77      	ldr	r3, [pc, #476]	; (80035fc <LCD0_write+0x248>)
 800341e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003422:	4a77      	ldr	r2, [pc, #476]	; (8003600 <LCD0_write+0x24c>)
 8003424:	6812      	ldr	r2, [r2, #0]
 8003426:	2102      	movs	r1, #2
 8003428:	4610      	mov	r0, r2
 800342a:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800342c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003430:	2b00      	cmp	r3, #0
 8003432:	da08      	bge.n	8003446 <LCD0_write+0x92>
 8003434:	4b71      	ldr	r3, [pc, #452]	; (80035fc <LCD0_write+0x248>)
 8003436:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800343a:	4a71      	ldr	r2, [pc, #452]	; (8003600 <LCD0_write+0x24c>)
 800343c:	6812      	ldr	r2, [r2, #0]
 800343e:	2107      	movs	r1, #7
 8003440:	4610      	mov	r0, r2
 8003442:	4798      	blx	r3
 8003444:	e007      	b.n	8003456 <LCD0_write+0xa2>
 8003446:	4b6d      	ldr	r3, [pc, #436]	; (80035fc <LCD0_write+0x248>)
 8003448:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800344c:	4a6c      	ldr	r2, [pc, #432]	; (8003600 <LCD0_write+0x24c>)
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	2107      	movs	r1, #7
 8003452:	4610      	mov	r0, r2
 8003454:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345c:	2b00      	cmp	r3, #0
 800345e:	d008      	beq.n	8003472 <LCD0_write+0xbe>
 8003460:	4b66      	ldr	r3, [pc, #408]	; (80035fc <LCD0_write+0x248>)
 8003462:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003466:	4a66      	ldr	r2, [pc, #408]	; (8003600 <LCD0_write+0x24c>)
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	2106      	movs	r1, #6
 800346c:	4610      	mov	r0, r2
 800346e:	4798      	blx	r3
 8003470:	e007      	b.n	8003482 <LCD0_write+0xce>
 8003472:	4b62      	ldr	r3, [pc, #392]	; (80035fc <LCD0_write+0x248>)
 8003474:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003478:	4a61      	ldr	r2, [pc, #388]	; (8003600 <LCD0_write+0x24c>)
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	2106      	movs	r1, #6
 800347e:	4610      	mov	r0, r2
 8003480:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	f003 0320 	and.w	r3, r3, #32
 8003488:	2b00      	cmp	r3, #0
 800348a:	d008      	beq.n	800349e <LCD0_write+0xea>
 800348c:	4b5b      	ldr	r3, [pc, #364]	; (80035fc <LCD0_write+0x248>)
 800348e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003492:	4a5b      	ldr	r2, [pc, #364]	; (8003600 <LCD0_write+0x24c>)
 8003494:	6812      	ldr	r2, [r2, #0]
 8003496:	2105      	movs	r1, #5
 8003498:	4610      	mov	r0, r2
 800349a:	4798      	blx	r3
 800349c:	e007      	b.n	80034ae <LCD0_write+0xfa>
 800349e:	4b57      	ldr	r3, [pc, #348]	; (80035fc <LCD0_write+0x248>)
 80034a0:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80034a4:	4a56      	ldr	r2, [pc, #344]	; (8003600 <LCD0_write+0x24c>)
 80034a6:	6812      	ldr	r2, [r2, #0]
 80034a8:	2105      	movs	r1, #5
 80034aa:	4610      	mov	r0, r2
 80034ac:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <LCD0_write+0x116>
 80034b8:	4b50      	ldr	r3, [pc, #320]	; (80035fc <LCD0_write+0x248>)
 80034ba:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80034be:	4a50      	ldr	r2, [pc, #320]	; (8003600 <LCD0_write+0x24c>)
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	2104      	movs	r1, #4
 80034c4:	4610      	mov	r0, r2
 80034c6:	4798      	blx	r3
 80034c8:	e007      	b.n	80034da <LCD0_write+0x126>
 80034ca:	4b4c      	ldr	r3, [pc, #304]	; (80035fc <LCD0_write+0x248>)
 80034cc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80034d0:	4a4b      	ldr	r2, [pc, #300]	; (8003600 <LCD0_write+0x24c>)
 80034d2:	6812      	ldr	r2, [r2, #0]
 80034d4:	2104      	movs	r1, #4
 80034d6:	4610      	mov	r0, r2
 80034d8:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80034da:	4b48      	ldr	r3, [pc, #288]	; (80035fc <LCD0_write+0x248>)
 80034dc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80034e0:	4a47      	ldr	r2, [pc, #284]	; (8003600 <LCD0_write+0x24c>)
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	2102      	movs	r1, #2
 80034e6:	4610      	mov	r0, r2
 80034e8:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 80034ea:	4b44      	ldr	r3, [pc, #272]	; (80035fc <LCD0_write+0x248>)
 80034ec:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80034f0:	4a43      	ldr	r2, [pc, #268]	; (8003600 <LCD0_write+0x24c>)
 80034f2:	6812      	ldr	r2, [r2, #0]
 80034f4:	2101      	movs	r1, #1
 80034f6:	4610      	mov	r0, r2
 80034f8:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80034fa:	88bb      	ldrh	r3, [r7, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d008      	beq.n	8003512 <LCD0_write+0x15e>
 8003500:	4b3e      	ldr	r3, [pc, #248]	; (80035fc <LCD0_write+0x248>)
 8003502:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003506:	4a3e      	ldr	r2, [pc, #248]	; (8003600 <LCD0_write+0x24c>)
 8003508:	6812      	ldr	r2, [r2, #0]
 800350a:	2100      	movs	r1, #0
 800350c:	4610      	mov	r0, r2
 800350e:	4798      	blx	r3
 8003510:	e007      	b.n	8003522 <LCD0_write+0x16e>
 8003512:	4b3a      	ldr	r3, [pc, #232]	; (80035fc <LCD0_write+0x248>)
 8003514:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003518:	4a39      	ldr	r2, [pc, #228]	; (8003600 <LCD0_write+0x24c>)
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	2100      	movs	r1, #0
 800351e:	4610      	mov	r0, r2
 8003520:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8003522:	4b36      	ldr	r3, [pc, #216]	; (80035fc <LCD0_write+0x248>)
 8003524:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003528:	4a35      	ldr	r2, [pc, #212]	; (8003600 <LCD0_write+0x24c>)
 800352a:	6812      	ldr	r2, [r2, #0]
 800352c:	2102      	movs	r1, #2
 800352e:	4610      	mov	r0, r2
 8003530:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	f003 0308 	and.w	r3, r3, #8
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <LCD0_write+0x19a>
 800353c:	4b2f      	ldr	r3, [pc, #188]	; (80035fc <LCD0_write+0x248>)
 800353e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003542:	4a2f      	ldr	r2, [pc, #188]	; (8003600 <LCD0_write+0x24c>)
 8003544:	6812      	ldr	r2, [r2, #0]
 8003546:	2107      	movs	r1, #7
 8003548:	4610      	mov	r0, r2
 800354a:	4798      	blx	r3
 800354c:	e007      	b.n	800355e <LCD0_write+0x1aa>
 800354e:	4b2b      	ldr	r3, [pc, #172]	; (80035fc <LCD0_write+0x248>)
 8003550:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003554:	4a2a      	ldr	r2, [pc, #168]	; (8003600 <LCD0_write+0x24c>)
 8003556:	6812      	ldr	r2, [r2, #0]
 8003558:	2107      	movs	r1, #7
 800355a:	4610      	mov	r0, r2
 800355c:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d008      	beq.n	800357a <LCD0_write+0x1c6>
 8003568:	4b24      	ldr	r3, [pc, #144]	; (80035fc <LCD0_write+0x248>)
 800356a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800356e:	4a24      	ldr	r2, [pc, #144]	; (8003600 <LCD0_write+0x24c>)
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	2106      	movs	r1, #6
 8003574:	4610      	mov	r0, r2
 8003576:	4798      	blx	r3
 8003578:	e007      	b.n	800358a <LCD0_write+0x1d6>
 800357a:	4b20      	ldr	r3, [pc, #128]	; (80035fc <LCD0_write+0x248>)
 800357c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003580:	4a1f      	ldr	r2, [pc, #124]	; (8003600 <LCD0_write+0x24c>)
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	2106      	movs	r1, #6
 8003586:	4610      	mov	r0, r2
 8003588:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d008      	beq.n	80035a6 <LCD0_write+0x1f2>
 8003594:	4b19      	ldr	r3, [pc, #100]	; (80035fc <LCD0_write+0x248>)
 8003596:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800359a:	4a19      	ldr	r2, [pc, #100]	; (8003600 <LCD0_write+0x24c>)
 800359c:	6812      	ldr	r2, [r2, #0]
 800359e:	2105      	movs	r1, #5
 80035a0:	4610      	mov	r0, r2
 80035a2:	4798      	blx	r3
 80035a4:	e007      	b.n	80035b6 <LCD0_write+0x202>
 80035a6:	4b15      	ldr	r3, [pc, #84]	; (80035fc <LCD0_write+0x248>)
 80035a8:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80035ac:	4a14      	ldr	r2, [pc, #80]	; (8003600 <LCD0_write+0x24c>)
 80035ae:	6812      	ldr	r2, [r2, #0]
 80035b0:	2105      	movs	r1, #5
 80035b2:	4610      	mov	r0, r2
 80035b4:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 80035b6:	79fb      	ldrb	r3, [r7, #7]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <LCD0_write+0x21e>
 80035c0:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <LCD0_write+0x248>)
 80035c2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80035c6:	4a0e      	ldr	r2, [pc, #56]	; (8003600 <LCD0_write+0x24c>)
 80035c8:	6812      	ldr	r2, [r2, #0]
 80035ca:	2104      	movs	r1, #4
 80035cc:	4610      	mov	r0, r2
 80035ce:	4798      	blx	r3
 80035d0:	e007      	b.n	80035e2 <LCD0_write+0x22e>
 80035d2:	4b0a      	ldr	r3, [pc, #40]	; (80035fc <LCD0_write+0x248>)
 80035d4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80035d8:	4a09      	ldr	r2, [pc, #36]	; (8003600 <LCD0_write+0x24c>)
 80035da:	6812      	ldr	r2, [r2, #0]
 80035dc:	2104      	movs	r1, #4
 80035de:	4610      	mov	r0, r2
 80035e0:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80035e2:	4b06      	ldr	r3, [pc, #24]	; (80035fc <LCD0_write+0x248>)
 80035e4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80035e8:	4a05      	ldr	r2, [pc, #20]	; (8003600 <LCD0_write+0x24c>)
 80035ea:	6812      	ldr	r2, [r2, #0]
 80035ec:	2102      	movs	r1, #2
 80035ee:	4610      	mov	r0, r2
 80035f0:	4798      	blx	r3
}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000444 	.word	0x20000444
 8003600:	200005fc 	.word	0x200005fc

08003604 <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 8003612:	2300      	movs	r3, #0
 8003614:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8003616:	4b6e      	ldr	r3, [pc, #440]	; (80037d0 <LCD0_read+0x1cc>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	4b6c      	ldr	r3, [pc, #432]	; (80037d0 <LCD0_read+0x1cc>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003624:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8003626:	4b6b      	ldr	r3, [pc, #428]	; (80037d4 <LCD0_read+0x1d0>)
 8003628:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800362c:	4a68      	ldr	r2, [pc, #416]	; (80037d0 <LCD0_read+0x1cc>)
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	2101      	movs	r1, #1
 8003632:	4610      	mov	r0, r2
 8003634:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003636:	88fb      	ldrh	r3, [r7, #6]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d008      	beq.n	800364e <LCD0_read+0x4a>
 800363c:	4b65      	ldr	r3, [pc, #404]	; (80037d4 <LCD0_read+0x1d0>)
 800363e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003642:	4a63      	ldr	r2, [pc, #396]	; (80037d0 <LCD0_read+0x1cc>)
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	2100      	movs	r1, #0
 8003648:	4610      	mov	r0, r2
 800364a:	4798      	blx	r3
 800364c:	e007      	b.n	800365e <LCD0_read+0x5a>
 800364e:	4b61      	ldr	r3, [pc, #388]	; (80037d4 <LCD0_read+0x1d0>)
 8003650:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003654:	4a5e      	ldr	r2, [pc, #376]	; (80037d0 <LCD0_read+0x1cc>)
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	2100      	movs	r1, #0
 800365a:	4610      	mov	r0, r2
 800365c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 800365e:	4b5d      	ldr	r3, [pc, #372]	; (80037d4 <LCD0_read+0x1d0>)
 8003660:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003664:	4a5a      	ldr	r2, [pc, #360]	; (80037d0 <LCD0_read+0x1cc>)
 8003666:	6812      	ldr	r2, [r2, #0]
 8003668:	2102      	movs	r1, #2
 800366a:	4610      	mov	r0, r2
 800366c:	4798      	blx	r3
	data = ireg->IDR; // read data 
 800366e:	4b58      	ldr	r3, [pc, #352]	; (80037d0 <LCD0_read+0x1cc>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8003676:	4b57      	ldr	r3, [pc, #348]	; (80037d4 <LCD0_read+0x1d0>)
 8003678:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800367c:	4a54      	ldr	r2, [pc, #336]	; (80037d0 <LCD0_read+0x1cc>)
 800367e:	6812      	ldr	r2, [r2, #0]
 8003680:	2102      	movs	r1, #2
 8003682:	4610      	mov	r0, r2
 8003684:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <LCD0_read+0x96>
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003696:	73fb      	strb	r3, [r7, #15]
 8003698:	e003      	b.n	80036a2 <LCD0_read+0x9e>
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036a0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d004      	beq.n	80036b6 <LCD0_read+0xb2>
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036b2:	73fb      	strb	r3, [r7, #15]
 80036b4:	e003      	b.n	80036be <LCD0_read+0xba>
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036bc:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d004      	beq.n	80036d2 <LCD0_read+0xce>
 80036c8:	7bfb      	ldrb	r3, [r7, #15]
 80036ca:	f043 0320 	orr.w	r3, r3, #32
 80036ce:	73fb      	strb	r3, [r7, #15]
 80036d0:	e003      	b.n	80036da <LCD0_read+0xd6>
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
 80036d4:	f023 0320 	bic.w	r3, r3, #32
 80036d8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	f003 0310 	and.w	r3, r3, #16
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d004      	beq.n	80036ee <LCD0_read+0xea>
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	f043 0310 	orr.w	r3, r3, #16
 80036ea:	73fb      	strb	r3, [r7, #15]
 80036ec:	e003      	b.n	80036f6 <LCD0_read+0xf2>
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	f023 0310 	bic.w	r3, r3, #16
 80036f4:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 80036f6:	4b37      	ldr	r3, [pc, #220]	; (80037d4 <LCD0_read+0x1d0>)
 80036f8:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80036fc:	4a34      	ldr	r2, [pc, #208]	; (80037d0 <LCD0_read+0x1cc>)
 80036fe:	6812      	ldr	r2, [r2, #0]
 8003700:	2101      	movs	r1, #1
 8003702:	4610      	mov	r0, r2
 8003704:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003706:	88fb      	ldrh	r3, [r7, #6]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d008      	beq.n	800371e <LCD0_read+0x11a>
 800370c:	4b31      	ldr	r3, [pc, #196]	; (80037d4 <LCD0_read+0x1d0>)
 800370e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003712:	4a2f      	ldr	r2, [pc, #188]	; (80037d0 <LCD0_read+0x1cc>)
 8003714:	6812      	ldr	r2, [r2, #0]
 8003716:	2100      	movs	r1, #0
 8003718:	4610      	mov	r0, r2
 800371a:	4798      	blx	r3
 800371c:	e007      	b.n	800372e <LCD0_read+0x12a>
 800371e:	4b2d      	ldr	r3, [pc, #180]	; (80037d4 <LCD0_read+0x1d0>)
 8003720:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003724:	4a2a      	ldr	r2, [pc, #168]	; (80037d0 <LCD0_read+0x1cc>)
 8003726:	6812      	ldr	r2, [r2, #0]
 8003728:	2100      	movs	r1, #0
 800372a:	4610      	mov	r0, r2
 800372c:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 800372e:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <LCD0_read+0x1d0>)
 8003730:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003734:	4a26      	ldr	r2, [pc, #152]	; (80037d0 <LCD0_read+0x1cc>)
 8003736:	6812      	ldr	r2, [r2, #0]
 8003738:	2102      	movs	r1, #2
 800373a:	4610      	mov	r0, r2
 800373c:	4798      	blx	r3
	data = ireg->IDR; // read data
 800373e:	4b24      	ldr	r3, [pc, #144]	; (80037d0 <LCD0_read+0x1cc>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8003746:	4b23      	ldr	r3, [pc, #140]	; (80037d4 <LCD0_read+0x1d0>)
 8003748:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800374c:	4a20      	ldr	r2, [pc, #128]	; (80037d0 <LCD0_read+0x1cc>)
 800374e:	6812      	ldr	r2, [r2, #0]
 8003750:	2102      	movs	r1, #2
 8003752:	4610      	mov	r0, r2
 8003754:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375c:	2b00      	cmp	r3, #0
 800375e:	d004      	beq.n	800376a <LCD0_read+0x166>
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	f043 0308 	orr.w	r3, r3, #8
 8003766:	73fb      	strb	r3, [r7, #15]
 8003768:	e003      	b.n	8003772 <LCD0_read+0x16e>
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	f023 0308 	bic.w	r3, r3, #8
 8003770:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003778:	2b00      	cmp	r3, #0
 800377a:	d004      	beq.n	8003786 <LCD0_read+0x182>
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	f043 0304 	orr.w	r3, r3, #4
 8003782:	73fb      	strb	r3, [r7, #15]
 8003784:	e003      	b.n	800378e <LCD0_read+0x18a>
 8003786:	7bfb      	ldrb	r3, [r7, #15]
 8003788:	f023 0304 	bic.w	r3, r3, #4
 800378c:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	f003 0320 	and.w	r3, r3, #32
 8003794:	2b00      	cmp	r3, #0
 8003796:	d004      	beq.n	80037a2 <LCD0_read+0x19e>
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	f043 0302 	orr.w	r3, r3, #2
 800379e:	73fb      	strb	r3, [r7, #15]
 80037a0:	e003      	b.n	80037aa <LCD0_read+0x1a6>
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
 80037a4:	f023 0302 	bic.w	r3, r3, #2
 80037a8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	f003 0310 	and.w	r3, r3, #16
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d004      	beq.n	80037be <LCD0_read+0x1ba>
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	e003      	b.n	80037c6 <LCD0_read+0x1c2>
 80037be:	7bfb      	ldrb	r3, [r7, #15]
 80037c0:	f023 0301 	bic.w	r3, r3, #1
 80037c4:	73fb      	strb	r3, [r7, #15]
	
	return c;
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	200005fc 	.word	0x200005fc
 80037d4:	20000444 	.word	0x20000444

080037d8 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
	for( ; 0x80 & LCD0_read(INST) ; );
 80037dc:	bf00      	nop
 80037de:	2000      	movs	r0, #0
 80037e0:	f7ff ff10 	bl	8003604 <LCD0_read>
 80037e4:	4603      	mov	r3, r0
 80037e6:	b25b      	sxtb	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	dbf8      	blt.n	80037de <LCD0_BF+0x6>
}
 80037ec:	bf00      	nop
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <LCD0_getch>:
char LCD0_getch(void)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 80037f8:	2001      	movs	r0, #1
 80037fa:	f7ff ff03 	bl	8003604 <LCD0_read>
 80037fe:	4603      	mov	r3, r0
 8003800:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 8003802:	f7ff ffe9 	bl	80037d8 <LCD0_BF>
	return c;
 8003806:	79fb      	ldrb	r3, [r7, #7]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <LCD0_putch>:
void LCD0_putch(char c)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	4603      	mov	r3, r0
 8003818:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	2101      	movs	r1, #1
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fdc8 	bl	80033b4 <LCD0_write>
	LCD0_BF();
 8003824:	f7ff ffd8 	bl	80037d8 <LCD0_BF>
}
 8003828:	bf00      	nop
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <LCD0_string>:
void LCD0_string(const char* s)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8003838:	e008      	b.n	800384c <LCD0_string+0x1c>
		tmp = *(s++);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff ffe2 	bl	8003810 <LCD0_putch>
	while(*s){
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1f2      	bne.n	800383a <LCD0_string+0xa>
	}
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b084      	sub	sp, #16
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
	while(*s){
 800386c:	e00f      	b.n	800388e <LCD0_string_size+0x30>
		tmp=*(s++);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	1c5a      	adds	r2, r3, #1
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	72fb      	strb	r3, [r7, #11]
		pos++;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	3301      	adds	r3, #1
 800387c:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d808      	bhi.n	8003898 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8003886:	7afb      	ldrb	r3, [r7, #11]
 8003888:	4618      	mov	r0, r3
 800388a:	f7ff ffc1 	bl	8003810 <LCD0_putch>
	while(*s){
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1eb      	bne.n	800386e <LCD0_string_size+0x10>
 8003896:	e007      	b.n	80038a8 <LCD0_string_size+0x4a>
			break;
 8003898:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 800389a:	e005      	b.n	80038a8 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 800389c:	2020      	movs	r0, #32
 800389e:	f7ff ffb7 	bl	8003810 <LCD0_putch>
		pos++;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3301      	adds	r3, #1
 80038a6:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d3f5      	bcc.n	800389c <LCD0_string_size+0x3e>
	}
}
 80038b0:	bf00      	nop
 80038b2:	bf00      	nop
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 80038c2:	e005      	b.n	80038d0 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 80038c4:	2020      	movs	r0, #32
 80038c6:	f7ff ffa3 	bl	8003810 <LCD0_putch>
	for(; n; n--){
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	607b      	str	r3, [r7, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f6      	bne.n	80038c4 <LCD0_hspace+0xa>
	}
}
 80038d6:	bf00      	nop
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <LCD0_clear>:
void LCD0_clear(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 80038e4:	2100      	movs	r1, #0
 80038e6:	2001      	movs	r0, #1
 80038e8:	f7ff fd64 	bl	80033b4 <LCD0_write>
	stm.systick.delay_ms(2);
 80038ec:	4b03      	ldr	r3, [pc, #12]	; (80038fc <LCD0_clear+0x1c>)
 80038ee:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80038f2:	2002      	movs	r0, #2
 80038f4:	4798      	blx	r3
}
 80038f6:	bf00      	nop
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	20000444 	.word	0x20000444

08003900 <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
	switch(y){
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b03      	cmp	r3, #3
 800390e:	d837      	bhi.n	8003980 <LCD0_gotoxy+0x80>
 8003910:	a201      	add	r2, pc, #4	; (adr r2, 8003918 <LCD0_gotoxy+0x18>)
 8003912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003916:	bf00      	nop
 8003918:	08003929 	.word	0x08003929
 800391c:	0800393f 	.word	0x0800393f
 8003920:	08003955 	.word	0x08003955
 8003924:	0800396b 	.word	0x0800396b
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	b2db      	uxtb	r3, r3
 800392c:	3b80      	subs	r3, #128	; 0x80
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2100      	movs	r1, #0
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff fd3e 	bl	80033b4 <LCD0_write>
			LCD0_BF();
 8003938:	f7ff ff4e 	bl	80037d8 <LCD0_BF>
			break;
 800393c:	e021      	b.n	8003982 <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	b2db      	uxtb	r3, r3
 8003942:	3b40      	subs	r3, #64	; 0x40
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2100      	movs	r1, #0
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fd33 	bl	80033b4 <LCD0_write>
			LCD0_BF();
 800394e:	f7ff ff43 	bl	80037d8 <LCD0_BF>
			break;
 8003952:	e016      	b.n	8003982 <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	b2db      	uxtb	r3, r3
 8003958:	3b6c      	subs	r3, #108	; 0x6c
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2100      	movs	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff fd28 	bl	80033b4 <LCD0_write>
			LCD0_BF();
 8003964:	f7ff ff38 	bl	80037d8 <LCD0_BF>
			break;
 8003968:	e00b      	b.n	8003982 <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	3b2c      	subs	r3, #44	; 0x2c
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2100      	movs	r1, #0
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff fd1d 	bl	80033b4 <LCD0_write>
			LCD0_BF();
 800397a:	f7ff ff2d 	bl	80037d8 <LCD0_BF>
			break;
 800397e:	e000      	b.n	8003982 <LCD0_gotoxy+0x82>
		default:
			break;
 8003980:	bf00      	nop
	}
}
 8003982:	bf00      	nop
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop

0800398c <LCD0_reboot>:
void LCD0_reboot(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8003992:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <LCD0_reboot+0x3c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 800399e:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <LCD0_reboot+0x40>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	4053      	eors	r3, r2
 80039a6:	603b      	str	r3, [r7, #0]
	i &= tmp;
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4013      	ands	r3, r2
 80039ae:	603b      	str	r3, [r7, #0]
	if(i)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <LCD0_reboot+0x2e>
		LCD0_inic();
 80039b6:	f7ff fc31 	bl	800321c <LCD0_inic>
	lcd0_detect = tmp;
 80039ba:	4a04      	ldr	r2, [pc, #16]	; (80039cc <LCD0_reboot+0x40>)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6013      	str	r3, [r2, #0]
}
 80039c0:	bf00      	nop
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	200005fc 	.word	0x200005fc
 80039cc:	20000600 	.word	0x20000600

080039d0 <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 80039d8:	4b98      	ldr	r3, [pc, #608]	; (8003c3c <STM32446enable+0x26c>)
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 80039de:	4b98      	ldr	r3, [pc, #608]	; (8003c40 <STM32446enable+0x270>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 80039e4:	4997      	ldr	r1, [pc, #604]	; (8003c44 <STM32446enable+0x274>)
 80039e6:	f04f 0200 	mov.w	r2, #0
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 80039f2:	4b95      	ldr	r3, [pc, #596]	; (8003c48 <STM32446enable+0x278>)
 80039f4:	4a95      	ldr	r2, [pc, #596]	; (8003c4c <STM32446enable+0x27c>)
 80039f6:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 80039f8:	4b93      	ldr	r3, [pc, #588]	; (8003c48 <STM32446enable+0x278>)
 80039fa:	4a95      	ldr	r2, [pc, #596]	; (8003c50 <STM32446enable+0x280>)
 80039fc:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 80039fe:	4b92      	ldr	r3, [pc, #584]	; (8003c48 <STM32446enable+0x278>)
 8003a00:	4a94      	ldr	r2, [pc, #592]	; (8003c54 <STM32446enable+0x284>)
 8003a02:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8003a04:	4b90      	ldr	r3, [pc, #576]	; (8003c48 <STM32446enable+0x278>)
 8003a06:	4a94      	ldr	r2, [pc, #592]	; (8003c58 <STM32446enable+0x288>)
 8003a08:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8003a0a:	4b8f      	ldr	r3, [pc, #572]	; (8003c48 <STM32446enable+0x278>)
 8003a0c:	4a93      	ldr	r2, [pc, #588]	; (8003c5c <STM32446enable+0x28c>)
 8003a0e:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8003a10:	4b8d      	ldr	r3, [pc, #564]	; (8003c48 <STM32446enable+0x278>)
 8003a12:	4a93      	ldr	r2, [pc, #588]	; (8003c60 <STM32446enable+0x290>)
 8003a14:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8003a16:	4b8c      	ldr	r3, [pc, #560]	; (8003c48 <STM32446enable+0x278>)
 8003a18:	4a92      	ldr	r2, [pc, #584]	; (8003c64 <STM32446enable+0x294>)
 8003a1a:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8003a1c:	4b8a      	ldr	r3, [pc, #552]	; (8003c48 <STM32446enable+0x278>)
 8003a1e:	4a92      	ldr	r2, [pc, #584]	; (8003c68 <STM32446enable+0x298>)
 8003a20:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8003a22:	4b89      	ldr	r3, [pc, #548]	; (8003c48 <STM32446enable+0x278>)
 8003a24:	4a91      	ldr	r2, [pc, #580]	; (8003c6c <STM32446enable+0x29c>)
 8003a26:	621a      	str	r2, [r3, #32]
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8003a28:	4b87      	ldr	r3, [pc, #540]	; (8003c48 <STM32446enable+0x278>)
 8003a2a:	4a91      	ldr	r2, [pc, #580]	; (8003c70 <STM32446enable+0x2a0>)
 8003a2c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8003a2e:	4b86      	ldr	r3, [pc, #536]	; (8003c48 <STM32446enable+0x278>)
 8003a30:	4a90      	ldr	r2, [pc, #576]	; (8003c74 <STM32446enable+0x2a4>)
 8003a32:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8003a34:	4b84      	ldr	r3, [pc, #528]	; (8003c48 <STM32446enable+0x278>)
 8003a36:	4a90      	ldr	r2, [pc, #576]	; (8003c78 <STM32446enable+0x2a8>)
 8003a38:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8003a3a:	4b83      	ldr	r3, [pc, #524]	; (8003c48 <STM32446enable+0x278>)
 8003a3c:	4a8f      	ldr	r2, [pc, #572]	; (8003c7c <STM32446enable+0x2ac>)
 8003a3e:	631a      	str	r2, [r3, #48]	; 0x30
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8003a40:	4b81      	ldr	r3, [pc, #516]	; (8003c48 <STM32446enable+0x278>)
 8003a42:	4a8f      	ldr	r2, [pc, #572]	; (8003c80 <STM32446enable+0x2b0>)
 8003a44:	635a      	str	r2, [r3, #52]	; 0x34
	ret.gpioa.moder = STM32446GpioAmoder;
 8003a46:	4b80      	ldr	r3, [pc, #512]	; (8003c48 <STM32446enable+0x278>)
 8003a48:	4a8e      	ldr	r2, [pc, #568]	; (8003c84 <STM32446enable+0x2b4>)
 8003a4a:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8003a4c:	4b7e      	ldr	r3, [pc, #504]	; (8003c48 <STM32446enable+0x278>)
 8003a4e:	4a8e      	ldr	r2, [pc, #568]	; (8003c88 <STM32446enable+0x2b8>)
 8003a50:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8003a52:	4b7d      	ldr	r3, [pc, #500]	; (8003c48 <STM32446enable+0x278>)
 8003a54:	4a8d      	ldr	r2, [pc, #564]	; (8003c8c <STM32446enable+0x2bc>)
 8003a56:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.reset = STM32446GpioAreset;
 8003a58:	4b7b      	ldr	r3, [pc, #492]	; (8003c48 <STM32446enable+0x278>)
 8003a5a:	4a8d      	ldr	r2, [pc, #564]	; (8003c90 <STM32446enable+0x2c0>)
 8003a5c:	649a      	str	r2, [r3, #72]	; 0x48
	ret.gpioa.set = STM32446GpioAset;
 8003a5e:	4b7a      	ldr	r3, [pc, #488]	; (8003c48 <STM32446enable+0x278>)
 8003a60:	4a8c      	ldr	r2, [pc, #560]	; (8003c94 <STM32446enable+0x2c4>)
 8003a62:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.afr = STM32446GpioAafr;
 8003a64:	4b78      	ldr	r3, [pc, #480]	; (8003c48 <STM32446enable+0x278>)
 8003a66:	4a8c      	ldr	r2, [pc, #560]	; (8003c98 <STM32446enable+0x2c8>)
 8003a68:	645a      	str	r2, [r3, #68]	; 0x44
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8003a6a:	4b77      	ldr	r3, [pc, #476]	; (8003c48 <STM32446enable+0x278>)
 8003a6c:	4a8b      	ldr	r2, [pc, #556]	; (8003c9c <STM32446enable+0x2cc>)
 8003a6e:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpiob.moder = STM32446GpioBmoder;
 8003a70:	4b75      	ldr	r3, [pc, #468]	; (8003c48 <STM32446enable+0x278>)
 8003a72:	4a8b      	ldr	r2, [pc, #556]	; (8003ca0 <STM32446enable+0x2d0>)
 8003a74:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8003a76:	4b74      	ldr	r3, [pc, #464]	; (8003c48 <STM32446enable+0x278>)
 8003a78:	4a8a      	ldr	r2, [pc, #552]	; (8003ca4 <STM32446enable+0x2d4>)
 8003a7a:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8003a7c:	4b72      	ldr	r3, [pc, #456]	; (8003c48 <STM32446enable+0x278>)
 8003a7e:	4a8a      	ldr	r2, [pc, #552]	; (8003ca8 <STM32446enable+0x2d8>)
 8003a80:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.reset = STM32446GpioBreset;
 8003a82:	4b71      	ldr	r3, [pc, #452]	; (8003c48 <STM32446enable+0x278>)
 8003a84:	4a89      	ldr	r2, [pc, #548]	; (8003cac <STM32446enable+0x2dc>)
 8003a86:	665a      	str	r2, [r3, #100]	; 0x64
	ret.gpiob.set = STM32446GpioBset;
 8003a88:	4b6f      	ldr	r3, [pc, #444]	; (8003c48 <STM32446enable+0x278>)
 8003a8a:	4a89      	ldr	r2, [pc, #548]	; (8003cb0 <STM32446enable+0x2e0>)
 8003a8c:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.afr = STM32446GpioBafr;
 8003a8e:	4b6e      	ldr	r3, [pc, #440]	; (8003c48 <STM32446enable+0x278>)
 8003a90:	4a88      	ldr	r2, [pc, #544]	; (8003cb4 <STM32446enable+0x2e4>)
 8003a92:	661a      	str	r2, [r3, #96]	; 0x60
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003a94:	4b6c      	ldr	r3, [pc, #432]	; (8003c48 <STM32446enable+0x278>)
 8003a96:	4a88      	ldr	r2, [pc, #544]	; (8003cb8 <STM32446enable+0x2e8>)
 8003a98:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpioc.moder = STM32446GpioCmoder;
 8003a9a:	4b6b      	ldr	r3, [pc, #428]	; (8003c48 <STM32446enable+0x278>)
 8003a9c:	4a87      	ldr	r2, [pc, #540]	; (8003cbc <STM32446enable+0x2ec>)
 8003a9e:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8003aa0:	4b69      	ldr	r3, [pc, #420]	; (8003c48 <STM32446enable+0x278>)
 8003aa2:	4a87      	ldr	r2, [pc, #540]	; (8003cc0 <STM32446enable+0x2f0>)
 8003aa4:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003aa6:	4b68      	ldr	r3, [pc, #416]	; (8003c48 <STM32446enable+0x278>)
 8003aa8:	4a86      	ldr	r2, [pc, #536]	; (8003cc4 <STM32446enable+0x2f4>)
 8003aaa:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.reset = STM32446GpioCreset;
 8003aac:	4b66      	ldr	r3, [pc, #408]	; (8003c48 <STM32446enable+0x278>)
 8003aae:	4a86      	ldr	r2, [pc, #536]	; (8003cc8 <STM32446enable+0x2f8>)
 8003ab0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	ret.gpioc.set = STM32446GpioCset;
 8003ab4:	4b64      	ldr	r3, [pc, #400]	; (8003c48 <STM32446enable+0x278>)
 8003ab6:	4a85      	ldr	r2, [pc, #532]	; (8003ccc <STM32446enable+0x2fc>)
 8003ab8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.afr = STM32446GpioCafr;
 8003abc:	4b62      	ldr	r3, [pc, #392]	; (8003c48 <STM32446enable+0x278>)
 8003abe:	4a84      	ldr	r2, [pc, #528]	; (8003cd0 <STM32446enable+0x300>)
 8003ac0:	67da      	str	r2, [r3, #124]	; 0x7c
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003ac2:	4b61      	ldr	r3, [pc, #388]	; (8003c48 <STM32446enable+0x278>)
 8003ac4:	4a83      	ldr	r2, [pc, #524]	; (8003cd4 <STM32446enable+0x304>)
 8003ac6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpiod.moder = STM32446GpioDmoder;
 8003aca:	4b5f      	ldr	r3, [pc, #380]	; (8003c48 <STM32446enable+0x278>)
 8003acc:	4a82      	ldr	r2, [pc, #520]	; (8003cd8 <STM32446enable+0x308>)
 8003ace:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003ad2:	4b5d      	ldr	r3, [pc, #372]	; (8003c48 <STM32446enable+0x278>)
 8003ad4:	4a81      	ldr	r2, [pc, #516]	; (8003cdc <STM32446enable+0x30c>)
 8003ad6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8003ada:	4b5b      	ldr	r3, [pc, #364]	; (8003c48 <STM32446enable+0x278>)
 8003adc:	4a80      	ldr	r2, [pc, #512]	; (8003ce0 <STM32446enable+0x310>)
 8003ade:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.reset = STM32446GpioDreset;
 8003ae2:	4b59      	ldr	r3, [pc, #356]	; (8003c48 <STM32446enable+0x278>)
 8003ae4:	4a7f      	ldr	r2, [pc, #508]	; (8003ce4 <STM32446enable+0x314>)
 8003ae6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	ret.gpiod.set = STM32446GpioDset;
 8003aea:	4b57      	ldr	r3, [pc, #348]	; (8003c48 <STM32446enable+0x278>)
 8003aec:	4a7e      	ldr	r2, [pc, #504]	; (8003ce8 <STM32446enable+0x318>)
 8003aee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.afr = STM32446GpioDafr;
 8003af2:	4b55      	ldr	r3, [pc, #340]	; (8003c48 <STM32446enable+0x278>)
 8003af4:	4a7d      	ldr	r2, [pc, #500]	; (8003cec <STM32446enable+0x31c>)
 8003af6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8003afa:	4b53      	ldr	r3, [pc, #332]	; (8003c48 <STM32446enable+0x278>)
 8003afc:	4a7c      	ldr	r2, [pc, #496]	; (8003cf0 <STM32446enable+0x320>)
 8003afe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpioe.moder = STM32446GpioEmoder;
 8003b02:	4b51      	ldr	r3, [pc, #324]	; (8003c48 <STM32446enable+0x278>)
 8003b04:	4a7b      	ldr	r2, [pc, #492]	; (8003cf4 <STM32446enable+0x324>)
 8003b06:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8003b0a:	4b4f      	ldr	r3, [pc, #316]	; (8003c48 <STM32446enable+0x278>)
 8003b0c:	4a7a      	ldr	r2, [pc, #488]	; (8003cf8 <STM32446enable+0x328>)
 8003b0e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8003b12:	4b4d      	ldr	r3, [pc, #308]	; (8003c48 <STM32446enable+0x278>)
 8003b14:	4a79      	ldr	r2, [pc, #484]	; (8003cfc <STM32446enable+0x32c>)
 8003b16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.reset = STM32446GpioEreset;
 8003b1a:	4b4b      	ldr	r3, [pc, #300]	; (8003c48 <STM32446enable+0x278>)
 8003b1c:	4a78      	ldr	r2, [pc, #480]	; (8003d00 <STM32446enable+0x330>)
 8003b1e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	ret.gpioe.set = STM32446GpioEset;
 8003b22:	4b49      	ldr	r3, [pc, #292]	; (8003c48 <STM32446enable+0x278>)
 8003b24:	4a77      	ldr	r2, [pc, #476]	; (8003d04 <STM32446enable+0x334>)
 8003b26:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.afr = STM32446GpioEafr;
 8003b2a:	4b47      	ldr	r3, [pc, #284]	; (8003c48 <STM32446enable+0x278>)
 8003b2c:	4a76      	ldr	r2, [pc, #472]	; (8003d08 <STM32446enable+0x338>)
 8003b2e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8003b32:	4b45      	ldr	r3, [pc, #276]	; (8003c48 <STM32446enable+0x278>)
 8003b34:	4a75      	ldr	r2, [pc, #468]	; (8003d0c <STM32446enable+0x33c>)
 8003b36:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioh.moder = STM32446GpioHmoder;
 8003b3a:	4b43      	ldr	r3, [pc, #268]	; (8003c48 <STM32446enable+0x278>)
 8003b3c:	4a74      	ldr	r2, [pc, #464]	; (8003d10 <STM32446enable+0x340>)
 8003b3e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8003b42:	4b41      	ldr	r3, [pc, #260]	; (8003c48 <STM32446enable+0x278>)
 8003b44:	4a73      	ldr	r2, [pc, #460]	; (8003d14 <STM32446enable+0x344>)
 8003b46:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8003b4a:	4b3f      	ldr	r3, [pc, #252]	; (8003c48 <STM32446enable+0x278>)
 8003b4c:	4a72      	ldr	r2, [pc, #456]	; (8003d18 <STM32446enable+0x348>)
 8003b4e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.reset = STM32446GpioHreset;
 8003b52:	4b3d      	ldr	r3, [pc, #244]	; (8003c48 <STM32446enable+0x278>)
 8003b54:	4a71      	ldr	r2, [pc, #452]	; (8003d1c <STM32446enable+0x34c>)
 8003b56:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	ret.gpioh.set = STM32446GpioHset;
 8003b5a:	4b3b      	ldr	r3, [pc, #236]	; (8003c48 <STM32446enable+0x278>)
 8003b5c:	4a70      	ldr	r2, [pc, #448]	; (8003d20 <STM32446enable+0x350>)
 8003b5e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.afr = STM32446GpioHafr;
 8003b62:	4b39      	ldr	r3, [pc, #228]	; (8003c48 <STM32446enable+0x278>)
 8003b64:	4a6f      	ldr	r2, [pc, #444]	; (8003d24 <STM32446enable+0x354>)
 8003b66:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8003b6a:	4b37      	ldr	r3, [pc, #220]	; (8003c48 <STM32446enable+0x278>)
 8003b6c:	4a6e      	ldr	r2, [pc, #440]	; (8003d28 <STM32446enable+0x358>)
 8003b6e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.rtc.inic = STM32446RtcInic;
 8003b72:	4b35      	ldr	r3, [pc, #212]	; (8003c48 <STM32446enable+0x278>)
 8003b74:	4a6d      	ldr	r2, [pc, #436]	; (8003d2c <STM32446enable+0x35c>)
 8003b76:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.Day = STM32446RtcDay;
 8003b7a:	4b33      	ldr	r3, [pc, #204]	; (8003c48 <STM32446enable+0x278>)
 8003b7c:	4a6c      	ldr	r2, [pc, #432]	; (8003d30 <STM32446enable+0x360>)
 8003b7e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Month = STM32446RtcMonth;
 8003b82:	4b31      	ldr	r3, [pc, #196]	; (8003c48 <STM32446enable+0x278>)
 8003b84:	4a6b      	ldr	r2, [pc, #428]	; (8003d34 <STM32446enable+0x364>)
 8003b86:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8003b8a:	4b2f      	ldr	r3, [pc, #188]	; (8003c48 <STM32446enable+0x278>)
 8003b8c:	4a6a      	ldr	r2, [pc, #424]	; (8003d38 <STM32446enable+0x368>)
 8003b8e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.Year = STM32446RtcYear;
 8003b92:	4b2d      	ldr	r3, [pc, #180]	; (8003c48 <STM32446enable+0x278>)
 8003b94:	4a69      	ldr	r2, [pc, #420]	; (8003d3c <STM32446enable+0x36c>)
 8003b96:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Hour = STM32446RtcHour;
 8003b9a:	4b2b      	ldr	r3, [pc, #172]	; (8003c48 <STM32446enable+0x278>)
 8003b9c:	4a68      	ldr	r2, [pc, #416]	; (8003d40 <STM32446enable+0x370>)
 8003b9e:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Minute = STM32446RtcMinute;
 8003ba2:	4b29      	ldr	r3, [pc, #164]	; (8003c48 <STM32446enable+0x278>)
 8003ba4:	4a67      	ldr	r2, [pc, #412]	; (8003d44 <STM32446enable+0x374>)
 8003ba6:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Second = STM32446RtcSecond;
 8003baa:	4b27      	ldr	r3, [pc, #156]	; (8003c48 <STM32446enable+0x278>)
 8003bac:	4a66      	ldr	r2, [pc, #408]	; (8003d48 <STM32446enable+0x378>)
 8003bae:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003bb2:	4b25      	ldr	r3, [pc, #148]	; (8003c48 <STM32446enable+0x278>)
 8003bb4:	4a65      	ldr	r2, [pc, #404]	; (8003d4c <STM32446enable+0x37c>)
 8003bb6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8003bba:	4b23      	ldr	r3, [pc, #140]	; (8003c48 <STM32446enable+0x278>)
 8003bbc:	4a64      	ldr	r2, [pc, #400]	; (8003d50 <STM32446enable+0x380>)
 8003bbe:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003bc2:	4b21      	ldr	r3, [pc, #132]	; (8003c48 <STM32446enable+0x278>)
 8003bc4:	4a63      	ldr	r2, [pc, #396]	; (8003d54 <STM32446enable+0x384>)
 8003bc6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 8003bca:	4b1f      	ldr	r3, [pc, #124]	; (8003c48 <STM32446enable+0x278>)
 8003bcc:	4a62      	ldr	r2, [pc, #392]	; (8003d58 <STM32446enable+0x388>)
 8003bce:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003bd2:	4b1d      	ldr	r3, [pc, #116]	; (8003c48 <STM32446enable+0x278>)
 8003bd4:	4a61      	ldr	r2, [pc, #388]	; (8003d5c <STM32446enable+0x38c>)
 8003bd6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003bda:	4b1b      	ldr	r3, [pc, #108]	; (8003c48 <STM32446enable+0x278>)
 8003bdc:	4a60      	ldr	r2, [pc, #384]	; (8003d60 <STM32446enable+0x390>)
 8003bde:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003be2:	4b19      	ldr	r3, [pc, #100]	; (8003c48 <STM32446enable+0x278>)
 8003be4:	4a5f      	ldr	r2, [pc, #380]	; (8003d64 <STM32446enable+0x394>)
 8003be6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8003bea:	4b17      	ldr	r3, [pc, #92]	; (8003c48 <STM32446enable+0x278>)
 8003bec:	4a5e      	ldr	r2, [pc, #376]	; (8003d68 <STM32446enable+0x398>)
 8003bee:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	ret.systick.delay_ms = STM32446delay_ms;
 8003bf2:	4b15      	ldr	r3, [pc, #84]	; (8003c48 <STM32446enable+0x278>)
 8003bf4:	4a5d      	ldr	r2, [pc, #372]	; (8003d6c <STM32446enable+0x39c>)
 8003bf6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	ret.systick.delay_10us = STM32446delay_10us;
 8003bfa:	4b13      	ldr	r3, [pc, #76]	; (8003c48 <STM32446enable+0x278>)
 8003bfc:	4a5c      	ldr	r2, [pc, #368]	; (8003d70 <STM32446enable+0x3a0>)
 8003bfe:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	ret.systick.delay_us = STM32446delay_us;
 8003c02:	4b11      	ldr	r3, [pc, #68]	; (8003c48 <STM32446enable+0x278>)
 8003c04:	4a5b      	ldr	r2, [pc, #364]	; (8003d74 <STM32446enable+0x3a4>)
 8003c06:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8003c0a:	4b0f      	ldr	r3, [pc, #60]	; (8003c48 <STM32446enable+0x278>)
 8003c0c:	4a5a      	ldr	r2, [pc, #360]	; (8003d78 <STM32446enable+0x3a8>)
 8003c0e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8003c12:	4b0d      	ldr	r3, [pc, #52]	; (8003c48 <STM32446enable+0x278>)
 8003c14:	4a59      	ldr	r2, [pc, #356]	; (8003d7c <STM32446enable+0x3ac>)
 8003c16:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <STM32446enable+0x278>)
 8003c1c:	4a58      	ldr	r2, [pc, #352]	; (8003d80 <STM32446enable+0x3b0>)
 8003c1e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003c22:	4b09      	ldr	r3, [pc, #36]	; (8003c48 <STM32446enable+0x278>)
 8003c24:	4a57      	ldr	r2, [pc, #348]	; (8003d84 <STM32446enable+0x3b4>)
 8003c26:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003c2a:	4b07      	ldr	r3, [pc, #28]	; (8003c48 <STM32446enable+0x278>)
 8003c2c:	4a56      	ldr	r2, [pc, #344]	; (8003d88 <STM32446enable+0x3b8>)
 8003c2e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	ret.adc1.single.start = STM32446Adc1Start;
 8003c32:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <STM32446enable+0x278>)
 8003c34:	4a55      	ldr	r2, [pc, #340]	; (8003d8c <STM32446enable+0x3bc>)
 8003c36:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8003c3a:	e0a9      	b.n	8003d90 <STM32446enable+0x3c0>
 8003c3c:	200007c8 	.word	0x200007c8
 8003c40:	200007d8 	.word	0x200007d8
 8003c44:	200007e8 	.word	0x200007e8
 8003c48:	20000604 	.word	0x20000604
 8003c4c:	40023c00 	.word	0x40023c00
 8003c50:	40023000 	.word	0x40023000
 8003c54:	40007000 	.word	0x40007000
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	08003f61 	.word	0x08003f61
 8003c60:	0800401d 	.word	0x0800401d
 8003c64:	080040a5 	.word	0x080040a5
 8003c68:	08004161 	.word	0x08004161
 8003c6c:	080041e5 	.word	0x080041e5
 8003c70:	08004485 	.word	0x08004485
 8003c74:	080045e9 	.word	0x080045e9
 8003c78:	0800463d 	.word	0x0800463d
 8003c7c:	08004691 	.word	0x08004691
 8003c80:	40020000 	.word	0x40020000
 8003c84:	08004999 	.word	0x08004999
 8003c88:	08004a41 	.word	0x08004a41
 8003c8c:	08004ae9 	.word	0x08004ae9
 8003c90:	08004b91 	.word	0x08004b91
 8003c94:	08004bb5 	.word	0x08004bb5
 8003c98:	08004bd9 	.word	0x08004bd9
 8003c9c:	40020400 	.word	0x40020400
 8003ca0:	08004cd1 	.word	0x08004cd1
 8003ca4:	08004d79 	.word	0x08004d79
 8003ca8:	08004e21 	.word	0x08004e21
 8003cac:	08004ec9 	.word	0x08004ec9
 8003cb0:	08004eed 	.word	0x08004eed
 8003cb4:	08004f11 	.word	0x08004f11
 8003cb8:	40020800 	.word	0x40020800
 8003cbc:	08005009 	.word	0x08005009
 8003cc0:	080050b1 	.word	0x080050b1
 8003cc4:	08005159 	.word	0x08005159
 8003cc8:	08005201 	.word	0x08005201
 8003ccc:	08005225 	.word	0x08005225
 8003cd0:	08005249 	.word	0x08005249
 8003cd4:	40020c00 	.word	0x40020c00
 8003cd8:	08005341 	.word	0x08005341
 8003cdc:	080053f9 	.word	0x080053f9
 8003ce0:	080054b1 	.word	0x080054b1
 8003ce4:	08005569 	.word	0x08005569
 8003ce8:	0800558d 	.word	0x0800558d
 8003cec:	080055b1 	.word	0x080055b1
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	080056b9 	.word	0x080056b9
 8003cf8:	08005771 	.word	0x08005771
 8003cfc:	08005829 	.word	0x08005829
 8003d00:	080058e1 	.word	0x080058e1
 8003d04:	08005905 	.word	0x08005905
 8003d08:	08005929 	.word	0x08005929
 8003d0c:	40021c00 	.word	0x40021c00
 8003d10:	08005a31 	.word	0x08005a31
 8003d14:	08005ae9 	.word	0x08005ae9
 8003d18:	08005ba1 	.word	0x08005ba1
 8003d1c:	08005c59 	.word	0x08005c59
 8003d20:	08005c7d 	.word	0x08005c7d
 8003d24:	08005ca1 	.word	0x08005ca1
 8003d28:	40002800 	.word	0x40002800
 8003d2c:	08005da9 	.word	0x08005da9
 8003d30:	0800619d 	.word	0x0800619d
 8003d34:	0800611d 	.word	0x0800611d
 8003d38:	080060b9 	.word	0x080060b9
 8003d3c:	08006039 	.word	0x08006039
 8003d40:	08005e8d 	.word	0x08005e8d
 8003d44:	08005f1d 	.word	0x08005f1d
 8003d48:	08005fad 	.word	0x08005fad
 8003d4c:	08006281 	.word	0x08006281
 8003d50:	080063ad 	.word	0x080063ad
 8003d54:	08006219 	.word	0x08006219
 8003d58:	40013800 	.word	0x40013800
 8003d5c:	40026000 	.word	0x40026000
 8003d60:	40026400 	.word	0x40026400
 8003d64:	e000e100 	.word	0xe000e100
 8003d68:	e000e010 	.word	0xe000e010
 8003d6c:	08007001 	.word	0x08007001
 8003d70:	08007075 	.word	0x08007075
 8003d74:	080070ed 	.word	0x080070ed
 8003d78:	40014000 	.word	0x40014000
 8003d7c:	40012000 	.word	0x40012000
 8003d80:	080064d9 	.word	0x080064d9
 8003d84:	08006561 	.word	0x08006561
 8003d88:	08006589 	.word	0x08006589
 8003d8c:	080065b1 	.word	0x080065b1
	ret.adc1.single.read = STM32446Adc1Read;
 8003d90:	4b41      	ldr	r3, [pc, #260]	; (8003e98 <STM32446enable+0x4c8>)
 8003d92:	4a42      	ldr	r2, [pc, #264]	; (8003e9c <STM32446enable+0x4cc>)
 8003d94:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003d98:	4b3f      	ldr	r3, [pc, #252]	; (8003e98 <STM32446enable+0x4c8>)
 8003d9a:	4a41      	ldr	r2, [pc, #260]	; (8003ea0 <STM32446enable+0x4d0>)
 8003d9c:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003da0:	4b3d      	ldr	r3, [pc, #244]	; (8003e98 <STM32446enable+0x4c8>)
 8003da2:	4a40      	ldr	r2, [pc, #256]	; (8003ea4 <STM32446enable+0x4d4>)
 8003da4:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	
	//ADC COMMON
	ret.adc123.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003da8:	4b3b      	ldr	r3, [pc, #236]	; (8003e98 <STM32446enable+0x4c8>)
 8003daa:	4a3f      	ldr	r2, [pc, #252]	; (8003ea8 <STM32446enable+0x4d8>)
 8003dac:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003db0:	4b39      	ldr	r3, [pc, #228]	; (8003e98 <STM32446enable+0x4c8>)
 8003db2:	4a3e      	ldr	r2, [pc, #248]	; (8003eac <STM32446enable+0x4dc>)
 8003db4:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	ret.usart1.inic = STM32446Usart1Inic;
 8003db8:	4b37      	ldr	r3, [pc, #220]	; (8003e98 <STM32446enable+0x4c8>)
 8003dba:	4a3d      	ldr	r2, [pc, #244]	; (8003eb0 <STM32446enable+0x4e0>)
 8003dbc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	ret.usart1.transmit = STM32446Usart1Transmit;
 8003dc0:	4b35      	ldr	r3, [pc, #212]	; (8003e98 <STM32446enable+0x4c8>)
 8003dc2:	4a3c      	ldr	r2, [pc, #240]	; (8003eb4 <STM32446enable+0x4e4>)
 8003dc4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	ret.usart1.receive = STM32446Usart1Receive;
 8003dc8:	4b33      	ldr	r3, [pc, #204]	; (8003e98 <STM32446enable+0x4c8>)
 8003dca:	4a3b      	ldr	r2, [pc, #236]	; (8003eb8 <STM32446enable+0x4e8>)
 8003dcc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.usart1.parameters = STM32446Usart1Parameters;
 8003dd0:	4b31      	ldr	r3, [pc, #196]	; (8003e98 <STM32446enable+0x4c8>)
 8003dd2:	4a3a      	ldr	r2, [pc, #232]	; (8003ebc <STM32446enable+0x4ec>)
 8003dd4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.usart1.stop = STM32446Usart1Stop;
 8003dd8:	4b2f      	ldr	r3, [pc, #188]	; (8003e98 <STM32446enable+0x4c8>)
 8003dda:	4a39      	ldr	r2, [pc, #228]	; (8003ec0 <STM32446enable+0x4f0>)
 8003ddc:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8003de0:	4b2d      	ldr	r3, [pc, #180]	; (8003e98 <STM32446enable+0x4c8>)
 8003de2:	4a38      	ldr	r2, [pc, #224]	; (8003ec4 <STM32446enable+0x4f4>)
 8003de4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003de8:	4b2b      	ldr	r3, [pc, #172]	; (8003e98 <STM32446enable+0x4c8>)
 8003dea:	4a37      	ldr	r2, [pc, #220]	; (8003ec8 <STM32446enable+0x4f8>)
 8003dec:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	ret.func.dec2bcd = STM32446dec2bcd;
 8003df0:	4b29      	ldr	r3, [pc, #164]	; (8003e98 <STM32446enable+0x4c8>)
 8003df2:	4a36      	ldr	r2, [pc, #216]	; (8003ecc <STM32446enable+0x4fc>)
 8003df4:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.func.triggerA = STM32446triggerA;
 8003df8:	4b27      	ldr	r3, [pc, #156]	; (8003e98 <STM32446enable+0x4c8>)
 8003dfa:	4a35      	ldr	r2, [pc, #212]	; (8003ed0 <STM32446enable+0x500>)
 8003dfc:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	ret.func.triggerB = STM32446triggerB;
 8003e00:	4b25      	ldr	r3, [pc, #148]	; (8003e98 <STM32446enable+0x4c8>)
 8003e02:	4a34      	ldr	r2, [pc, #208]	; (8003ed4 <STM32446enable+0x504>)
 8003e04:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003e08:	4b23      	ldr	r3, [pc, #140]	; (8003e98 <STM32446enable+0x4c8>)
 8003e0a:	4a33      	ldr	r2, [pc, #204]	; (8003ed8 <STM32446enable+0x508>)
 8003e0c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.func.ReadLHByte = STM32ReadLHByte;
 8003e10:	4b21      	ldr	r3, [pc, #132]	; (8003e98 <STM32446enable+0x4c8>)
 8003e12:	4a32      	ldr	r2, [pc, #200]	; (8003edc <STM32446enable+0x50c>)
 8003e14:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003e18:	4b1f      	ldr	r3, [pc, #124]	; (8003e98 <STM32446enable+0x4c8>)
 8003e1a:	4a31      	ldr	r2, [pc, #196]	; (8003ee0 <STM32446enable+0x510>)
 8003e1c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.func.WriteLHByte = STM32WriteLHByte;
 8003e20:	4b1d      	ldr	r3, [pc, #116]	; (8003e98 <STM32446enable+0x4c8>)
 8003e22:	4a30      	ldr	r2, [pc, #192]	; (8003ee4 <STM32446enable+0x514>)
 8003e24:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.func.SwapByte = STM32SwapByte;
 8003e28:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <STM32446enable+0x4c8>)
 8003e2a:	4a2f      	ldr	r2, [pc, #188]	; (8003ee8 <STM32446enable+0x518>)
 8003e2c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.func.setpins = STM32446GpioSetpins;
 8003e30:	4b19      	ldr	r3, [pc, #100]	; (8003e98 <STM32446enable+0x4c8>)
 8003e32:	4a2e      	ldr	r2, [pc, #184]	; (8003eec <STM32446enable+0x51c>)
 8003e34:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	ret.func.setpin = STM32446GpioSetpin;
 8003e38:	4b17      	ldr	r3, [pc, #92]	; (8003e98 <STM32446enable+0x4c8>)
 8003e3a:	4a2d      	ldr	r2, [pc, #180]	; (8003ef0 <STM32446enable+0x520>)
 8003e3c:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.func.set = STM32446GpioSet;
 8003e40:	4b15      	ldr	r3, [pc, #84]	; (8003e98 <STM32446enable+0x4c8>)
 8003e42:	4a2c      	ldr	r2, [pc, #176]	; (8003ef4 <STM32446enable+0x524>)
 8003e44:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.func.resetpins = STM32446GpioResetpins;
 8003e48:	4b13      	ldr	r3, [pc, #76]	; (8003e98 <STM32446enable+0x4c8>)
 8003e4a:	4a2b      	ldr	r2, [pc, #172]	; (8003ef8 <STM32446enable+0x528>)
 8003e4c:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ret.func.resetpin = STM32446GpioResetpin;
 8003e50:	4b11      	ldr	r3, [pc, #68]	; (8003e98 <STM32446enable+0x4c8>)
 8003e52:	4a2a      	ldr	r2, [pc, #168]	; (8003efc <STM32446enable+0x52c>)
 8003e54:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	ret.func.reset = STM32446GpioReset;
 8003e58:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <STM32446enable+0x4c8>)
 8003e5a:	4a29      	ldr	r2, [pc, #164]	; (8003f00 <STM32446enable+0x530>)
 8003e5c:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	ret.func.setupreg = STM32446Gpiosetupreg;
 8003e60:	4b0d      	ldr	r3, [pc, #52]	; (8003e98 <STM32446enable+0x4c8>)
 8003e62:	4a28      	ldr	r2, [pc, #160]	; (8003f04 <STM32446enable+0x534>)
 8003e64:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	ret.func.setup = STM32446GpioSetup;
 8003e68:	4b0b      	ldr	r3, [pc, #44]	; (8003e98 <STM32446enable+0x4c8>)
 8003e6a:	4a27      	ldr	r2, [pc, #156]	; (8003f08 <STM32446enable+0x538>)
 8003e6c:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	ret.func.test = template;
 8003e70:	4b09      	ldr	r3, [pc, #36]	; (8003e98 <STM32446enable+0x4c8>)
 8003e72:	4a26      	ldr	r2, [pc, #152]	; (8003f0c <STM32446enable+0x53c>)
 8003e74:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 8003e78:	f003 f8a0 	bl	8006fbc <SystickInic>
	/****************************************************************************/
	return ret;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a06      	ldr	r2, [pc, #24]	; (8003e98 <STM32446enable+0x4c8>)
 8003e80:	4618      	mov	r0, r3
 8003e82:	4611      	mov	r1, r2
 8003e84:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
 8003e88:	461a      	mov	r2, r3
 8003e8a:	f003 f9a1 	bl	80071d0 <memcpy>
}
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000604 	.word	0x20000604
 8003e9c:	080065ed 	.word	0x080065ed
 8003ea0:	08006649 	.word	0x08006649
 8003ea4:	08006681 	.word	0x08006681
 8003ea8:	40012300 	.word	0x40012300
 8003eac:	40011000 	.word	0x40011000
 8003eb0:	080066a9 	.word	0x080066a9
 8003eb4:	08006725 	.word	0x08006725
 8003eb8:	08006775 	.word	0x08006775
 8003ebc:	080067c9 	.word	0x080067c9
 8003ec0:	08006b3d 	.word	0x08006b3d
 8003ec4:	08003f11 	.word	0x08003f11
 8003ec8:	08006b65 	.word	0x08006b65
 8003ecc:	08006b99 	.word	0x08006b99
 8003ed0:	08006bdd 	.word	0x08006bdd
 8003ed4:	08006c89 	.word	0x08006c89
 8003ed8:	08006d35 	.word	0x08006d35
 8003edc:	08006d59 	.word	0x08006d59
 8003ee0:	08006d7d 	.word	0x08006d7d
 8003ee4:	08006db5 	.word	0x08006db5
 8003ee8:	08006ded 	.word	0x08006ded
 8003eec:	080046e5 	.word	0x080046e5
 8003ef0:	08004737 	.word	0x08004737
 8003ef4:	0800475b 	.word	0x0800475b
 8003ef8:	08004777 	.word	0x08004777
 8003efc:	080047cb 	.word	0x080047cb
 8003f00:	080047f1 	.word	0x080047f1
 8003f04:	08004811 	.word	0x08004811
 8003f08:	080048b1 	.word	0x080048b1
 8003f0c:	08006fad 	.word	0x08006fad

08003f10 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISIO parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 400, 2, 8, 4);
 8003f16:	2304      	movs	r3, #4
 8003f18:	9301      	str	r3, [sp, #4]
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	2302      	movs	r3, #2
 8003f20:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003f24:	2108      	movs	r1, #8
 8003f26:	2000      	movs	r0, #0
 8003f28:	f000 faac 	bl	8004484 <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(0); // Only enable when Division is configured correctly.
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	f000 fb5b 	bl	80045e8 <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(16, 1, 1, 0); // using PLL at 25Mhz [16 a must]
	STM32446Prescaler(1, 1, 1, 0);
 8003f32:	2300      	movs	r3, #0
 8003f34:	2201      	movs	r2, #1
 8003f36:	2101      	movs	r1, #1
 8003f38:	2001      	movs	r0, #1
 8003f3a:	f000 f953 	bl	80041e4 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 8003f3e:	2000      	movs	r0, #0
 8003f40:	f000 f80e 	bl	8003f60 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8003f44:	2000      	movs	r0, #0
 8003f46:	f000 f869 	bl	800401c <STM32446RccHSelect>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 8003f4e:	2002      	movs	r0, #2
 8003f50:	f000 f8a8 	bl	80040a4 <STM32446RccLEnable>
	return clkused;
 8003f54:	79fb      	ldrb	r3, [r7, #7]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003f68:	2301      	movs	r3, #1
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	e048      	b.n	8004004 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d117      	bne.n	8003fa8 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <STM32446RccHEnable+0x34>
 8003f7e:	4b26      	ldr	r3, [pc, #152]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	4b24      	ldr	r3, [pc, #144]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	f042 0201 	orr.w	r2, r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	e037      	b.n	8004004 <STM32446RccHEnable+0xa4>
 8003f94:	4b20      	ldr	r3, [pc, #128]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d030      	beq.n	8004004 <STM32446RccHEnable+0xa4>
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60bb      	str	r3, [r7, #8]
 8003fa6:	e02d      	b.n	8004004 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d117      	bne.n	8003fde <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <STM32446RccHEnable+0x6a>
 8003fb4:	4b18      	ldr	r3, [pc, #96]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	4b17      	ldr	r3, [pc, #92]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	e01c      	b.n	8004004 <STM32446RccHEnable+0xa4>
 8003fca:	4b13      	ldr	r3, [pc, #76]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d015      	beq.n	8004004 <STM32446RccHEnable+0xa4>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	e012      	b.n	8004004 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d10d      	bne.n	8004000 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d007      	beq.n	8003ffa <STM32446RccHEnable+0x9a>
 8003fea:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	4b09      	ldr	r3, [pc, #36]	; (8004018 <STM32446RccHEnable+0xb8>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003ff8:	601a      	str	r2, [r3, #0]
			hclock = 1;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	607b      	str	r3, [r7, #4]
 8003ffe:	e001      	b.n	8004004 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 8004000:	2300      	movs	r3, #0
 8004002:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1b3      	bne.n	8003f72 <STM32446RccHEnable+0x12>
	}
}
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	20000604 	.word	0x20000604

0800401c <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 8004026:	4b1e      	ldr	r3, [pc, #120]	; (80040a0 <STM32446RccHSelect+0x84>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	4b1c      	ldr	r3, [pc, #112]	; (80040a0 <STM32446RccHSelect+0x84>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f022 0203 	bic.w	r2, r2, #3
 8004034:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	2b03      	cmp	r3, #3
 800403a:	d018      	beq.n	800406e <STM32446RccHSelect+0x52>
 800403c:	2b03      	cmp	r3, #3
 800403e:	dc1f      	bgt.n	8004080 <STM32446RccHSelect+0x64>
 8004040:	2b01      	cmp	r3, #1
 8004042:	d002      	beq.n	800404a <STM32446RccHSelect+0x2e>
 8004044:	2b02      	cmp	r3, #2
 8004046:	d009      	beq.n	800405c <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8004048:	e01a      	b.n	8004080 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 800404a:	4b15      	ldr	r3, [pc, #84]	; (80040a0 <STM32446RccHSelect+0x84>)
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	4b13      	ldr	r3, [pc, #76]	; (80040a0 <STM32446RccHSelect+0x84>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f042 0201 	orr.w	r2, r2, #1
 8004058:	609a      	str	r2, [r3, #8]
			break;
 800405a:	e012      	b.n	8004082 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 800405c:	4b10      	ldr	r3, [pc, #64]	; (80040a0 <STM32446RccHSelect+0x84>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <STM32446RccHSelect+0x84>)
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	f042 0202 	orr.w	r2, r2, #2
 800406a:	609a      	str	r2, [r3, #8]
			break;
 800406c:	e009      	b.n	8004082 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 800406e:	4b0c      	ldr	r3, [pc, #48]	; (80040a0 <STM32446RccHSelect+0x84>)
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	689a      	ldr	r2, [r3, #8]
 8004074:	4b0a      	ldr	r3, [pc, #40]	; (80040a0 <STM32446RccHSelect+0x84>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f042 0203 	orr.w	r2, r2, #3
 800407c:	609a      	str	r2, [r3, #8]
			break;
 800407e:	e000      	b.n	8004082 <STM32446RccHSelect+0x66>
			break;
 8004080:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 8004082:	4b07      	ldr	r3, [pc, #28]	; (80040a0 <STM32446RccHSelect+0x84>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	089b      	lsrs	r3, r3, #2
 800408a:	b2db      	uxtb	r3, r3
 800408c:	f003 0303 	and.w	r3, r3, #3
 8004090:	b2db      	uxtb	r3, r3
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000604 	.word	0x20000604

080040a4 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 80040ac:	2301      	movs	r3, #1
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	2301      	movs	r3, #1
 80040b2:	60bb      	str	r3, [r7, #8]
 80040b4:	e048      	b.n	8004148 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d117      	bne.n	80040ec <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00a      	beq.n	80040d8 <STM32446RccLEnable+0x34>
 80040c2:	4b26      	ldr	r3, [pc, #152]	; (800415c <STM32446RccLEnable+0xb8>)
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80040c8:	4b24      	ldr	r3, [pc, #144]	; (800415c <STM32446RccLEnable+0xb8>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	675a      	str	r2, [r3, #116]	; 0x74
 80040d2:	2300      	movs	r3, #0
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	e037      	b.n	8004148 <STM32446RccLEnable+0xa4>
 80040d8:	4b20      	ldr	r3, [pc, #128]	; (800415c <STM32446RccLEnable+0xb8>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d030      	beq.n	8004148 <STM32446RccLEnable+0xa4>
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	e02d      	b.n	8004148 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d117      	bne.n	8004122 <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00a      	beq.n	800410e <STM32446RccLEnable+0x6a>
 80040f8:	4b18      	ldr	r3, [pc, #96]	; (800415c <STM32446RccLEnable+0xb8>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040fe:	4b17      	ldr	r3, [pc, #92]	; (800415c <STM32446RccLEnable+0xb8>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	671a      	str	r2, [r3, #112]	; 0x70
 8004108:	2300      	movs	r3, #0
 800410a:	60fb      	str	r3, [r7, #12]
 800410c:	e01c      	b.n	8004148 <STM32446RccLEnable+0xa4>
 800410e:	4b13      	ldr	r3, [pc, #76]	; (800415c <STM32446RccLEnable+0xb8>)
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d015      	beq.n	8004148 <STM32446RccLEnable+0xa4>
 800411c:	2300      	movs	r3, #0
 800411e:	60bb      	str	r3, [r7, #8]
 8004120:	e012      	b.n	8004148 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b04      	cmp	r3, #4
 8004126:	d10d      	bne.n	8004144 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <STM32446RccLEnable+0x9a>
 800412e:	4b0b      	ldr	r3, [pc, #44]	; (800415c <STM32446RccLEnable+0xb8>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004134:	4b09      	ldr	r3, [pc, #36]	; (800415c <STM32446RccLEnable+0xb8>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f042 0204 	orr.w	r2, r2, #4
 800413c:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 800413e:	2301      	movs	r3, #1
 8004140:	607b      	str	r3, [r7, #4]
 8004142:	e001      	b.n	8004148 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8004144:	2302      	movs	r3, #2
 8004146:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1b3      	bne.n	80040b6 <STM32446RccLEnable+0x12>
	}
}
 800414e:	bf00      	nop
 8004150:	bf00      	nop
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	20000604 	.word	0x20000604

08004160 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 800416a:	4b1d      	ldr	r3, [pc, #116]	; (80041e0 <STM32446RccLSelect+0x80>)
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004170:	4b1b      	ldr	r3, [pc, #108]	; (80041e0 <STM32446RccLSelect+0x80>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004178:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 800417a:	79fb      	ldrb	r3, [r7, #7]
 800417c:	2b03      	cmp	r3, #3
 800417e:	d017      	beq.n	80041b0 <STM32446RccLSelect+0x50>
 8004180:	2b03      	cmp	r3, #3
 8004182:	dc1e      	bgt.n	80041c2 <STM32446RccLSelect+0x62>
 8004184:	2b01      	cmp	r3, #1
 8004186:	d00a      	beq.n	800419e <STM32446RccLSelect+0x3e>
 8004188:	2b02      	cmp	r3, #2
 800418a:	d11a      	bne.n	80041c2 <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 800418c:	4b14      	ldr	r3, [pc, #80]	; (80041e0 <STM32446RccLSelect+0x80>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004192:	4b13      	ldr	r3, [pc, #76]	; (80041e0 <STM32446RccLSelect+0x80>)
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800419a:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800419c:	e01a      	b.n	80041d4 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800419e:	4b10      	ldr	r3, [pc, #64]	; (80041e0 <STM32446RccLSelect+0x80>)
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041a4:	4b0e      	ldr	r3, [pc, #56]	; (80041e0 <STM32446RccLSelect+0x80>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041ac:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80041ae:	e011      	b.n	80041d4 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 80041b0:	4b0b      	ldr	r3, [pc, #44]	; (80041e0 <STM32446RccLSelect+0x80>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041b6:	4b0a      	ldr	r3, [pc, #40]	; (80041e0 <STM32446RccLSelect+0x80>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80041be:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80041c0:	e008      	b.n	80041d4 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80041c2:	4b07      	ldr	r3, [pc, #28]	; (80041e0 <STM32446RccLSelect+0x80>)
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041c8:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <STM32446RccLSelect+0x80>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041d0:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80041d2:	bf00      	nop
	}
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	20000604 	.word	0x20000604

080041e4 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
 80041f0:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 80041f2:	4ba2      	ldr	r3, [pc, #648]	; (800447c <STM32446Prescaler+0x298>)
 80041f4:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 80041f6:	4ba2      	ldr	r3, [pc, #648]	; (8004480 <STM32446Prescaler+0x29c>)
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	6899      	ldr	r1, [r3, #8]
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	43da      	mvns	r2, r3
 8004200:	4b9f      	ldr	r3, [pc, #636]	; (8004480 <STM32446Prescaler+0x29c>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	400a      	ands	r2, r1
 8004206:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d90b      	bls.n	8004226 <STM32446Prescaler+0x42>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b1f      	cmp	r3, #31
 8004212:	d808      	bhi.n	8004226 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 8004214:	4b9a      	ldr	r3, [pc, #616]	; (8004480 <STM32446Prescaler+0x29c>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	6899      	ldr	r1, [r3, #8]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	041a      	lsls	r2, r3, #16
 800421e:	4b98      	ldr	r3, [pc, #608]	; (8004480 <STM32446Prescaler+0x29c>)
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	430a      	orrs	r2, r1
 8004224:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3b02      	subs	r3, #2
 800422a:	2b0e      	cmp	r3, #14
 800422c:	d844      	bhi.n	80042b8 <STM32446Prescaler+0xd4>
 800422e:	a201      	add	r2, pc, #4	; (adr r2, 8004234 <STM32446Prescaler+0x50>)
 8004230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004234:	08004271 	.word	0x08004271
 8004238:	080042b9 	.word	0x080042b9
 800423c:	08004283 	.word	0x08004283
 8004240:	080042b9 	.word	0x080042b9
 8004244:	080042b9 	.word	0x080042b9
 8004248:	080042b9 	.word	0x080042b9
 800424c:	08004295 	.word	0x08004295
 8004250:	080042b9 	.word	0x080042b9
 8004254:	080042b9 	.word	0x080042b9
 8004258:	080042b9 	.word	0x080042b9
 800425c:	080042b9 	.word	0x080042b9
 8004260:	080042b9 	.word	0x080042b9
 8004264:	080042b9 	.word	0x080042b9
 8004268:	080042b9 	.word	0x080042b9
 800426c:	080042a7 	.word	0x080042a7
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 8004270:	4b83      	ldr	r3, [pc, #524]	; (8004480 <STM32446Prescaler+0x29c>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	4b82      	ldr	r3, [pc, #520]	; (8004480 <STM32446Prescaler+0x29c>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800427e:	609a      	str	r2, [r3, #8]
			break;
 8004280:	e01b      	b.n	80042ba <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 8004282:	4b7f      	ldr	r3, [pc, #508]	; (8004480 <STM32446Prescaler+0x29c>)
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	4b7d      	ldr	r3, [pc, #500]	; (8004480 <STM32446Prescaler+0x29c>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 8004290:	609a      	str	r2, [r3, #8]
			break;
 8004292:	e012      	b.n	80042ba <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 8004294:	4b7a      	ldr	r3, [pc, #488]	; (8004480 <STM32446Prescaler+0x29c>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	689a      	ldr	r2, [r3, #8]
 800429a:	4b79      	ldr	r3, [pc, #484]	; (8004480 <STM32446Prescaler+0x29c>)
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80042a2:	609a      	str	r2, [r3, #8]
			break;
 80042a4:	e009      	b.n	80042ba <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 80042a6:	4b76      	ldr	r3, [pc, #472]	; (8004480 <STM32446Prescaler+0x29c>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	4b74      	ldr	r3, [pc, #464]	; (8004480 <STM32446Prescaler+0x29c>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80042b4:	609a      	str	r2, [r3, #8]
			break;
 80042b6:	e000      	b.n	80042ba <STM32446Prescaler+0xd6>
		default:
			break;
 80042b8:	bf00      	nop
	}

	switch(ppre1){ // 10
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	3b02      	subs	r3, #2
 80042be:	2b0e      	cmp	r3, #14
 80042c0:	d844      	bhi.n	800434c <STM32446Prescaler+0x168>
 80042c2:	a201      	add	r2, pc, #4	; (adr r2, 80042c8 <STM32446Prescaler+0xe4>)
 80042c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c8:	08004305 	.word	0x08004305
 80042cc:	0800434d 	.word	0x0800434d
 80042d0:	08004317 	.word	0x08004317
 80042d4:	0800434d 	.word	0x0800434d
 80042d8:	0800434d 	.word	0x0800434d
 80042dc:	0800434d 	.word	0x0800434d
 80042e0:	08004329 	.word	0x08004329
 80042e4:	0800434d 	.word	0x0800434d
 80042e8:	0800434d 	.word	0x0800434d
 80042ec:	0800434d 	.word	0x0800434d
 80042f0:	0800434d 	.word	0x0800434d
 80042f4:	0800434d 	.word	0x0800434d
 80042f8:	0800434d 	.word	0x0800434d
 80042fc:	0800434d 	.word	0x0800434d
 8004300:	0800433b 	.word	0x0800433b
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8004304:	4b5e      	ldr	r3, [pc, #376]	; (8004480 <STM32446Prescaler+0x29c>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	4b5d      	ldr	r3, [pc, #372]	; (8004480 <STM32446Prescaler+0x29c>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004312:	609a      	str	r2, [r3, #8]
		break;
 8004314:	e01b      	b.n	800434e <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 8004316:	4b5a      	ldr	r3, [pc, #360]	; (8004480 <STM32446Prescaler+0x29c>)
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	4b58      	ldr	r3, [pc, #352]	; (8004480 <STM32446Prescaler+0x29c>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8004324:	609a      	str	r2, [r3, #8]
		break;
 8004326:	e012      	b.n	800434e <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 8004328:	4b55      	ldr	r3, [pc, #340]	; (8004480 <STM32446Prescaler+0x29c>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	689a      	ldr	r2, [r3, #8]
 800432e:	4b54      	ldr	r3, [pc, #336]	; (8004480 <STM32446Prescaler+0x29c>)
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 8004336:	609a      	str	r2, [r3, #8]
		break;
 8004338:	e009      	b.n	800434e <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 800433a:	4b51      	ldr	r3, [pc, #324]	; (8004480 <STM32446Prescaler+0x29c>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	689a      	ldr	r2, [r3, #8]
 8004340:	4b4f      	ldr	r3, [pc, #316]	; (8004480 <STM32446Prescaler+0x29c>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004348:	609a      	str	r2, [r3, #8]
		break;
 800434a:	e000      	b.n	800434e <STM32446Prescaler+0x16a>
	default:
		break;
 800434c:	bf00      	nop
	}

	switch(ahbpre){ // 4
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004354:	f000 8081 	beq.w	800445a <STM32446Prescaler+0x276>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800435e:	f200 8085 	bhi.w	800446c <STM32446Prescaler+0x288>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004368:	d06e      	beq.n	8004448 <STM32446Prescaler+0x264>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004370:	d87c      	bhi.n	800446c <STM32446Prescaler+0x288>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2b80      	cmp	r3, #128	; 0x80
 8004376:	d05e      	beq.n	8004436 <STM32446Prescaler+0x252>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2b80      	cmp	r3, #128	; 0x80
 800437c:	d876      	bhi.n	800446c <STM32446Prescaler+0x288>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2b10      	cmp	r3, #16
 8004382:	d827      	bhi.n	80043d4 <STM32446Prescaler+0x1f0>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b02      	cmp	r3, #2
 8004388:	d370      	bcc.n	800446c <STM32446Prescaler+0x288>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	3b02      	subs	r3, #2
 800438e:	2b0e      	cmp	r3, #14
 8004390:	d86c      	bhi.n	800446c <STM32446Prescaler+0x288>
 8004392:	a201      	add	r2, pc, #4	; (adr r2, 8004398 <STM32446Prescaler+0x1b4>)
 8004394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004398:	080043dd 	.word	0x080043dd
 800439c:	0800446d 	.word	0x0800446d
 80043a0:	080043ef 	.word	0x080043ef
 80043a4:	0800446d 	.word	0x0800446d
 80043a8:	0800446d 	.word	0x0800446d
 80043ac:	0800446d 	.word	0x0800446d
 80043b0:	08004401 	.word	0x08004401
 80043b4:	0800446d 	.word	0x0800446d
 80043b8:	0800446d 	.word	0x0800446d
 80043bc:	0800446d 	.word	0x0800446d
 80043c0:	0800446d 	.word	0x0800446d
 80043c4:	0800446d 	.word	0x0800446d
 80043c8:	0800446d 	.word	0x0800446d
 80043cc:	0800446d 	.word	0x0800446d
 80043d0:	08004413 	.word	0x08004413
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b40      	cmp	r3, #64	; 0x40
 80043d8:	d024      	beq.n	8004424 <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 80043da:	e047      	b.n	800446c <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 80043dc:	4b28      	ldr	r3, [pc, #160]	; (8004480 <STM32446Prescaler+0x29c>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	4b27      	ldr	r3, [pc, #156]	; (8004480 <STM32446Prescaler+0x29c>)
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80043ea:	609a      	str	r2, [r3, #8]
		break;
 80043ec:	e03f      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 80043ee:	4b24      	ldr	r3, [pc, #144]	; (8004480 <STM32446Prescaler+0x29c>)
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	4b22      	ldr	r3, [pc, #136]	; (8004480 <STM32446Prescaler+0x29c>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 80043fc:	609a      	str	r2, [r3, #8]
		break;
 80043fe:	e036      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 8004400:	4b1f      	ldr	r3, [pc, #124]	; (8004480 <STM32446Prescaler+0x29c>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	4b1e      	ldr	r3, [pc, #120]	; (8004480 <STM32446Prescaler+0x29c>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800440e:	609a      	str	r2, [r3, #8]
		break;
 8004410:	e02d      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 8004412:	4b1b      	ldr	r3, [pc, #108]	; (8004480 <STM32446Prescaler+0x29c>)
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	4b19      	ldr	r3, [pc, #100]	; (8004480 <STM32446Prescaler+0x29c>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8004420:	609a      	str	r2, [r3, #8]
		break;
 8004422:	e024      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 8004424:	4b16      	ldr	r3, [pc, #88]	; (8004480 <STM32446Prescaler+0x29c>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	4b15      	ldr	r3, [pc, #84]	; (8004480 <STM32446Prescaler+0x29c>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8004432:	609a      	str	r2, [r3, #8]
		break;
 8004434:	e01b      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 8004436:	4b12      	ldr	r3, [pc, #72]	; (8004480 <STM32446Prescaler+0x29c>)
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	4b10      	ldr	r3, [pc, #64]	; (8004480 <STM32446Prescaler+0x29c>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8004444:	609a      	str	r2, [r3, #8]
		break;
 8004446:	e012      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 8004448:	4b0d      	ldr	r3, [pc, #52]	; (8004480 <STM32446Prescaler+0x29c>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	689a      	ldr	r2, [r3, #8]
 800444e:	4b0c      	ldr	r3, [pc, #48]	; (8004480 <STM32446Prescaler+0x29c>)
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004456:	609a      	str	r2, [r3, #8]
		break;
 8004458:	e009      	b.n	800446e <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 800445a:	4b09      	ldr	r3, [pc, #36]	; (8004480 <STM32446Prescaler+0x29c>)
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	4b07      	ldr	r3, [pc, #28]	; (8004480 <STM32446Prescaler+0x29c>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004468:	609a      	str	r2, [r3, #8]
		break;
 800446a:	e000      	b.n	800446e <STM32446Prescaler+0x28a>
		break;
 800446c:	bf00      	nop
	}
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	001ffcf0 	.word	0x001ffcf0
 8004480:	20000604 	.word	0x20000604

08004484 <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 8004492:	4b52      	ldr	r3, [pc, #328]	; (80045dc <STM32446PLLDivision+0x158>)
 8004494:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 8004496:	4b52      	ldr	r3, [pc, #328]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	6859      	ldr	r1, [r3, #4]
 800449c:	4b50      	ldr	r3, [pc, #320]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	605a      	str	r2, [r3, #4]

	if(pllr > 1 && pllr < 8) // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d90d      	bls.n	80044c8 <STM32446PLLDivision+0x44>
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	2b07      	cmp	r3, #7
 80044b0:	d80a      	bhi.n	80044c8 <STM32446PLLDivision+0x44>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 80044b2:	4b4b      	ldr	r3, [pc, #300]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	6859      	ldr	r1, [r3, #4]
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	071b      	lsls	r3, r3, #28
 80044bc:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 80044c0:	4b47      	ldr	r3, [pc, #284]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	400a      	ands	r2, r1
 80044c6:	605a      	str	r2, [r3, #4]

	if(pllq > 1 && pllq < 16) // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d90d      	bls.n	80044ea <STM32446PLLDivision+0x66>
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	2b0f      	cmp	r3, #15
 80044d2:	d80a      	bhi.n	80044ea <STM32446PLLDivision+0x66>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 80044d4:	4b42      	ldr	r3, [pc, #264]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	6859      	ldr	r1, [r3, #4]
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	061b      	lsls	r3, r3, #24
 80044de:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 80044e2:	4b3f      	ldr	r3, [pc, #252]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	400a      	ands	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]

	if(pllsrc == 1) // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d10b      	bne.n	8004508 <STM32446PLLDivision+0x84>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 80044f0:	4b3b      	ldr	r3, [pc, #236]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	6859      	ldr	r1, [r3, #4]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	059b      	lsls	r3, r3, #22
 80044fa:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 80044fe:	4b38      	ldr	r3, [pc, #224]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	400a      	ands	r2, r1
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	e007      	b.n	8004518 <STM32446PLLDivision+0x94>
	else
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 8004508:	4b35      	ldr	r3, [pc, #212]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	4b34      	ldr	r3, [pc, #208]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8004516:	605a      	str	r2, [r3, #4]

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	3b02      	subs	r3, #2
 800451c:	2b06      	cmp	r3, #6
 800451e:	d833      	bhi.n	8004588 <STM32446PLLDivision+0x104>
 8004520:	a201      	add	r2, pc, #4	; (adr r2, 8004528 <STM32446PLLDivision+0xa4>)
 8004522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004526:	bf00      	nop
 8004528:	08004545 	.word	0x08004545
 800452c:	08004589 	.word	0x08004589
 8004530:	08004557 	.word	0x08004557
 8004534:	08004589 	.word	0x08004589
 8004538:	08004569 	.word	0x08004569
 800453c:	08004589 	.word	0x08004589
 8004540:	0800457b 	.word	0x0800457b
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 8004544:	4b26      	ldr	r3, [pc, #152]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	4b25      	ldr	r3, [pc, #148]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004552:	605a      	str	r2, [r3, #4]
			break;
 8004554:	e019      	b.n	800458a <STM32446PLLDivision+0x106>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 8004556:	4b22      	ldr	r3, [pc, #136]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	4b20      	ldr	r3, [pc, #128]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004564:	605a      	str	r2, [r3, #4]
			break;
 8004566:	e010      	b.n	800458a <STM32446PLLDivision+0x106>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 8004568:	4b1d      	ldr	r3, [pc, #116]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	4b1c      	ldr	r3, [pc, #112]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004576:	605a      	str	r2, [r3, #4]
			break;
 8004578:	e007      	b.n	800458a <STM32446PLLDivision+0x106>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 800457a:	4b19      	ldr	r3, [pc, #100]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800457c:	68da      	ldr	r2, [r3, #12]
 800457e:	4b18      	ldr	r3, [pc, #96]	; (80045e0 <STM32446PLLDivision+0x15c>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	6852      	ldr	r2, [r2, #4]
 8004584:	605a      	str	r2, [r3, #4]
			break;
 8004586:	e000      	b.n	800458a <STM32446PLLDivision+0x106>
		default:
			break;
 8004588:	bf00      	nop
	}

	if(plln > 49 && plln < 433) // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b31      	cmp	r3, #49	; 0x31
 800458e:	d90e      	bls.n	80045ae <STM32446PLLDivision+0x12a>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004596:	d80a      	bhi.n	80045ae <STM32446PLLDivision+0x12a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 8004598:	4b11      	ldr	r3, [pc, #68]	; (80045e0 <STM32446PLLDivision+0x15c>)
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	6859      	ldr	r1, [r3, #4]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	019a      	lsls	r2, r3, #6
 80045a2:	4b10      	ldr	r3, [pc, #64]	; (80045e4 <STM32446PLLDivision+0x160>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	4a0e      	ldr	r2, [pc, #56]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80045a8:	68d2      	ldr	r2, [r2, #12]
 80045aa:	400b      	ands	r3, r1
 80045ac:	6053      	str	r3, [r2, #4]

	if(pllm > 1 && pllm < 64) // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d90c      	bls.n	80045ce <STM32446PLLDivision+0x14a>
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	2b3f      	cmp	r3, #63	; 0x3f
 80045b8:	d809      	bhi.n	80045ce <STM32446PLLDivision+0x14a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 80045ba:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	6859      	ldr	r1, [r3, #4]
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f063 023f 	orn	r2, r3, #63	; 0x3f
 80045c6:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <STM32446PLLDivision+0x15c>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	400a      	ands	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
}
 80045ce:	bf00      	nop
 80045d0:	371c      	adds	r7, #28
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	7f437fff 	.word	0x7f437fff
 80045e0:	20000604 	.word	0x20000604
 80045e4:	ffff803f 	.word	0xffff803f

080045e8 <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	4603      	mov	r3, r0
 80045f0:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d010      	beq.n	800461a <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 80045f8:	4b0f      	ldr	r3, [pc, #60]	; (8004638 <STM32446RccPLLCLKEnable+0x50>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	4b0e      	ldr	r3, [pc, #56]	; (8004638 <STM32446RccPLLCLKEnable+0x50>)
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004606:	601a      	str	r2, [r3, #0]
 8004608:	bf00      	nop
 800460a:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <STM32446RccPLLCLKEnable+0x50>)
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d0f8      	beq.n	800460a <STM32446RccPLLCLKEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
}
 8004618:	e007      	b.n	800462a <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 800461a:	4b07      	ldr	r3, [pc, #28]	; (8004638 <STM32446RccPLLCLKEnable+0x50>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	4b05      	ldr	r3, [pc, #20]	; (8004638 <STM32446RccPLLCLKEnable+0x50>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004628:	601a      	str	r2, [r3, #0]
}
 800462a:	bf00      	nop
 800462c:	370c      	adds	r7, #12
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	20000604 	.word	0x20000604

0800463c <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d010      	beq.n	800466e <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 800464c:	4b0f      	ldr	r3, [pc, #60]	; (800468c <STM32446RccPLLI2SEnable+0x50>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	4b0e      	ldr	r3, [pc, #56]	; (800468c <STM32446RccPLLI2SEnable+0x50>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800465a:	601a      	str	r2, [r3, #0]
 800465c:	bf00      	nop
 800465e:	4b0b      	ldr	r3, [pc, #44]	; (800468c <STM32446RccPLLI2SEnable+0x50>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0f8      	beq.n	800465e <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 800466c:	e007      	b.n	800467e <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 800466e:	4b07      	ldr	r3, [pc, #28]	; (800468c <STM32446RccPLLI2SEnable+0x50>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <STM32446RccPLLI2SEnable+0x50>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800467c:	601a      	str	r2, [r3, #0]
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	20000604 	.word	0x20000604

08004690 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d010      	beq.n	80046c2 <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 80046a0:	4b0f      	ldr	r3, [pc, #60]	; (80046e0 <STM32446RccPLLSAIEnable+0x50>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	4b0e      	ldr	r3, [pc, #56]	; (80046e0 <STM32446RccPLLSAIEnable+0x50>)
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	bf00      	nop
 80046b2:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <STM32446RccPLLSAIEnable+0x50>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d0f8      	beq.n	80046b2 <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 80046c0:	e007      	b.n	80046d2 <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 80046c2:	4b07      	ldr	r3, [pc, #28]	; (80046e0 <STM32446RccPLLSAIEnable+0x50>)
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	4b05      	ldr	r3, [pc, #20]	; (80046e0 <STM32446RccPLLSAIEnable+0x50>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80046d0:	601a      	str	r2, [r3, #0]
}
 80046d2:	bf00      	nop
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	20000604 	.word	0x20000604

080046e4 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 80046e4:	b40e      	push	{r1, r2, r3}
 80046e6:	b480      	push	{r7}
 80046e8:	b084      	sub	sp, #16
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	dd19      	ble.n	8004728 <STM32446GpioSetpins+0x44>
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2b20      	cmp	r3, #32
 80046f8:	dc16      	bgt.n	8004728 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 80046fa:	f107 0318 	add.w	r3, r7, #24
 80046fe:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004700:	2300      	movs	r3, #0
 8004702:	73fb      	strb	r3, [r7, #15]
 8004704:	e00c      	b.n	8004720 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	1d1a      	adds	r2, r3, #4
 800470a:	60ba      	str	r2, [r7, #8]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2201      	movs	r2, #1
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	461a      	mov	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 800471a:	7bfb      	ldrb	r3, [r7, #15]
 800471c:	3301      	adds	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	429a      	cmp	r2, r3
 8004726:	dcee      	bgt.n	8004706 <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8004728:	bf00      	nop
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	b003      	add	sp, #12
 8004734:	4770      	bx	lr

08004736 <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8004736:	b480      	push	{r7}
 8004738:	b083      	sub	sp, #12
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
 800473e:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8004740:	2201      	movs	r2, #1
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	461a      	mov	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	619a      	str	r2, [r3, #24]
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	619a      	str	r2, [r3, #24]
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 8004776:	b40e      	push	{r1, r2, r3}
 8004778:	b480      	push	{r7}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2b00      	cmp	r3, #0
 8004784:	dd1a      	ble.n	80047bc <STM32446GpioResetpins+0x46>
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b20      	cmp	r3, #32
 800478a:	dc17      	bgt.n	80047bc <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 800478c:	f107 0318 	add.w	r3, r7, #24
 8004790:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004792:	2300      	movs	r3, #0
 8004794:	73fb      	strb	r3, [r7, #15]
 8004796:	e00d      	b.n	80047b4 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	1d1a      	adds	r2, r3, #4
 800479c:	60ba      	str	r2, [r7, #8]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2201      	movs	r2, #1
 80047a2:	fa02 f303 	lsl.w	r3, r2, r3
 80047a6:	041b      	lsls	r3, r3, #16
 80047a8:	461a      	mov	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 80047ae:	7bfb      	ldrb	r3, [r7, #15]
 80047b0:	3301      	adds	r3, #1
 80047b2:	73fb      	strb	r3, [r7, #15]
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	dced      	bgt.n	8004798 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	b003      	add	sp, #12
 80047c8:	4770      	bx	lr

080047ca <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 80047ca:	b480      	push	{r7}
 80047cc:	b083      	sub	sp, #12
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
 80047d2:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 80047d4:	2201      	movs	r2, #1
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	041b      	lsls	r3, r3, #16
 80047de:	461a      	mov	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	619a      	str	r2, [r3, #24]
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	041b      	lsls	r3, r3, #16
 80047fe:	461a      	mov	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	619a      	str	r2, [r3, #24]
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
 800481c:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 800481e:	68b8      	ldr	r0, [r7, #8]
 8004820:	f7fb fe90 	bl	8000544 <__aeabi_ui2d>
 8004824:	4602      	mov	r2, r0
 8004826:	460b      	mov	r3, r1
 8004828:	ec43 2b11 	vmov	d1, r2, r3
 800482c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80048a0 <STM32446Gpiosetupreg+0x90>
 8004830:	f003 fa18 	bl	8007c64 <pow>
 8004834:	ec51 0b10 	vmov	r0, r1, d0
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	4b1a      	ldr	r3, [pc, #104]	; (80048a8 <STM32446Gpiosetupreg+0x98>)
 800483e:	f7fb fd43 	bl	80002c8 <__aeabi_dsub>
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	4610      	mov	r0, r2
 8004848:	4619      	mov	r1, r3
 800484a:	f7fc f9cd 	bl	8000be8 <__aeabi_d2uiz>
 800484e:	4603      	mov	r3, r0
 8004850:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	4013      	ands	r3, r2
 8004858:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	68b9      	ldr	r1, [r7, #8]
 8004862:	fb01 f303 	mul.w	r3, r1, r3
 8004866:	6979      	ldr	r1, [r7, #20]
 8004868:	fa01 f303 	lsl.w	r3, r1, r3
 800486c:	43db      	mvns	r3, r3
 800486e:	401a      	ands	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	68b9      	ldr	r1, [r7, #8]
 800487c:	fb01 f303 	mul.w	r3, r1, r3
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	fa01 f303 	lsl.w	r3, r1, r3
 8004886:	431a      	orrs	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	601a      	str	r2, [r3, #0]
}
 8004894:	bf00      	nop
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	f3af 8000 	nop.w
 80048a0:	00000000 	.word	0x00000000
 80048a4:	40000000 	.word	0x40000000
 80048a8:	3ff00000 	.word	0x3ff00000
 80048ac:	00000000 	.word	0x00000000

080048b0 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 80048be:	2320      	movs	r3, #32
 80048c0:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 80048c2:	68b8      	ldr	r0, [r7, #8]
 80048c4:	f7fb fe3e 	bl	8000544 <__aeabi_ui2d>
 80048c8:	4602      	mov	r2, r0
 80048ca:	460b      	mov	r3, r1
 80048cc:	ec43 2b11 	vmov	d1, r2, r3
 80048d0:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8004988 <STM32446GpioSetup+0xd8>
 80048d4:	f003 f9c6 	bl	8007c64 <pow>
 80048d8:	ec51 0b10 	vmov	r0, r1, d0
 80048dc:	f04f 0200 	mov.w	r2, #0
 80048e0:	4b2b      	ldr	r3, [pc, #172]	; (8004990 <STM32446GpioSetup+0xe0>)
 80048e2:	f7fb fcf1 	bl	80002c8 <__aeabi_dsub>
 80048e6:	4602      	mov	r2, r0
 80048e8:	460b      	mov	r3, r1
 80048ea:	4610      	mov	r0, r2
 80048ec:	4619      	mov	r1, r3
 80048ee:	f7fc f97b 	bl	8000be8 <__aeabi_d2uiz>
 80048f2:	4603      	mov	r3, r0
 80048f4:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	fb03 f202 	mul.w	r2, r3, r2
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	fbb2 f3f3 	udiv	r3, r2, r3
 8004904:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	4013      	ands	r3, r2
 800490c:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4413      	add	r3, r2
 8004916:	6819      	ldr	r1, [r3, #0]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	fb03 f202 	mul.w	r2, r3, r2
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	69f8      	ldr	r0, [r7, #28]
 8004924:	fb00 f303 	mul.w	r3, r0, r3
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	43da      	mvns	r2, r3
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	4403      	add	r3, r0
 800493a:	400a      	ands	r2, r1
 800493c:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4413      	add	r3, r2
 8004946:	6819      	ldr	r1, [r3, #0]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	fb03 f202 	mul.w	r2, r3, r2
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	69f8      	ldr	r0, [r7, #28]
 8004954:	fb00 f303 	mul.w	r3, r0, r3
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	409a      	lsls	r2, r3
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	4403      	add	r3, r0
 8004966:	430a      	orrs	r2, r1
 8004968:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	441a      	add	r2, r3
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	68f9      	ldr	r1, [r7, #12]
 8004978:	440b      	add	r3, r1
 800497a:	6812      	ldr	r2, [r2, #0]
 800497c:	601a      	str	r2, [r3, #0]
}
 800497e:	bf00      	nop
 8004980:	3720      	adds	r7, #32
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	00000000 	.word	0x00000000
 800498c:	40000000 	.word	0x40000000
 8004990:	3ff00000 	.word	0x3ff00000
 8004994:	00000000 	.word	0x00000000

08004998 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80049a2:	2302      	movs	r3, #2
 80049a4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f7fb fdcc 	bl	8000544 <__aeabi_ui2d>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	ec43 2b11 	vmov	d1, r2, r3
 80049b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004a30 <STM32446GpioAmoder+0x98>
 80049b8:	f003 f954 	bl	8007c64 <pow>
 80049bc:	ec51 0b10 	vmov	r0, r1, d0
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	4b1c      	ldr	r3, [pc, #112]	; (8004a38 <STM32446GpioAmoder+0xa0>)
 80049c6:	f7fb fc7f 	bl	80002c8 <__aeabi_dsub>
 80049ca:	4602      	mov	r2, r0
 80049cc:	460b      	mov	r3, r1
 80049ce:	4610      	mov	r0, r2
 80049d0:	4619      	mov	r1, r3
 80049d2:	f7fc f909 	bl	8000be8 <__aeabi_d2uiz>
 80049d6:	4603      	mov	r3, r0
 80049d8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	4013      	ands	r3, r2
 80049e0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 80049e2:	4b16      	ldr	r3, [pc, #88]	; (8004a3c <STM32446GpioAmoder+0xa4>)
 80049e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049e6:	6819      	ldr	r1, [r3, #0]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	fb02 f303 	mul.w	r3, r2, r3
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	43da      	mvns	r2, r3
 80049f8:	4b10      	ldr	r3, [pc, #64]	; (8004a3c <STM32446GpioAmoder+0xa4>)
 80049fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049fc:	400a      	ands	r2, r1
 80049fe:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8004a00:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <STM32446GpioAmoder+0xa4>)
 8004a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a04:	6819      	ldr	r1, [r3, #0]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	fb02 f303 	mul.w	r3, r2, r3
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	409a      	lsls	r2, r3
 8004a12:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <STM32446GpioAmoder+0xa4>)
 8004a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a16:	430a      	orrs	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 8004a1a:	4b08      	ldr	r3, [pc, #32]	; (8004a3c <STM32446GpioAmoder+0xa4>)
 8004a1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a1e:	4b07      	ldr	r3, [pc, #28]	; (8004a3c <STM32446GpioAmoder+0xa4>)
 8004a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	601a      	str	r2, [r3, #0]
}
 8004a26:	bf00      	nop
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	00000000 	.word	0x00000000
 8004a34:	40000000 	.word	0x40000000
 8004a38:	3ff00000 	.word	0x3ff00000
 8004a3c:	20000604 	.word	0x20000604

08004a40 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f7fb fd78 	bl	8000544 <__aeabi_ui2d>
 8004a54:	4602      	mov	r2, r0
 8004a56:	460b      	mov	r3, r1
 8004a58:	ec43 2b11 	vmov	d1, r2, r3
 8004a5c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004ad8 <STM32446GpioAospeedr+0x98>
 8004a60:	f003 f900 	bl	8007c64 <pow>
 8004a64:	ec51 0b10 	vmov	r0, r1, d0
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	4b1c      	ldr	r3, [pc, #112]	; (8004ae0 <STM32446GpioAospeedr+0xa0>)
 8004a6e:	f7fb fc2b 	bl	80002c8 <__aeabi_dsub>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4610      	mov	r0, r2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	f7fc f8b5 	bl	8000be8 <__aeabi_d2uiz>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	4013      	ands	r3, r2
 8004a88:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004a8a:	4b16      	ldr	r3, [pc, #88]	; (8004ae4 <STM32446GpioAospeedr+0xa4>)
 8004a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a8e:	6899      	ldr	r1, [r3, #8]
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	fb02 f303 	mul.w	r3, r2, r3
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	43da      	mvns	r2, r3
 8004aa0:	4b10      	ldr	r3, [pc, #64]	; (8004ae4 <STM32446GpioAospeedr+0xa4>)
 8004aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa4:	400a      	ands	r2, r1
 8004aa6:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004aa8:	4b0e      	ldr	r3, [pc, #56]	; (8004ae4 <STM32446GpioAospeedr+0xa4>)
 8004aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aac:	6899      	ldr	r1, [r3, #8]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	fb02 f303 	mul.w	r3, r2, r3
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	4b0a      	ldr	r3, [pc, #40]	; (8004ae4 <STM32446GpioAospeedr+0xa4>)
 8004abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8004ac2:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <STM32446GpioAospeedr+0xa4>)
 8004ac4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ac6:	4b07      	ldr	r3, [pc, #28]	; (8004ae4 <STM32446GpioAospeedr+0xa4>)
 8004ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aca:	6892      	ldr	r2, [r2, #8]
 8004acc:	609a      	str	r2, [r3, #8]
}
 8004ace:	bf00      	nop
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	00000000 	.word	0x00000000
 8004adc:	40000000 	.word	0x40000000
 8004ae0:	3ff00000 	.word	0x3ff00000
 8004ae4:	20000604 	.word	0x20000604

08004ae8 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004af2:	2302      	movs	r3, #2
 8004af4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004af6:	68f8      	ldr	r0, [r7, #12]
 8004af8:	f7fb fd24 	bl	8000544 <__aeabi_ui2d>
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	ec43 2b11 	vmov	d1, r2, r3
 8004b04:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004b80 <STM32446GpioApupdr+0x98>
 8004b08:	f003 f8ac 	bl	8007c64 <pow>
 8004b0c:	ec51 0b10 	vmov	r0, r1, d0
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	4b1c      	ldr	r3, [pc, #112]	; (8004b88 <STM32446GpioApupdr+0xa0>)
 8004b16:	f7fb fbd7 	bl	80002c8 <__aeabi_dsub>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4610      	mov	r0, r2
 8004b20:	4619      	mov	r1, r3
 8004b22:	f7fc f861 	bl	8000be8 <__aeabi_d2uiz>
 8004b26:	4603      	mov	r3, r0
 8004b28:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004b32:	4b16      	ldr	r3, [pc, #88]	; (8004b8c <STM32446GpioApupdr+0xa4>)
 8004b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b36:	68d9      	ldr	r1, [r3, #12]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	43da      	mvns	r2, r3
 8004b48:	4b10      	ldr	r3, [pc, #64]	; (8004b8c <STM32446GpioApupdr+0xa4>)
 8004b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b4c:	400a      	ands	r2, r1
 8004b4e:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004b50:	4b0e      	ldr	r3, [pc, #56]	; (8004b8c <STM32446GpioApupdr+0xa4>)
 8004b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b54:	68d9      	ldr	r1, [r3, #12]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	fb02 f303 	mul.w	r3, r2, r3
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	409a      	lsls	r2, r3
 8004b62:	4b0a      	ldr	r3, [pc, #40]	; (8004b8c <STM32446GpioApupdr+0xa4>)
 8004b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b66:	430a      	orrs	r2, r1
 8004b68:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 8004b6a:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <STM32446GpioApupdr+0xa4>)
 8004b6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b6e:	4b07      	ldr	r3, [pc, #28]	; (8004b8c <STM32446GpioApupdr+0xa4>)
 8004b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b72:	68d2      	ldr	r2, [r2, #12]
 8004b74:	60da      	str	r2, [r3, #12]
}
 8004b76:	bf00      	nop
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	00000000 	.word	0x00000000
 8004b84:	40000000 	.word	0x40000000
 8004b88:	3ff00000 	.word	0x3ff00000
 8004b8c:	20000604 	.word	0x20000604

08004b90 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004b98:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <STM32446GpioAreset+0x20>)
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	0412      	lsls	r2, r2, #16
 8004ba0:	619a      	str	r2, [r3, #24]
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	20000604 	.word	0x20000604

08004bb4 <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8004bbc:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <STM32446GpioAset+0x1c>)
 8004bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	619a      	str	r2, [r3, #24]
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	20000604 	.word	0x20000604
 8004bd4:	00000000 	.word	0x00000000

08004bd8 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004be2:	2304      	movs	r3, #4
 8004be4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004be6:	2320      	movs	r3, #32
 8004be8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004bea:	6978      	ldr	r0, [r7, #20]
 8004bec:	f7fb fcaa 	bl	8000544 <__aeabi_ui2d>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	ec43 2b11 	vmov	d1, r2, r3
 8004bf8:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004cc0 <STM32446GpioAafr+0xe8>
 8004bfc:	f003 f832 	bl	8007c64 <pow>
 8004c00:	ec51 0b10 	vmov	r0, r1, d0
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	4b2f      	ldr	r3, [pc, #188]	; (8004cc8 <STM32446GpioAafr+0xf0>)
 8004c0a:	f7fb fb5d 	bl	80002c8 <__aeabi_dsub>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	4610      	mov	r0, r2
 8004c14:	4619      	mov	r1, r3
 8004c16:	f7fb ffe7 	bl	8000be8 <__aeabi_d2uiz>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	fb03 f202 	mul.w	r2, r3, r2
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4013      	ands	r3, r2
 8004c34:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d83d      	bhi.n	8004cb8 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004c3c:	4b23      	ldr	r3, [pc, #140]	; (8004ccc <STM32446GpioAafr+0xf4>)
 8004c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	3208      	adds	r2, #8
 8004c44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	fb03 f202 	mul.w	r2, r3, r2
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	6938      	ldr	r0, [r7, #16]
 8004c54:	fb00 f303 	mul.w	r3, r0, r3
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	43da      	mvns	r2, r3
 8004c62:	4b1a      	ldr	r3, [pc, #104]	; (8004ccc <STM32446GpioAafr+0xf4>)
 8004c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c66:	4011      	ands	r1, r2
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	3208      	adds	r2, #8
 8004c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004c70:	4b16      	ldr	r3, [pc, #88]	; (8004ccc <STM32446GpioAafr+0xf4>)
 8004c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	3208      	adds	r2, #8
 8004c78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	fb03 f202 	mul.w	r2, r3, r2
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	6938      	ldr	r0, [r7, #16]
 8004c88:	fb00 f303 	mul.w	r3, r0, r3
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	409a      	lsls	r2, r3
 8004c92:	4b0e      	ldr	r3, [pc, #56]	; (8004ccc <STM32446GpioAafr+0xf4>)
 8004c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c96:	4311      	orrs	r1, r2
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	3208      	adds	r2, #8
 8004c9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 8004ca0:	4b0a      	ldr	r3, [pc, #40]	; (8004ccc <STM32446GpioAafr+0xf4>)
 8004ca2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ca4:	4b09      	ldr	r3, [pc, #36]	; (8004ccc <STM32446GpioAafr+0xf4>)
 8004ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca8:	68b9      	ldr	r1, [r7, #8]
 8004caa:	3108      	adds	r1, #8
 8004cac:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	3208      	adds	r2, #8
 8004cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004cb8:	bf00      	nop
 8004cba:	3718      	adds	r7, #24
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	00000000 	.word	0x00000000
 8004cc4:	40000000 	.word	0x40000000
 8004cc8:	3ff00000 	.word	0x3ff00000
 8004ccc:	20000604 	.word	0x20000604

08004cd0 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004cda:	2302      	movs	r3, #2
 8004cdc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7fb fc30 	bl	8000544 <__aeabi_ui2d>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	460b      	mov	r3, r1
 8004ce8:	ec43 2b11 	vmov	d1, r2, r3
 8004cec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004d68 <STM32446GpioBmoder+0x98>
 8004cf0:	f002 ffb8 	bl	8007c64 <pow>
 8004cf4:	ec51 0b10 	vmov	r0, r1, d0
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	4b1c      	ldr	r3, [pc, #112]	; (8004d70 <STM32446GpioBmoder+0xa0>)
 8004cfe:	f7fb fae3 	bl	80002c8 <__aeabi_dsub>
 8004d02:	4602      	mov	r2, r0
 8004d04:	460b      	mov	r3, r1
 8004d06:	4610      	mov	r0, r2
 8004d08:	4619      	mov	r1, r3
 8004d0a:	f7fb ff6d 	bl	8000be8 <__aeabi_d2uiz>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4013      	ands	r3, r2
 8004d18:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 8004d1a:	4b16      	ldr	r3, [pc, #88]	; (8004d74 <STM32446GpioBmoder+0xa4>)
 8004d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d1e:	6819      	ldr	r1, [r3, #0]
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	fb02 f303 	mul.w	r3, r2, r3
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2e:	43da      	mvns	r2, r3
 8004d30:	4b10      	ldr	r3, [pc, #64]	; (8004d74 <STM32446GpioBmoder+0xa4>)
 8004d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d34:	400a      	ands	r2, r1
 8004d36:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004d38:	4b0e      	ldr	r3, [pc, #56]	; (8004d74 <STM32446GpioBmoder+0xa4>)
 8004d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d3c:	6819      	ldr	r1, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	fb02 f303 	mul.w	r3, r2, r3
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	409a      	lsls	r2, r3
 8004d4a:	4b0a      	ldr	r3, [pc, #40]	; (8004d74 <STM32446GpioBmoder+0xa4>)
 8004d4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 8004d52:	4b08      	ldr	r3, [pc, #32]	; (8004d74 <STM32446GpioBmoder+0xa4>)
 8004d54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d56:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <STM32446GpioBmoder+0xa4>)
 8004d58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d5a:	6812      	ldr	r2, [r2, #0]
 8004d5c:	601a      	str	r2, [r3, #0]
}
 8004d5e:	bf00      	nop
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	00000000 	.word	0x00000000
 8004d6c:	40000000 	.word	0x40000000
 8004d70:	3ff00000 	.word	0x3ff00000
 8004d74:	20000604 	.word	0x20000604

08004d78 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004d82:	2302      	movs	r3, #2
 8004d84:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f7fb fbdc 	bl	8000544 <__aeabi_ui2d>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	ec43 2b11 	vmov	d1, r2, r3
 8004d94:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004e10 <STM32446GpioBospeedr+0x98>
 8004d98:	f002 ff64 	bl	8007c64 <pow>
 8004d9c:	ec51 0b10 	vmov	r0, r1, d0
 8004da0:	f04f 0200 	mov.w	r2, #0
 8004da4:	4b1c      	ldr	r3, [pc, #112]	; (8004e18 <STM32446GpioBospeedr+0xa0>)
 8004da6:	f7fb fa8f 	bl	80002c8 <__aeabi_dsub>
 8004daa:	4602      	mov	r2, r0
 8004dac:	460b      	mov	r3, r1
 8004dae:	4610      	mov	r0, r2
 8004db0:	4619      	mov	r1, r3
 8004db2:	f7fb ff19 	bl	8000be8 <__aeabi_d2uiz>
 8004db6:	4603      	mov	r3, r0
 8004db8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004dc2:	4b16      	ldr	r3, [pc, #88]	; (8004e1c <STM32446GpioBospeedr+0xa4>)
 8004dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc6:	6899      	ldr	r1, [r3, #8]
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	fb02 f303 	mul.w	r3, r2, r3
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd6:	43da      	mvns	r2, r3
 8004dd8:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <STM32446GpioBospeedr+0xa4>)
 8004dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ddc:	400a      	ands	r2, r1
 8004dde:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004de0:	4b0e      	ldr	r3, [pc, #56]	; (8004e1c <STM32446GpioBospeedr+0xa4>)
 8004de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004de4:	6899      	ldr	r1, [r3, #8]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	fb02 f303 	mul.w	r3, r2, r3
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	409a      	lsls	r2, r3
 8004df2:	4b0a      	ldr	r3, [pc, #40]	; (8004e1c <STM32446GpioBospeedr+0xa4>)
 8004df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004df6:	430a      	orrs	r2, r1
 8004df8:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 8004dfa:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <STM32446GpioBospeedr+0xa4>)
 8004dfc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004dfe:	4b07      	ldr	r3, [pc, #28]	; (8004e1c <STM32446GpioBospeedr+0xa4>)
 8004e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e02:	6892      	ldr	r2, [r2, #8]
 8004e04:	609a      	str	r2, [r3, #8]
}
 8004e06:	bf00      	nop
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	00000000 	.word	0x00000000
 8004e14:	40000000 	.word	0x40000000
 8004e18:	3ff00000 	.word	0x3ff00000
 8004e1c:	20000604 	.word	0x20000604

08004e20 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7fb fb88 	bl	8000544 <__aeabi_ui2d>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	ec43 2b11 	vmov	d1, r2, r3
 8004e3c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004eb8 <STM32446GpioBpupdr+0x98>
 8004e40:	f002 ff10 	bl	8007c64 <pow>
 8004e44:	ec51 0b10 	vmov	r0, r1, d0
 8004e48:	f04f 0200 	mov.w	r2, #0
 8004e4c:	4b1c      	ldr	r3, [pc, #112]	; (8004ec0 <STM32446GpioBpupdr+0xa0>)
 8004e4e:	f7fb fa3b 	bl	80002c8 <__aeabi_dsub>
 8004e52:	4602      	mov	r2, r0
 8004e54:	460b      	mov	r3, r1
 8004e56:	4610      	mov	r0, r2
 8004e58:	4619      	mov	r1, r3
 8004e5a:	f7fb fec5 	bl	8000be8 <__aeabi_d2uiz>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4013      	ands	r3, r2
 8004e68:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004e6a:	4b16      	ldr	r3, [pc, #88]	; (8004ec4 <STM32446GpioBpupdr+0xa4>)
 8004e6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e6e:	68d9      	ldr	r1, [r3, #12]
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	fb02 f303 	mul.w	r3, r2, r3
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	43da      	mvns	r2, r3
 8004e80:	4b10      	ldr	r3, [pc, #64]	; (8004ec4 <STM32446GpioBpupdr+0xa4>)
 8004e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e84:	400a      	ands	r2, r1
 8004e86:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8004e88:	4b0e      	ldr	r3, [pc, #56]	; (8004ec4 <STM32446GpioBpupdr+0xa4>)
 8004e8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e8c:	68d9      	ldr	r1, [r3, #12]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	409a      	lsls	r2, r3
 8004e9a:	4b0a      	ldr	r3, [pc, #40]	; (8004ec4 <STM32446GpioBpupdr+0xa4>)
 8004e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 8004ea2:	4b08      	ldr	r3, [pc, #32]	; (8004ec4 <STM32446GpioBpupdr+0xa4>)
 8004ea4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ea6:	4b07      	ldr	r3, [pc, #28]	; (8004ec4 <STM32446GpioBpupdr+0xa4>)
 8004ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eaa:	68d2      	ldr	r2, [r2, #12]
 8004eac:	60da      	str	r2, [r3, #12]
}
 8004eae:	bf00      	nop
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	00000000 	.word	0x00000000
 8004ebc:	40000000 	.word	0x40000000
 8004ec0:	3ff00000 	.word	0x3ff00000
 8004ec4:	20000604 	.word	0x20000604

08004ec8 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8004ed0:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <STM32446GpioBreset+0x20>)
 8004ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	0412      	lsls	r2, r2, #16
 8004ed8:	619a      	str	r2, [r3, #24]
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	20000604 	.word	0x20000604

08004eec <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 8004ef4:	4b04      	ldr	r3, [pc, #16]	; (8004f08 <STM32446GpioBset+0x1c>)
 8004ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	619a      	str	r2, [r3, #24]
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr
 8004f08:	20000604 	.word	0x20000604
 8004f0c:	00000000 	.word	0x00000000

08004f10 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004f1a:	2304      	movs	r3, #4
 8004f1c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004f1e:	2320      	movs	r3, #32
 8004f20:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004f22:	6978      	ldr	r0, [r7, #20]
 8004f24:	f7fb fb0e 	bl	8000544 <__aeabi_ui2d>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	ec43 2b11 	vmov	d1, r2, r3
 8004f30:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004ff8 <STM32446GpioBafr+0xe8>
 8004f34:	f002 fe96 	bl	8007c64 <pow>
 8004f38:	ec51 0b10 	vmov	r0, r1, d0
 8004f3c:	f04f 0200 	mov.w	r2, #0
 8004f40:	4b2f      	ldr	r3, [pc, #188]	; (8005000 <STM32446GpioBafr+0xf0>)
 8004f42:	f7fb f9c1 	bl	80002c8 <__aeabi_dsub>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	f7fb fe4b 	bl	8000be8 <__aeabi_d2uiz>
 8004f52:	4603      	mov	r3, r0
 8004f54:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	fb03 f202 	mul.w	r2, r3, r2
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f64:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d83d      	bhi.n	8004ff0 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004f74:	4b23      	ldr	r3, [pc, #140]	; (8005004 <STM32446GpioBafr+0xf4>)
 8004f76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	3208      	adds	r2, #8
 8004f7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	fb03 f202 	mul.w	r2, r3, r2
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	6938      	ldr	r0, [r7, #16]
 8004f8c:	fb00 f303 	mul.w	r3, r0, r3
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	43da      	mvns	r2, r3
 8004f9a:	4b1a      	ldr	r3, [pc, #104]	; (8005004 <STM32446GpioBafr+0xf4>)
 8004f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f9e:	4011      	ands	r1, r2
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	3208      	adds	r2, #8
 8004fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004fa8:	4b16      	ldr	r3, [pc, #88]	; (8005004 <STM32446GpioBafr+0xf4>)
 8004faa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	3208      	adds	r2, #8
 8004fb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	fb03 f202 	mul.w	r2, r3, r2
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	6938      	ldr	r0, [r7, #16]
 8004fc0:	fb00 f303 	mul.w	r3, r0, r3
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	409a      	lsls	r2, r3
 8004fca:	4b0e      	ldr	r3, [pc, #56]	; (8005004 <STM32446GpioBafr+0xf4>)
 8004fcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fce:	4311      	orrs	r1, r2
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	3208      	adds	r2, #8
 8004fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 8004fd8:	4b0a      	ldr	r3, [pc, #40]	; (8005004 <STM32446GpioBafr+0xf4>)
 8004fda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004fdc:	4b09      	ldr	r3, [pc, #36]	; (8005004 <STM32446GpioBafr+0xf4>)
 8004fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fe0:	68b9      	ldr	r1, [r7, #8]
 8004fe2:	3108      	adds	r1, #8
 8004fe4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	3208      	adds	r2, #8
 8004fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004ff0:	bf00      	nop
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	00000000 	.word	0x00000000
 8004ffc:	40000000 	.word	0x40000000
 8005000:	3ff00000 	.word	0x3ff00000
 8005004:	20000604 	.word	0x20000604

08005008 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005012:	2302      	movs	r3, #2
 8005014:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f7fb fa94 	bl	8000544 <__aeabi_ui2d>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	ec43 2b11 	vmov	d1, r2, r3
 8005024:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80050a0 <STM32446GpioCmoder+0x98>
 8005028:	f002 fe1c 	bl	8007c64 <pow>
 800502c:	ec51 0b10 	vmov	r0, r1, d0
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	4b1c      	ldr	r3, [pc, #112]	; (80050a8 <STM32446GpioCmoder+0xa0>)
 8005036:	f7fb f947 	bl	80002c8 <__aeabi_dsub>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	4610      	mov	r0, r2
 8005040:	4619      	mov	r1, r3
 8005042:	f7fb fdd1 	bl	8000be8 <__aeabi_d2uiz>
 8005046:	4603      	mov	r3, r0
 8005048:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4013      	ands	r3, r2
 8005050:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8005052:	4b16      	ldr	r3, [pc, #88]	; (80050ac <STM32446GpioCmoder+0xa4>)
 8005054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005056:	6819      	ldr	r1, [r3, #0]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	fb02 f303 	mul.w	r3, r2, r3
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	fa02 f303 	lsl.w	r3, r2, r3
 8005066:	43da      	mvns	r2, r3
 8005068:	4b10      	ldr	r3, [pc, #64]	; (80050ac <STM32446GpioCmoder+0xa4>)
 800506a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800506c:	400a      	ands	r2, r1
 800506e:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8005070:	4b0e      	ldr	r3, [pc, #56]	; (80050ac <STM32446GpioCmoder+0xa4>)
 8005072:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005074:	6819      	ldr	r1, [r3, #0]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	fb02 f303 	mul.w	r3, r2, r3
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	409a      	lsls	r2, r3
 8005082:	4b0a      	ldr	r3, [pc, #40]	; (80050ac <STM32446GpioCmoder+0xa4>)
 8005084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005086:	430a      	orrs	r2, r1
 8005088:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 800508a:	4b08      	ldr	r3, [pc, #32]	; (80050ac <STM32446GpioCmoder+0xa4>)
 800508c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800508e:	4b07      	ldr	r3, [pc, #28]	; (80050ac <STM32446GpioCmoder+0xa4>)
 8005090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005092:	6812      	ldr	r2, [r2, #0]
 8005094:	601a      	str	r2, [r3, #0]
}
 8005096:	bf00      	nop
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	00000000 	.word	0x00000000
 80050a4:	40000000 	.word	0x40000000
 80050a8:	3ff00000 	.word	0x3ff00000
 80050ac:	20000604 	.word	0x20000604

080050b0 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80050ba:	2302      	movs	r3, #2
 80050bc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f7fb fa40 	bl	8000544 <__aeabi_ui2d>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	ec43 2b11 	vmov	d1, r2, r3
 80050cc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005148 <STM32446GpioCospeedr+0x98>
 80050d0:	f002 fdc8 	bl	8007c64 <pow>
 80050d4:	ec51 0b10 	vmov	r0, r1, d0
 80050d8:	f04f 0200 	mov.w	r2, #0
 80050dc:	4b1c      	ldr	r3, [pc, #112]	; (8005150 <STM32446GpioCospeedr+0xa0>)
 80050de:	f7fb f8f3 	bl	80002c8 <__aeabi_dsub>
 80050e2:	4602      	mov	r2, r0
 80050e4:	460b      	mov	r3, r1
 80050e6:	4610      	mov	r0, r2
 80050e8:	4619      	mov	r1, r3
 80050ea:	f7fb fd7d 	bl	8000be8 <__aeabi_d2uiz>
 80050ee:	4603      	mov	r3, r0
 80050f0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	4013      	ands	r3, r2
 80050f8:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80050fa:	4b16      	ldr	r3, [pc, #88]	; (8005154 <STM32446GpioCospeedr+0xa4>)
 80050fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050fe:	6899      	ldr	r1, [r3, #8]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	fb02 f303 	mul.w	r3, r2, r3
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	43da      	mvns	r2, r3
 8005110:	4b10      	ldr	r3, [pc, #64]	; (8005154 <STM32446GpioCospeedr+0xa4>)
 8005112:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005114:	400a      	ands	r2, r1
 8005116:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8005118:	4b0e      	ldr	r3, [pc, #56]	; (8005154 <STM32446GpioCospeedr+0xa4>)
 800511a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800511c:	6899      	ldr	r1, [r3, #8]
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	fb02 f303 	mul.w	r3, r2, r3
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	409a      	lsls	r2, r3
 800512a:	4b0a      	ldr	r3, [pc, #40]	; (8005154 <STM32446GpioCospeedr+0xa4>)
 800512c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800512e:	430a      	orrs	r2, r1
 8005130:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 8005132:	4b08      	ldr	r3, [pc, #32]	; (8005154 <STM32446GpioCospeedr+0xa4>)
 8005134:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005136:	4b07      	ldr	r3, [pc, #28]	; (8005154 <STM32446GpioCospeedr+0xa4>)
 8005138:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800513a:	6892      	ldr	r2, [r2, #8]
 800513c:	609a      	str	r2, [r3, #8]
}
 800513e:	bf00      	nop
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	00000000 	.word	0x00000000
 800514c:	40000000 	.word	0x40000000
 8005150:	3ff00000 	.word	0x3ff00000
 8005154:	20000604 	.word	0x20000604

08005158 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005162:	2302      	movs	r3, #2
 8005164:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f7fb f9ec 	bl	8000544 <__aeabi_ui2d>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	ec43 2b11 	vmov	d1, r2, r3
 8005174:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80051f0 <STM32446GpioCpupdr+0x98>
 8005178:	f002 fd74 	bl	8007c64 <pow>
 800517c:	ec51 0b10 	vmov	r0, r1, d0
 8005180:	f04f 0200 	mov.w	r2, #0
 8005184:	4b1c      	ldr	r3, [pc, #112]	; (80051f8 <STM32446GpioCpupdr+0xa0>)
 8005186:	f7fb f89f 	bl	80002c8 <__aeabi_dsub>
 800518a:	4602      	mov	r2, r0
 800518c:	460b      	mov	r3, r1
 800518e:	4610      	mov	r0, r2
 8005190:	4619      	mov	r1, r3
 8005192:	f7fb fd29 	bl	8000be8 <__aeabi_d2uiz>
 8005196:	4603      	mov	r3, r0
 8005198:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	4013      	ands	r3, r2
 80051a0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 80051a2:	4b16      	ldr	r3, [pc, #88]	; (80051fc <STM32446GpioCpupdr+0xa4>)
 80051a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051a6:	68d9      	ldr	r1, [r3, #12]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	fb02 f303 	mul.w	r3, r2, r3
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	43da      	mvns	r2, r3
 80051b8:	4b10      	ldr	r3, [pc, #64]	; (80051fc <STM32446GpioCpupdr+0xa4>)
 80051ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051bc:	400a      	ands	r2, r1
 80051be:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 80051c0:	4b0e      	ldr	r3, [pc, #56]	; (80051fc <STM32446GpioCpupdr+0xa4>)
 80051c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051c4:	68d9      	ldr	r1, [r3, #12]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	fb02 f303 	mul.w	r3, r2, r3
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	409a      	lsls	r2, r3
 80051d2:	4b0a      	ldr	r3, [pc, #40]	; (80051fc <STM32446GpioCpupdr+0xa4>)
 80051d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051d6:	430a      	orrs	r2, r1
 80051d8:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 80051da:	4b08      	ldr	r3, [pc, #32]	; (80051fc <STM32446GpioCpupdr+0xa4>)
 80051dc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80051de:	4b07      	ldr	r3, [pc, #28]	; (80051fc <STM32446GpioCpupdr+0xa4>)
 80051e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051e2:	68d2      	ldr	r2, [r2, #12]
 80051e4:	60da      	str	r2, [r3, #12]
}
 80051e6:	bf00      	nop
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	00000000 	.word	0x00000000
 80051f4:	40000000 	.word	0x40000000
 80051f8:	3ff00000 	.word	0x3ff00000
 80051fc:	20000604 	.word	0x20000604

08005200 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8005208:	4b05      	ldr	r3, [pc, #20]	; (8005220 <STM32446GpioCreset+0x20>)
 800520a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	0412      	lsls	r2, r2, #16
 8005210:	619a      	str	r2, [r3, #24]
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000604 	.word	0x20000604

08005224 <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 800522c:	4b04      	ldr	r3, [pc, #16]	; (8005240 <STM32446GpioCset+0x1c>)
 800522e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	619a      	str	r2, [r3, #24]
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	20000604 	.word	0x20000604
 8005244:	00000000 	.word	0x00000000

08005248 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005252:	2304      	movs	r3, #4
 8005254:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005256:	2320      	movs	r3, #32
 8005258:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800525a:	6978      	ldr	r0, [r7, #20]
 800525c:	f7fb f972 	bl	8000544 <__aeabi_ui2d>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	ec43 2b11 	vmov	d1, r2, r3
 8005268:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8005330 <STM32446GpioCafr+0xe8>
 800526c:	f002 fcfa 	bl	8007c64 <pow>
 8005270:	ec51 0b10 	vmov	r0, r1, d0
 8005274:	f04f 0200 	mov.w	r2, #0
 8005278:	4b2f      	ldr	r3, [pc, #188]	; (8005338 <STM32446GpioCafr+0xf0>)
 800527a:	f7fb f825 	bl	80002c8 <__aeabi_dsub>
 800527e:	4602      	mov	r2, r0
 8005280:	460b      	mov	r3, r1
 8005282:	4610      	mov	r0, r2
 8005284:	4619      	mov	r1, r3
 8005286:	f7fb fcaf 	bl	8000be8 <__aeabi_d2uiz>
 800528a:	4603      	mov	r3, r0
 800528c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	fb03 f202 	mul.w	r2, r3, r2
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	fbb2 f3f3 	udiv	r3, r2, r3
 800529c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4013      	ands	r3, r2
 80052a4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d83d      	bhi.n	8005328 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80052ac:	4b23      	ldr	r3, [pc, #140]	; (800533c <STM32446GpioCafr+0xf4>)
 80052ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	3208      	adds	r2, #8
 80052b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	fb03 f202 	mul.w	r2, r3, r2
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	6938      	ldr	r0, [r7, #16]
 80052c4:	fb00 f303 	mul.w	r3, r0, r3
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	fa02 f303 	lsl.w	r3, r2, r3
 80052d0:	43da      	mvns	r2, r3
 80052d2:	4b1a      	ldr	r3, [pc, #104]	; (800533c <STM32446GpioCafr+0xf4>)
 80052d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052d6:	4011      	ands	r1, r2
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	3208      	adds	r2, #8
 80052dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80052e0:	4b16      	ldr	r3, [pc, #88]	; (800533c <STM32446GpioCafr+0xf4>)
 80052e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	3208      	adds	r2, #8
 80052e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	fb03 f202 	mul.w	r2, r3, r2
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	6938      	ldr	r0, [r7, #16]
 80052f8:	fb00 f303 	mul.w	r3, r0, r3
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	409a      	lsls	r2, r3
 8005302:	4b0e      	ldr	r3, [pc, #56]	; (800533c <STM32446GpioCafr+0xf4>)
 8005304:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005306:	4311      	orrs	r1, r2
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	3208      	adds	r2, #8
 800530c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 8005310:	4b0a      	ldr	r3, [pc, #40]	; (800533c <STM32446GpioCafr+0xf4>)
 8005312:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005314:	4b09      	ldr	r3, [pc, #36]	; (800533c <STM32446GpioCafr+0xf4>)
 8005316:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005318:	68b9      	ldr	r1, [r7, #8]
 800531a:	3108      	adds	r1, #8
 800531c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	3208      	adds	r2, #8
 8005324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005328:	bf00      	nop
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	00000000 	.word	0x00000000
 8005334:	40000000 	.word	0x40000000
 8005338:	3ff00000 	.word	0x3ff00000
 800533c:	20000604 	.word	0x20000604

08005340 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800534a:	2302      	movs	r3, #2
 800534c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f7fb f8f8 	bl	8000544 <__aeabi_ui2d>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	ec43 2b11 	vmov	d1, r2, r3
 800535c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80053e8 <STM32446GpioDmoder+0xa8>
 8005360:	f002 fc80 	bl	8007c64 <pow>
 8005364:	ec51 0b10 	vmov	r0, r1, d0
 8005368:	f04f 0200 	mov.w	r2, #0
 800536c:	4b20      	ldr	r3, [pc, #128]	; (80053f0 <STM32446GpioDmoder+0xb0>)
 800536e:	f7fa ffab 	bl	80002c8 <__aeabi_dsub>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	4610      	mov	r0, r2
 8005378:	4619      	mov	r1, r3
 800537a:	f7fb fc35 	bl	8000be8 <__aeabi_d2uiz>
 800537e:	4603      	mov	r3, r0
 8005380:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	4013      	ands	r3, r2
 8005388:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 800538a:	4b1a      	ldr	r3, [pc, #104]	; (80053f4 <STM32446GpioDmoder+0xb4>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005390:	6819      	ldr	r1, [r3, #0]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	fb02 f303 	mul.w	r3, r2, r3
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	fa02 f303 	lsl.w	r3, r2, r3
 80053a0:	43da      	mvns	r2, r3
 80053a2:	4b14      	ldr	r3, [pc, #80]	; (80053f4 <STM32446GpioDmoder+0xb4>)
 80053a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a8:	400a      	ands	r2, r1
 80053aa:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 80053ac:	4b11      	ldr	r3, [pc, #68]	; (80053f4 <STM32446GpioDmoder+0xb4>)
 80053ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b2:	6819      	ldr	r1, [r3, #0]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	fb02 f303 	mul.w	r3, r2, r3
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	409a      	lsls	r2, r3
 80053c0:	4b0c      	ldr	r3, [pc, #48]	; (80053f4 <STM32446GpioDmoder+0xb4>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c6:	430a      	orrs	r2, r1
 80053c8:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 80053ca:	4b0a      	ldr	r3, [pc, #40]	; (80053f4 <STM32446GpioDmoder+0xb4>)
 80053cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80053d0:	4b08      	ldr	r3, [pc, #32]	; (80053f4 <STM32446GpioDmoder+0xb4>)
 80053d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d6:	6812      	ldr	r2, [r2, #0]
 80053d8:	601a      	str	r2, [r3, #0]
}
 80053da:	bf00      	nop
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	f3af 8000 	nop.w
 80053e8:	00000000 	.word	0x00000000
 80053ec:	40000000 	.word	0x40000000
 80053f0:	3ff00000 	.word	0x3ff00000
 80053f4:	20000604 	.word	0x20000604

080053f8 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005402:	2302      	movs	r3, #2
 8005404:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f7fb f89c 	bl	8000544 <__aeabi_ui2d>
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	ec43 2b11 	vmov	d1, r2, r3
 8005414:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80054a0 <STM32446GpioDospeedr+0xa8>
 8005418:	f002 fc24 	bl	8007c64 <pow>
 800541c:	ec51 0b10 	vmov	r0, r1, d0
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	4b20      	ldr	r3, [pc, #128]	; (80054a8 <STM32446GpioDospeedr+0xb0>)
 8005426:	f7fa ff4f 	bl	80002c8 <__aeabi_dsub>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4610      	mov	r0, r2
 8005430:	4619      	mov	r1, r3
 8005432:	f7fb fbd9 	bl	8000be8 <__aeabi_d2uiz>
 8005436:	4603      	mov	r3, r0
 8005438:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	4013      	ands	r3, r2
 8005440:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005442:	4b1a      	ldr	r3, [pc, #104]	; (80054ac <STM32446GpioDospeedr+0xb4>)
 8005444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005448:	6899      	ldr	r1, [r3, #8]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	fb02 f303 	mul.w	r3, r2, r3
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	fa02 f303 	lsl.w	r3, r2, r3
 8005458:	43da      	mvns	r2, r3
 800545a:	4b14      	ldr	r3, [pc, #80]	; (80054ac <STM32446GpioDospeedr+0xb4>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005460:	400a      	ands	r2, r1
 8005462:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 8005464:	4b11      	ldr	r3, [pc, #68]	; (80054ac <STM32446GpioDospeedr+0xb4>)
 8005466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800546a:	6899      	ldr	r1, [r3, #8]
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	fb02 f303 	mul.w	r3, r2, r3
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	409a      	lsls	r2, r3
 8005478:	4b0c      	ldr	r3, [pc, #48]	; (80054ac <STM32446GpioDospeedr+0xb4>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547e:	430a      	orrs	r2, r1
 8005480:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 8005482:	4b0a      	ldr	r3, [pc, #40]	; (80054ac <STM32446GpioDospeedr+0xb4>)
 8005484:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005488:	4b08      	ldr	r3, [pc, #32]	; (80054ac <STM32446GpioDospeedr+0xb4>)
 800548a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800548e:	6892      	ldr	r2, [r2, #8]
 8005490:	609a      	str	r2, [r3, #8]
}
 8005492:	bf00      	nop
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	f3af 8000 	nop.w
 80054a0:	00000000 	.word	0x00000000
 80054a4:	40000000 	.word	0x40000000
 80054a8:	3ff00000 	.word	0x3ff00000
 80054ac:	20000604 	.word	0x20000604

080054b0 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80054ba:	2302      	movs	r3, #2
 80054bc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f7fb f840 	bl	8000544 <__aeabi_ui2d>
 80054c4:	4602      	mov	r2, r0
 80054c6:	460b      	mov	r3, r1
 80054c8:	ec43 2b11 	vmov	d1, r2, r3
 80054cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005558 <STM32446GpioDpupdr+0xa8>
 80054d0:	f002 fbc8 	bl	8007c64 <pow>
 80054d4:	ec51 0b10 	vmov	r0, r1, d0
 80054d8:	f04f 0200 	mov.w	r2, #0
 80054dc:	4b20      	ldr	r3, [pc, #128]	; (8005560 <STM32446GpioDpupdr+0xb0>)
 80054de:	f7fa fef3 	bl	80002c8 <__aeabi_dsub>
 80054e2:	4602      	mov	r2, r0
 80054e4:	460b      	mov	r3, r1
 80054e6:	4610      	mov	r0, r2
 80054e8:	4619      	mov	r1, r3
 80054ea:	f7fb fb7d 	bl	8000be8 <__aeabi_d2uiz>
 80054ee:	4603      	mov	r3, r0
 80054f0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	4013      	ands	r3, r2
 80054f8:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 80054fa:	4b1a      	ldr	r3, [pc, #104]	; (8005564 <STM32446GpioDpupdr+0xb4>)
 80054fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005500:	68d9      	ldr	r1, [r3, #12]
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	fb02 f303 	mul.w	r3, r2, r3
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	fa02 f303 	lsl.w	r3, r2, r3
 8005510:	43da      	mvns	r2, r3
 8005512:	4b14      	ldr	r3, [pc, #80]	; (8005564 <STM32446GpioDpupdr+0xb4>)
 8005514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005518:	400a      	ands	r2, r1
 800551a:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 800551c:	4b11      	ldr	r3, [pc, #68]	; (8005564 <STM32446GpioDpupdr+0xb4>)
 800551e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005522:	68d9      	ldr	r1, [r3, #12]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	fb02 f303 	mul.w	r3, r2, r3
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	409a      	lsls	r2, r3
 8005530:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <STM32446GpioDpupdr+0xb4>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005536:	430a      	orrs	r2, r1
 8005538:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 800553a:	4b0a      	ldr	r3, [pc, #40]	; (8005564 <STM32446GpioDpupdr+0xb4>)
 800553c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005540:	4b08      	ldr	r3, [pc, #32]	; (8005564 <STM32446GpioDpupdr+0xb4>)
 8005542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005546:	68d2      	ldr	r2, [r2, #12]
 8005548:	60da      	str	r2, [r3, #12]
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	f3af 8000 	nop.w
 8005558:	00000000 	.word	0x00000000
 800555c:	40000000 	.word	0x40000000
 8005560:	3ff00000 	.word	0x3ff00000
 8005564:	20000604 	.word	0x20000604

08005568 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 8005570:	4b05      	ldr	r3, [pc, #20]	; (8005588 <STM32446GpioDreset+0x20>)
 8005572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	0412      	lsls	r2, r2, #16
 800557a:	619a      	str	r2, [r3, #24]
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	20000604 	.word	0x20000604

0800558c <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 8005594:	4b05      	ldr	r3, [pc, #20]	; (80055ac <STM32446GpioDset+0x20>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	619a      	str	r2, [r3, #24]
}
 800559e:	bf00      	nop
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	20000604 	.word	0x20000604

080055b0 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80055ba:	2304      	movs	r3, #4
 80055bc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80055be:	2320      	movs	r3, #32
 80055c0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80055c2:	6978      	ldr	r0, [r7, #20]
 80055c4:	f7fa ffbe 	bl	8000544 <__aeabi_ui2d>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	ec43 2b11 	vmov	d1, r2, r3
 80055d0:	ed9f 0b35 	vldr	d0, [pc, #212]	; 80056a8 <STM32446GpioDafr+0xf8>
 80055d4:	f002 fb46 	bl	8007c64 <pow>
 80055d8:	ec51 0b10 	vmov	r0, r1, d0
 80055dc:	f04f 0200 	mov.w	r2, #0
 80055e0:	4b33      	ldr	r3, [pc, #204]	; (80056b0 <STM32446GpioDafr+0x100>)
 80055e2:	f7fa fe71 	bl	80002c8 <__aeabi_dsub>
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4610      	mov	r0, r2
 80055ec:	4619      	mov	r1, r3
 80055ee:	f7fb fafb 	bl	8000be8 <__aeabi_d2uiz>
 80055f2:	4603      	mov	r3, r0
 80055f4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	697a      	ldr	r2, [r7, #20]
 80055fa:	fb03 f202 	mul.w	r2, r3, r2
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	fbb2 f3f3 	udiv	r3, r2, r3
 8005604:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	4013      	ands	r3, r2
 800560c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d843      	bhi.n	800569c <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005614:	4b27      	ldr	r3, [pc, #156]	; (80056b4 <STM32446GpioDafr+0x104>)
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	3208      	adds	r2, #8
 800561e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	fb03 f202 	mul.w	r2, r3, r2
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	6938      	ldr	r0, [r7, #16]
 800562e:	fb00 f303 	mul.w	r3, r0, r3
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	43da      	mvns	r2, r3
 800563c:	4b1d      	ldr	r3, [pc, #116]	; (80056b4 <STM32446GpioDafr+0x104>)
 800563e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005642:	4011      	ands	r1, r2
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	3208      	adds	r2, #8
 8005648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 800564c:	4b19      	ldr	r3, [pc, #100]	; (80056b4 <STM32446GpioDafr+0x104>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005652:	68ba      	ldr	r2, [r7, #8]
 8005654:	3208      	adds	r2, #8
 8005656:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	fb03 f202 	mul.w	r2, r3, r2
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	6938      	ldr	r0, [r7, #16]
 8005666:	fb00 f303 	mul.w	r3, r0, r3
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	409a      	lsls	r2, r3
 8005670:	4b10      	ldr	r3, [pc, #64]	; (80056b4 <STM32446GpioDafr+0x104>)
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005676:	4311      	orrs	r1, r2
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	3208      	adds	r2, #8
 800567c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 8005680:	4b0c      	ldr	r3, [pc, #48]	; (80056b4 <STM32446GpioDafr+0x104>)
 8005682:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005686:	4b0b      	ldr	r3, [pc, #44]	; (80056b4 <STM32446GpioDafr+0x104>)
 8005688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	3108      	adds	r1, #8
 8005690:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	3208      	adds	r2, #8
 8005698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800569c:	bf00      	nop
 800569e:	3718      	adds	r7, #24
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	f3af 8000 	nop.w
 80056a8:	00000000 	.word	0x00000000
 80056ac:	40000000 	.word	0x40000000
 80056b0:	3ff00000 	.word	0x3ff00000
 80056b4:	20000604 	.word	0x20000604

080056b8 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80056c2:	2302      	movs	r3, #2
 80056c4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f7fa ff3c 	bl	8000544 <__aeabi_ui2d>
 80056cc:	4602      	mov	r2, r0
 80056ce:	460b      	mov	r3, r1
 80056d0:	ec43 2b11 	vmov	d1, r2, r3
 80056d4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005760 <STM32446GpioEmoder+0xa8>
 80056d8:	f002 fac4 	bl	8007c64 <pow>
 80056dc:	ec51 0b10 	vmov	r0, r1, d0
 80056e0:	f04f 0200 	mov.w	r2, #0
 80056e4:	4b20      	ldr	r3, [pc, #128]	; (8005768 <STM32446GpioEmoder+0xb0>)
 80056e6:	f7fa fdef 	bl	80002c8 <__aeabi_dsub>
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	4610      	mov	r0, r2
 80056f0:	4619      	mov	r1, r3
 80056f2:	f7fb fa79 	bl	8000be8 <__aeabi_d2uiz>
 80056f6:	4603      	mov	r3, r0
 80056f8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4013      	ands	r3, r2
 8005700:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8005702:	4b1a      	ldr	r3, [pc, #104]	; (800576c <STM32446GpioEmoder+0xb4>)
 8005704:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005708:	6819      	ldr	r1, [r3, #0]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	fb02 f303 	mul.w	r3, r2, r3
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	43da      	mvns	r2, r3
 800571a:	4b14      	ldr	r3, [pc, #80]	; (800576c <STM32446GpioEmoder+0xb4>)
 800571c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005720:	400a      	ands	r2, r1
 8005722:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8005724:	4b11      	ldr	r3, [pc, #68]	; (800576c <STM32446GpioEmoder+0xb4>)
 8005726:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800572a:	6819      	ldr	r1, [r3, #0]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	409a      	lsls	r2, r3
 8005738:	4b0c      	ldr	r3, [pc, #48]	; (800576c <STM32446GpioEmoder+0xb4>)
 800573a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800573e:	430a      	orrs	r2, r1
 8005740:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 8005742:	4b0a      	ldr	r3, [pc, #40]	; (800576c <STM32446GpioEmoder+0xb4>)
 8005744:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005748:	4b08      	ldr	r3, [pc, #32]	; (800576c <STM32446GpioEmoder+0xb4>)
 800574a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800574e:	6812      	ldr	r2, [r2, #0]
 8005750:	601a      	str	r2, [r3, #0]
}
 8005752:	bf00      	nop
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	f3af 8000 	nop.w
 8005760:	00000000 	.word	0x00000000
 8005764:	40000000 	.word	0x40000000
 8005768:	3ff00000 	.word	0x3ff00000
 800576c:	20000604 	.word	0x20000604

08005770 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800577a:	2302      	movs	r3, #2
 800577c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f7fa fee0 	bl	8000544 <__aeabi_ui2d>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	ec43 2b11 	vmov	d1, r2, r3
 800578c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005818 <STM32446GpioEospeedr+0xa8>
 8005790:	f002 fa68 	bl	8007c64 <pow>
 8005794:	ec51 0b10 	vmov	r0, r1, d0
 8005798:	f04f 0200 	mov.w	r2, #0
 800579c:	4b20      	ldr	r3, [pc, #128]	; (8005820 <STM32446GpioEospeedr+0xb0>)
 800579e:	f7fa fd93 	bl	80002c8 <__aeabi_dsub>
 80057a2:	4602      	mov	r2, r0
 80057a4:	460b      	mov	r3, r1
 80057a6:	4610      	mov	r0, r2
 80057a8:	4619      	mov	r1, r3
 80057aa:	f7fb fa1d 	bl	8000be8 <__aeabi_d2uiz>
 80057ae:	4603      	mov	r3, r0
 80057b0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	4013      	ands	r3, r2
 80057b8:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80057ba:	4b1a      	ldr	r3, [pc, #104]	; (8005824 <STM32446GpioEospeedr+0xb4>)
 80057bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80057c0:	6899      	ldr	r1, [r3, #8]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	43da      	mvns	r2, r3
 80057d2:	4b14      	ldr	r3, [pc, #80]	; (8005824 <STM32446GpioEospeedr+0xb4>)
 80057d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80057d8:	400a      	ands	r2, r1
 80057da:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 80057dc:	4b11      	ldr	r3, [pc, #68]	; (8005824 <STM32446GpioEospeedr+0xb4>)
 80057de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80057e2:	6899      	ldr	r1, [r3, #8]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	fb02 f303 	mul.w	r3, r2, r3
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	409a      	lsls	r2, r3
 80057f0:	4b0c      	ldr	r3, [pc, #48]	; (8005824 <STM32446GpioEospeedr+0xb4>)
 80057f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80057f6:	430a      	orrs	r2, r1
 80057f8:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 80057fa:	4b0a      	ldr	r3, [pc, #40]	; (8005824 <STM32446GpioEospeedr+0xb4>)
 80057fc:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005800:	4b08      	ldr	r3, [pc, #32]	; (8005824 <STM32446GpioEospeedr+0xb4>)
 8005802:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005806:	6892      	ldr	r2, [r2, #8]
 8005808:	609a      	str	r2, [r3, #8]
}
 800580a:	bf00      	nop
 800580c:	3710      	adds	r7, #16
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	f3af 8000 	nop.w
 8005818:	00000000 	.word	0x00000000
 800581c:	40000000 	.word	0x40000000
 8005820:	3ff00000 	.word	0x3ff00000
 8005824:	20000604 	.word	0x20000604

08005828 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005832:	2302      	movs	r3, #2
 8005834:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7fa fe84 	bl	8000544 <__aeabi_ui2d>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	ec43 2b11 	vmov	d1, r2, r3
 8005844:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80058d0 <STM32446GpioEpupdr+0xa8>
 8005848:	f002 fa0c 	bl	8007c64 <pow>
 800584c:	ec51 0b10 	vmov	r0, r1, d0
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	4b20      	ldr	r3, [pc, #128]	; (80058d8 <STM32446GpioEpupdr+0xb0>)
 8005856:	f7fa fd37 	bl	80002c8 <__aeabi_dsub>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	4610      	mov	r0, r2
 8005860:	4619      	mov	r1, r3
 8005862:	f7fb f9c1 	bl	8000be8 <__aeabi_d2uiz>
 8005866:	4603      	mov	r3, r0
 8005868:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	4013      	ands	r3, r2
 8005870:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005872:	4b1a      	ldr	r3, [pc, #104]	; (80058dc <STM32446GpioEpupdr+0xb4>)
 8005874:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005878:	68d9      	ldr	r1, [r3, #12]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	fb02 f303 	mul.w	r3, r2, r3
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	fa02 f303 	lsl.w	r3, r2, r3
 8005888:	43da      	mvns	r2, r3
 800588a:	4b14      	ldr	r3, [pc, #80]	; (80058dc <STM32446GpioEpupdr+0xb4>)
 800588c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005890:	400a      	ands	r2, r1
 8005892:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8005894:	4b11      	ldr	r3, [pc, #68]	; (80058dc <STM32446GpioEpupdr+0xb4>)
 8005896:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800589a:	68d9      	ldr	r1, [r3, #12]
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	fb02 f303 	mul.w	r3, r2, r3
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	409a      	lsls	r2, r3
 80058a8:	4b0c      	ldr	r3, [pc, #48]	; (80058dc <STM32446GpioEpupdr+0xb4>)
 80058aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80058ae:	430a      	orrs	r2, r1
 80058b0:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 80058b2:	4b0a      	ldr	r3, [pc, #40]	; (80058dc <STM32446GpioEpupdr+0xb4>)
 80058b4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80058b8:	4b08      	ldr	r3, [pc, #32]	; (80058dc <STM32446GpioEpupdr+0xb4>)
 80058ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80058be:	68d2      	ldr	r2, [r2, #12]
 80058c0:	60da      	str	r2, [r3, #12]
}
 80058c2:	bf00      	nop
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	f3af 8000 	nop.w
 80058d0:	00000000 	.word	0x00000000
 80058d4:	40000000 	.word	0x40000000
 80058d8:	3ff00000 	.word	0x3ff00000
 80058dc:	20000604 	.word	0x20000604

080058e0 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 80058e8:	4b05      	ldr	r3, [pc, #20]	; (8005900 <STM32446GpioEreset+0x20>)
 80058ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	0412      	lsls	r2, r2, #16
 80058f2:	619a      	str	r2, [r3, #24]
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	20000604 	.word	0x20000604

08005904 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 800590c:	4b05      	ldr	r3, [pc, #20]	; (8005924 <STM32446GpioEset+0x20>)
 800590e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	619a      	str	r2, [r3, #24]
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	20000604 	.word	0x20000604

08005928 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005932:	2304      	movs	r3, #4
 8005934:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005936:	2320      	movs	r3, #32
 8005938:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800593a:	6978      	ldr	r0, [r7, #20]
 800593c:	f7fa fe02 	bl	8000544 <__aeabi_ui2d>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	ec43 2b11 	vmov	d1, r2, r3
 8005948:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005a20 <STM32446GpioEafr+0xf8>
 800594c:	f002 f98a 	bl	8007c64 <pow>
 8005950:	ec51 0b10 	vmov	r0, r1, d0
 8005954:	f04f 0200 	mov.w	r2, #0
 8005958:	4b33      	ldr	r3, [pc, #204]	; (8005a28 <STM32446GpioEafr+0x100>)
 800595a:	f7fa fcb5 	bl	80002c8 <__aeabi_dsub>
 800595e:	4602      	mov	r2, r0
 8005960:	460b      	mov	r3, r1
 8005962:	4610      	mov	r0, r2
 8005964:	4619      	mov	r1, r3
 8005966:	f7fb f93f 	bl	8000be8 <__aeabi_d2uiz>
 800596a:	4603      	mov	r3, r0
 800596c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	fb03 f202 	mul.w	r2, r3, r2
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	fbb2 f3f3 	udiv	r3, r2, r3
 800597c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	4013      	ands	r3, r2
 8005984:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d843      	bhi.n	8005a14 <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800598c:	4b27      	ldr	r3, [pc, #156]	; (8005a2c <STM32446GpioEafr+0x104>)
 800598e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	3208      	adds	r2, #8
 8005996:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	fb03 f202 	mul.w	r2, r3, r2
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	6938      	ldr	r0, [r7, #16]
 80059a6:	fb00 f303 	mul.w	r3, r0, r3
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	fa02 f303 	lsl.w	r3, r2, r3
 80059b2:	43da      	mvns	r2, r3
 80059b4:	4b1d      	ldr	r3, [pc, #116]	; (8005a2c <STM32446GpioEafr+0x104>)
 80059b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059ba:	4011      	ands	r1, r2
 80059bc:	68ba      	ldr	r2, [r7, #8]
 80059be:	3208      	adds	r2, #8
 80059c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80059c4:	4b19      	ldr	r3, [pc, #100]	; (8005a2c <STM32446GpioEafr+0x104>)
 80059c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	3208      	adds	r2, #8
 80059ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	fb03 f202 	mul.w	r2, r3, r2
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	6938      	ldr	r0, [r7, #16]
 80059de:	fb00 f303 	mul.w	r3, r0, r3
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	409a      	lsls	r2, r3
 80059e8:	4b10      	ldr	r3, [pc, #64]	; (8005a2c <STM32446GpioEafr+0x104>)
 80059ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059ee:	4311      	orrs	r1, r2
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	3208      	adds	r2, #8
 80059f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 80059f8:	4b0c      	ldr	r3, [pc, #48]	; (8005a2c <STM32446GpioEafr+0x104>)
 80059fa:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80059fe:	4b0b      	ldr	r3, [pc, #44]	; (8005a2c <STM32446GpioEafr+0x104>)
 8005a00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	3108      	adds	r1, #8
 8005a08:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	3208      	adds	r2, #8
 8005a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005a14:	bf00      	nop
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	f3af 8000 	nop.w
 8005a20:	00000000 	.word	0x00000000
 8005a24:	40000000 	.word	0x40000000
 8005a28:	3ff00000 	.word	0x3ff00000
 8005a2c:	20000604 	.word	0x20000604

08005a30 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7fa fd80 	bl	8000544 <__aeabi_ui2d>
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	ec43 2b11 	vmov	d1, r2, r3
 8005a4c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005ad8 <STM32446GpioHmoder+0xa8>
 8005a50:	f002 f908 	bl	8007c64 <pow>
 8005a54:	ec51 0b10 	vmov	r0, r1, d0
 8005a58:	f04f 0200 	mov.w	r2, #0
 8005a5c:	4b20      	ldr	r3, [pc, #128]	; (8005ae0 <STM32446GpioHmoder+0xb0>)
 8005a5e:	f7fa fc33 	bl	80002c8 <__aeabi_dsub>
 8005a62:	4602      	mov	r2, r0
 8005a64:	460b      	mov	r3, r1
 8005a66:	4610      	mov	r0, r2
 8005a68:	4619      	mov	r1, r3
 8005a6a:	f7fb f8bd 	bl	8000be8 <__aeabi_d2uiz>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	4013      	ands	r3, r2
 8005a78:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 8005a7a:	4b1a      	ldr	r3, [pc, #104]	; (8005ae4 <STM32446GpioHmoder+0xb4>)
 8005a7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005a80:	6819      	ldr	r1, [r3, #0]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	fb02 f303 	mul.w	r3, r2, r3
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a90:	43da      	mvns	r2, r3
 8005a92:	4b14      	ldr	r3, [pc, #80]	; (8005ae4 <STM32446GpioHmoder+0xb4>)
 8005a94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005a98:	400a      	ands	r2, r1
 8005a9a:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8005a9c:	4b11      	ldr	r3, [pc, #68]	; (8005ae4 <STM32446GpioHmoder+0xb4>)
 8005a9e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005aa2:	6819      	ldr	r1, [r3, #0]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	fb02 f303 	mul.w	r3, r2, r3
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	409a      	lsls	r2, r3
 8005ab0:	4b0c      	ldr	r3, [pc, #48]	; (8005ae4 <STM32446GpioHmoder+0xb4>)
 8005ab2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 8005aba:	4b0a      	ldr	r3, [pc, #40]	; (8005ae4 <STM32446GpioHmoder+0xb4>)
 8005abc:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005ac0:	4b08      	ldr	r3, [pc, #32]	; (8005ae4 <STM32446GpioHmoder+0xb4>)
 8005ac2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ac6:	6812      	ldr	r2, [r2, #0]
 8005ac8:	601a      	str	r2, [r3, #0]
}
 8005aca:	bf00      	nop
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	f3af 8000 	nop.w
 8005ad8:	00000000 	.word	0x00000000
 8005adc:	40000000 	.word	0x40000000
 8005ae0:	3ff00000 	.word	0x3ff00000
 8005ae4:	20000604 	.word	0x20000604

08005ae8 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005af2:	2302      	movs	r3, #2
 8005af4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f7fa fd24 	bl	8000544 <__aeabi_ui2d>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	ec43 2b11 	vmov	d1, r2, r3
 8005b04:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005b90 <STM32446GpioHospeedr+0xa8>
 8005b08:	f002 f8ac 	bl	8007c64 <pow>
 8005b0c:	ec51 0b10 	vmov	r0, r1, d0
 8005b10:	f04f 0200 	mov.w	r2, #0
 8005b14:	4b20      	ldr	r3, [pc, #128]	; (8005b98 <STM32446GpioHospeedr+0xb0>)
 8005b16:	f7fa fbd7 	bl	80002c8 <__aeabi_dsub>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4610      	mov	r0, r2
 8005b20:	4619      	mov	r1, r3
 8005b22:	f7fb f861 	bl	8000be8 <__aeabi_d2uiz>
 8005b26:	4603      	mov	r3, r0
 8005b28:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005b32:	4b1a      	ldr	r3, [pc, #104]	; (8005b9c <STM32446GpioHospeedr+0xb4>)
 8005b34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b38:	6899      	ldr	r1, [r3, #8]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	43da      	mvns	r2, r3
 8005b4a:	4b14      	ldr	r3, [pc, #80]	; (8005b9c <STM32446GpioHospeedr+0xb4>)
 8005b4c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b50:	400a      	ands	r2, r1
 8005b52:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8005b54:	4b11      	ldr	r3, [pc, #68]	; (8005b9c <STM32446GpioHospeedr+0xb4>)
 8005b56:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b5a:	6899      	ldr	r1, [r3, #8]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	fb02 f303 	mul.w	r3, r2, r3
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	409a      	lsls	r2, r3
 8005b68:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <STM32446GpioHospeedr+0xb4>)
 8005b6a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8005b72:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <STM32446GpioHospeedr+0xb4>)
 8005b74:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005b78:	4b08      	ldr	r3, [pc, #32]	; (8005b9c <STM32446GpioHospeedr+0xb4>)
 8005b7a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b7e:	6892      	ldr	r2, [r2, #8]
 8005b80:	609a      	str	r2, [r3, #8]
}
 8005b82:	bf00      	nop
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	f3af 8000 	nop.w
 8005b90:	00000000 	.word	0x00000000
 8005b94:	40000000 	.word	0x40000000
 8005b98:	3ff00000 	.word	0x3ff00000
 8005b9c:	20000604 	.word	0x20000604

08005ba0 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005baa:	2302      	movs	r3, #2
 8005bac:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7fa fcc8 	bl	8000544 <__aeabi_ui2d>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	ec43 2b11 	vmov	d1, r2, r3
 8005bbc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005c48 <STM32446GpioHpupdr+0xa8>
 8005bc0:	f002 f850 	bl	8007c64 <pow>
 8005bc4:	ec51 0b10 	vmov	r0, r1, d0
 8005bc8:	f04f 0200 	mov.w	r2, #0
 8005bcc:	4b20      	ldr	r3, [pc, #128]	; (8005c50 <STM32446GpioHpupdr+0xb0>)
 8005bce:	f7fa fb7b 	bl	80002c8 <__aeabi_dsub>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	4610      	mov	r0, r2
 8005bd8:	4619      	mov	r1, r3
 8005bda:	f7fb f805 	bl	8000be8 <__aeabi_d2uiz>
 8005bde:	4603      	mov	r3, r0
 8005be0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	4013      	ands	r3, r2
 8005be8:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005bea:	4b1a      	ldr	r3, [pc, #104]	; (8005c54 <STM32446GpioHpupdr+0xb4>)
 8005bec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005bf0:	68d9      	ldr	r1, [r3, #12]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	fb02 f303 	mul.w	r3, r2, r3
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005c00:	43da      	mvns	r2, r3
 8005c02:	4b14      	ldr	r3, [pc, #80]	; (8005c54 <STM32446GpioHpupdr+0xb4>)
 8005c04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c08:	400a      	ands	r2, r1
 8005c0a:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 8005c0c:	4b11      	ldr	r3, [pc, #68]	; (8005c54 <STM32446GpioHpupdr+0xb4>)
 8005c0e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c12:	68d9      	ldr	r1, [r3, #12]
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	fb02 f303 	mul.w	r3, r2, r3
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	409a      	lsls	r2, r3
 8005c20:	4b0c      	ldr	r3, [pc, #48]	; (8005c54 <STM32446GpioHpupdr+0xb4>)
 8005c22:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c26:	430a      	orrs	r2, r1
 8005c28:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 8005c2a:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <STM32446GpioHpupdr+0xb4>)
 8005c2c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005c30:	4b08      	ldr	r3, [pc, #32]	; (8005c54 <STM32446GpioHpupdr+0xb4>)
 8005c32:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c36:	68d2      	ldr	r2, [r2, #12]
 8005c38:	60da      	str	r2, [r3, #12]
}
 8005c3a:	bf00      	nop
 8005c3c:	3710      	adds	r7, #16
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	f3af 8000 	nop.w
 8005c48:	00000000 	.word	0x00000000
 8005c4c:	40000000 	.word	0x40000000
 8005c50:	3ff00000 	.word	0x3ff00000
 8005c54:	20000604 	.word	0x20000604

08005c58 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005c60:	4b05      	ldr	r3, [pc, #20]	; (8005c78 <STM32446GpioHreset+0x20>)
 8005c62:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	0412      	lsls	r2, r2, #16
 8005c6a:	619a      	str	r2, [r3, #24]
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	20000604 	.word	0x20000604

08005c7c <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 8005c84:	4b05      	ldr	r3, [pc, #20]	; (8005c9c <STM32446GpioHset+0x20>)
 8005c86:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	619a      	str	r2, [r3, #24]
}
 8005c8e:	bf00      	nop
 8005c90:	370c      	adds	r7, #12
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	20000604 	.word	0x20000604

08005ca0 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005caa:	2304      	movs	r3, #4
 8005cac:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005cae:	2320      	movs	r3, #32
 8005cb0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005cb2:	6978      	ldr	r0, [r7, #20]
 8005cb4:	f7fa fc46 	bl	8000544 <__aeabi_ui2d>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	ec43 2b11 	vmov	d1, r2, r3
 8005cc0:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005d98 <STM32446GpioHafr+0xf8>
 8005cc4:	f001 ffce 	bl	8007c64 <pow>
 8005cc8:	ec51 0b10 	vmov	r0, r1, d0
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	4b33      	ldr	r3, [pc, #204]	; (8005da0 <STM32446GpioHafr+0x100>)
 8005cd2:	f7fa faf9 	bl	80002c8 <__aeabi_dsub>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	460b      	mov	r3, r1
 8005cda:	4610      	mov	r0, r2
 8005cdc:	4619      	mov	r1, r3
 8005cde:	f7fa ff83 	bl	8000be8 <__aeabi_d2uiz>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	fb03 f202 	mul.w	r2, r3, r2
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d843      	bhi.n	8005d8c <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005d04:	4b27      	ldr	r3, [pc, #156]	; (8005da4 <STM32446GpioHafr+0x104>)
 8005d06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	3208      	adds	r2, #8
 8005d0e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	fb03 f202 	mul.w	r2, r3, r2
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	6938      	ldr	r0, [r7, #16]
 8005d1e:	fb00 f303 	mul.w	r3, r0, r3
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2a:	43da      	mvns	r2, r3
 8005d2c:	4b1d      	ldr	r3, [pc, #116]	; (8005da4 <STM32446GpioHafr+0x104>)
 8005d2e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d32:	4011      	ands	r1, r2
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	3208      	adds	r2, #8
 8005d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005d3c:	4b19      	ldr	r3, [pc, #100]	; (8005da4 <STM32446GpioHafr+0x104>)
 8005d3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	3208      	adds	r2, #8
 8005d46:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	fb03 f202 	mul.w	r2, r3, r2
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	6938      	ldr	r0, [r7, #16]
 8005d56:	fb00 f303 	mul.w	r3, r0, r3
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	687a      	ldr	r2, [r7, #4]
 8005d5e:	409a      	lsls	r2, r3
 8005d60:	4b10      	ldr	r3, [pc, #64]	; (8005da4 <STM32446GpioHafr+0x104>)
 8005d62:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d66:	4311      	orrs	r1, r2
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	3208      	adds	r2, #8
 8005d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 8005d70:	4b0c      	ldr	r3, [pc, #48]	; (8005da4 <STM32446GpioHafr+0x104>)
 8005d72:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005d76:	4b0b      	ldr	r3, [pc, #44]	; (8005da4 <STM32446GpioHafr+0x104>)
 8005d78:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005d7c:	68b9      	ldr	r1, [r7, #8]
 8005d7e:	3108      	adds	r1, #8
 8005d80:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	3208      	adds	r2, #8
 8005d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005d8c:	bf00      	nop
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	f3af 8000 	nop.w
 8005d98:	00000000 	.word	0x00000000
 8005d9c:	40000000 	.word	0x40000000
 8005da0:	3ff00000 	.word	0x3ff00000
 8005da4:	20000604 	.word	0x20000604

08005da8 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	4603      	mov	r3, r0
 8005db0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005db2:	23ff      	movs	r3, #255	; 0xff
 8005db4:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005db6:	4b32      	ldr	r3, [pc, #200]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005db8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a31      	ldr	r2, [pc, #196]	; (8005e84 <STM32446RtcInic+0xdc>)
 8005dc0:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005dc2:	4b2f      	ldr	r3, [pc, #188]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005dc4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	4a2f      	ldr	r2, [pc, #188]	; (8005e88 <STM32446RtcInic+0xe0>)
 8005dcc:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8005dce:	79fb      	ldrb	r3, [r7, #7]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f001 f8c3 	bl	8006f5c <STM32446RtcAccess>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 8005dda:	4b29      	ldr	r3, [pc, #164]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005de0:	4b27      	ldr	r3, [pc, #156]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005de8:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 8005dea:	4b25      	ldr	r3, [pc, #148]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005dec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005df2:	4b23      	ldr	r3, [pc, #140]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005df4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005df8:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005dfc:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005dfe:	4b20      	ldr	r3, [pc, #128]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e00:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e06:	4b1e      	ldr	r3, [pc, #120]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e0c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005e10:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8005e12:	4b1b      	ldr	r3, [pc, #108]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e14:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e18:	68da      	ldr	r2, [r3, #12]
 8005e1a:	4b19      	ldr	r3, [pc, #100]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e1c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e24:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8005e26:	bf00      	nop
 8005e28:	4b15      	ldr	r3, [pc, #84]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d0f7      	beq.n	8005e28 <STM32446RtcInic+0x80>
	status = 6;
 8005e38:	2306      	movs	r3, #6
 8005e3a:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 8005e3c:	4b10      	ldr	r3, [pc, #64]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e3e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e42:	689a      	ldr	r2, [r3, #8]
 8005e44:	4b0e      	ldr	r3, [pc, #56]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e4a:	f022 0220 	bic.w	r2, r2, #32
 8005e4e:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8005e50:	4b0b      	ldr	r3, [pc, #44]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e56:	68da      	ldr	r2, [r3, #12]
 8005e58:	4b09      	ldr	r3, [pc, #36]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e5a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e62:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005e64:	4b06      	ldr	r3, [pc, #24]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <STM32446RtcInic+0xd8>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e72:	601a      	str	r2, [r3, #0]

	return status;
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3710      	adds	r7, #16
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	20000604 	.word	0x20000604
 8005e84:	200007c0 	.word	0x200007c0
 8005e88:	200007c4 	.word	0x200007c4

08005e8c <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 8005e96:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 8005e9a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 8005e9c:	79fb      	ldrb	r3, [r7, #7]
 8005e9e:	4a1c      	ldr	r2, [pc, #112]	; (8005f10 <STM32446RtcHour+0x84>)
 8005ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea4:	08db      	lsrs	r3, r3, #3
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f000 fe75 	bl	8006b98 <STM32446dec2bcd>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 8005eb2:	79fa      	ldrb	r2, [r7, #7]
 8005eb4:	4b16      	ldr	r3, [pc, #88]	; (8005f10 <STM32446RtcHour+0x84>)
 8005eb6:	fba3 1302 	umull	r1, r3, r3, r2
 8005eba:	08d9      	lsrs	r1, r3, #3
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	440b      	add	r3, r1
 8005ec2:	005b      	lsls	r3, r3, #1
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fe65 	bl	8006b98 <STM32446dec2bcd>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005ed2:	4b10      	ldr	r3, [pc, #64]	; (8005f14 <STM32446RtcHour+0x88>)
 8005ed4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a0f      	ldr	r2, [pc, #60]	; (8005f18 <STM32446RtcHour+0x8c>)
 8005edc:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	43da      	mvns	r2, r3
 8005ee2:	4b0d      	ldr	r3, [pc, #52]	; (8005f18 <STM32446RtcHour+0x8c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	4a0b      	ldr	r2, [pc, #44]	; (8005f18 <STM32446RtcHour+0x8c>)
 8005eea:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 8005eec:	7abb      	ldrb	r3, [r7, #10]
 8005eee:	041a      	lsls	r2, r3, #16
 8005ef0:	7afb      	ldrb	r3, [r7, #11]
 8005ef2:	051b      	lsls	r3, r3, #20
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	4b07      	ldr	r3, [pc, #28]	; (8005f18 <STM32446RtcHour+0x8c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	4a06      	ldr	r2, [pc, #24]	; (8005f18 <STM32446RtcHour+0x8c>)
 8005f00:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005f02:	f000 ff87 	bl	8006e14 <STM32446RtcSetTr>
}
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	cccccccd 	.word	0xcccccccd
 8005f14:	20000604 	.word	0x20000604
 8005f18:	200007c0 	.word	0x200007c0

08005f1c <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	4603      	mov	r3, r0
 8005f24:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 8005f26:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8005f2a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 8005f2c:	79fb      	ldrb	r3, [r7, #7]
 8005f2e:	4a1c      	ldr	r2, [pc, #112]	; (8005fa0 <STM32446RtcMinute+0x84>)
 8005f30:	fba2 2303 	umull	r2, r3, r2, r3
 8005f34:	08db      	lsrs	r3, r3, #3
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f000 fe2d 	bl	8006b98 <STM32446dec2bcd>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 8005f42:	79fa      	ldrb	r2, [r7, #7]
 8005f44:	4b16      	ldr	r3, [pc, #88]	; (8005fa0 <STM32446RtcMinute+0x84>)
 8005f46:	fba3 1302 	umull	r1, r3, r3, r2
 8005f4a:	08d9      	lsrs	r1, r3, #3
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 fe1d 	bl	8006b98 <STM32446dec2bcd>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005f62:	4b10      	ldr	r3, [pc, #64]	; (8005fa4 <STM32446RtcMinute+0x88>)
 8005f64:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a0f      	ldr	r2, [pc, #60]	; (8005fa8 <STM32446RtcMinute+0x8c>)
 8005f6c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	43da      	mvns	r2, r3
 8005f72:	4b0d      	ldr	r3, [pc, #52]	; (8005fa8 <STM32446RtcMinute+0x8c>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4013      	ands	r3, r2
 8005f78:	4a0b      	ldr	r2, [pc, #44]	; (8005fa8 <STM32446RtcMinute+0x8c>)
 8005f7a:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 8005f7c:	7abb      	ldrb	r3, [r7, #10]
 8005f7e:	021a      	lsls	r2, r3, #8
 8005f80:	7afb      	ldrb	r3, [r7, #11]
 8005f82:	031b      	lsls	r3, r3, #12
 8005f84:	4313      	orrs	r3, r2
 8005f86:	461a      	mov	r2, r3
 8005f88:	4b07      	ldr	r3, [pc, #28]	; (8005fa8 <STM32446RtcMinute+0x8c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	4a06      	ldr	r2, [pc, #24]	; (8005fa8 <STM32446RtcMinute+0x8c>)
 8005f90:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005f92:	f000 ff3f 	bl	8006e14 <STM32446RtcSetTr>
}
 8005f96:	bf00      	nop
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	cccccccd 	.word	0xcccccccd
 8005fa4:	20000604 	.word	0x20000604
 8005fa8:	200007c0 	.word	0x200007c0

08005fac <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 8005fb6:	237f      	movs	r3, #127	; 0x7f
 8005fb8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 8005fba:	79fb      	ldrb	r3, [r7, #7]
 8005fbc:	4a1b      	ldr	r2, [pc, #108]	; (800602c <STM32446RtcSecond+0x80>)
 8005fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc2:	08db      	lsrs	r3, r3, #3
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fde6 	bl	8006b98 <STM32446dec2bcd>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8005fd0:	79fa      	ldrb	r2, [r7, #7]
 8005fd2:	4b16      	ldr	r3, [pc, #88]	; (800602c <STM32446RtcSecond+0x80>)
 8005fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd8:	08d9      	lsrs	r1, r3, #3
 8005fda:	460b      	mov	r3, r1
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	440b      	add	r3, r1
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fdd6 	bl	8006b98 <STM32446dec2bcd>
 8005fec:	4603      	mov	r3, r0
 8005fee:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005ff0:	4b0f      	ldr	r3, [pc, #60]	; (8006030 <STM32446RtcSecond+0x84>)
 8005ff2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a0e      	ldr	r2, [pc, #56]	; (8006034 <STM32446RtcSecond+0x88>)
 8005ffa:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	43da      	mvns	r2, r3
 8006000:	4b0c      	ldr	r3, [pc, #48]	; (8006034 <STM32446RtcSecond+0x88>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4013      	ands	r3, r2
 8006006:	4a0b      	ldr	r2, [pc, #44]	; (8006034 <STM32446RtcSecond+0x88>)
 8006008:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 800600a:	7aba      	ldrb	r2, [r7, #10]
 800600c:	7afb      	ldrb	r3, [r7, #11]
 800600e:	011b      	lsls	r3, r3, #4
 8006010:	4313      	orrs	r3, r2
 8006012:	461a      	mov	r2, r3
 8006014:	4b07      	ldr	r3, [pc, #28]	; (8006034 <STM32446RtcSecond+0x88>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4313      	orrs	r3, r2
 800601a:	4a06      	ldr	r2, [pc, #24]	; (8006034 <STM32446RtcSecond+0x88>)
 800601c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 800601e:	f000 fef9 	bl	8006e14 <STM32446RtcSetTr>
}
 8006022:	bf00      	nop
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	cccccccd 	.word	0xcccccccd
 8006030:	20000604 	.word	0x20000604
 8006034:	200007c0 	.word	0x200007c0

08006038 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	4603      	mov	r3, r0
 8006040:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8006042:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8006046:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8006048:	79fb      	ldrb	r3, [r7, #7]
 800604a:	4a19      	ldr	r2, [pc, #100]	; (80060b0 <STM32446RtcYear+0x78>)
 800604c:	fba2 2303 	umull	r2, r3, r2, r3
 8006050:	08db      	lsrs	r3, r3, #3
 8006052:	b2db      	uxtb	r3, r3
 8006054:	4618      	mov	r0, r3
 8006056:	f000 fd9f 	bl	8006b98 <STM32446dec2bcd>
 800605a:	4603      	mov	r3, r0
 800605c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 800605e:	79fa      	ldrb	r2, [r7, #7]
 8006060:	4b13      	ldr	r3, [pc, #76]	; (80060b0 <STM32446RtcYear+0x78>)
 8006062:	fba3 1302 	umull	r1, r3, r3, r2
 8006066:	08d9      	lsrs	r1, r3, #3
 8006068:	460b      	mov	r3, r1
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	440b      	add	r3, r1
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	b2db      	uxtb	r3, r3
 8006074:	4618      	mov	r0, r3
 8006076:	f000 fd8f 	bl	8006b98 <STM32446dec2bcd>
 800607a:	4603      	mov	r3, r0
 800607c:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	43da      	mvns	r2, r3
 8006082:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <STM32446RtcYear+0x7c>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4013      	ands	r3, r2
 8006088:	4a0a      	ldr	r2, [pc, #40]	; (80060b4 <STM32446RtcYear+0x7c>)
 800608a:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 800608c:	7abb      	ldrb	r3, [r7, #10]
 800608e:	041a      	lsls	r2, r3, #16
 8006090:	7afb      	ldrb	r3, [r7, #11]
 8006092:	051b      	lsls	r3, r3, #20
 8006094:	4313      	orrs	r3, r2
 8006096:	461a      	mov	r2, r3
 8006098:	4b06      	ldr	r3, [pc, #24]	; (80060b4 <STM32446RtcYear+0x7c>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4313      	orrs	r3, r2
 800609e:	4a05      	ldr	r2, [pc, #20]	; (80060b4 <STM32446RtcYear+0x7c>)
 80060a0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80060a2:	f000 ff09 	bl	8006eb8 <STM32446RtcSetDr>
}
 80060a6:	bf00      	nop
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	cccccccd 	.word	0xcccccccd
 80060b4:	200007c4 	.word	0x200007c4

080060b8 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4603      	mov	r3, r0
 80060c0:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 80060c2:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80060c6:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 80060c8:	79fa      	ldrb	r2, [r7, #7]
 80060ca:	4b12      	ldr	r3, [pc, #72]	; (8006114 <STM32446RtcWeekDay+0x5c>)
 80060cc:	fba3 1302 	umull	r1, r3, r3, r2
 80060d0:	08d9      	lsrs	r1, r3, #3
 80060d2:	460b      	mov	r3, r1
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	440b      	add	r3, r1
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fd5a 	bl	8006b98 <STM32446dec2bcd>
 80060e4:	4603      	mov	r3, r0
 80060e6:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	43da      	mvns	r2, r3
 80060ec:	4b0a      	ldr	r3, [pc, #40]	; (8006118 <STM32446RtcWeekDay+0x60>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4013      	ands	r3, r2
 80060f2:	4a09      	ldr	r2, [pc, #36]	; (8006118 <STM32446RtcWeekDay+0x60>)
 80060f4:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 80060f6:	7afb      	ldrb	r3, [r7, #11]
 80060f8:	035b      	lsls	r3, r3, #13
 80060fa:	461a      	mov	r2, r3
 80060fc:	4b06      	ldr	r3, [pc, #24]	; (8006118 <STM32446RtcWeekDay+0x60>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4313      	orrs	r3, r2
 8006102:	4a05      	ldr	r2, [pc, #20]	; (8006118 <STM32446RtcWeekDay+0x60>)
 8006104:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006106:	f000 fed7 	bl	8006eb8 <STM32446RtcSetDr>
}
 800610a:	bf00      	nop
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	cccccccd 	.word	0xcccccccd
 8006118:	200007c4 	.word	0x200007c4

0800611c <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	4603      	mov	r3, r0
 8006124:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 8006126:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800612a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 800612c:	79fb      	ldrb	r3, [r7, #7]
 800612e:	4a19      	ldr	r2, [pc, #100]	; (8006194 <STM32446RtcMonth+0x78>)
 8006130:	fba2 2303 	umull	r2, r3, r2, r3
 8006134:	08db      	lsrs	r3, r3, #3
 8006136:	b2db      	uxtb	r3, r3
 8006138:	4618      	mov	r0, r3
 800613a:	f000 fd2d 	bl	8006b98 <STM32446dec2bcd>
 800613e:	4603      	mov	r3, r0
 8006140:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 8006142:	79fa      	ldrb	r2, [r7, #7]
 8006144:	4b13      	ldr	r3, [pc, #76]	; (8006194 <STM32446RtcMonth+0x78>)
 8006146:	fba3 1302 	umull	r1, r3, r3, r2
 800614a:	08d9      	lsrs	r1, r3, #3
 800614c:	460b      	mov	r3, r1
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	440b      	add	r3, r1
 8006152:	005b      	lsls	r3, r3, #1
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	b2db      	uxtb	r3, r3
 8006158:	4618      	mov	r0, r3
 800615a:	f000 fd1d 	bl	8006b98 <STM32446dec2bcd>
 800615e:	4603      	mov	r3, r0
 8006160:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	43da      	mvns	r2, r3
 8006166:	4b0c      	ldr	r3, [pc, #48]	; (8006198 <STM32446RtcMonth+0x7c>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4013      	ands	r3, r2
 800616c:	4a0a      	ldr	r2, [pc, #40]	; (8006198 <STM32446RtcMonth+0x7c>)
 800616e:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 8006170:	7abb      	ldrb	r3, [r7, #10]
 8006172:	021a      	lsls	r2, r3, #8
 8006174:	7afb      	ldrb	r3, [r7, #11]
 8006176:	031b      	lsls	r3, r3, #12
 8006178:	4313      	orrs	r3, r2
 800617a:	461a      	mov	r2, r3
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <STM32446RtcMonth+0x7c>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4313      	orrs	r3, r2
 8006182:	4a05      	ldr	r2, [pc, #20]	; (8006198 <STM32446RtcMonth+0x7c>)
 8006184:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006186:	f000 fe97 	bl	8006eb8 <STM32446RtcSetDr>
}
 800618a:	bf00      	nop
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	cccccccd 	.word	0xcccccccd
 8006198:	200007c4 	.word	0x200007c4

0800619c <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 80061a6:	233f      	movs	r3, #63	; 0x3f
 80061a8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 80061aa:	79fb      	ldrb	r3, [r7, #7]
 80061ac:	4a18      	ldr	r2, [pc, #96]	; (8006210 <STM32446RtcDay+0x74>)
 80061ae:	fba2 2303 	umull	r2, r3, r2, r3
 80061b2:	08db      	lsrs	r3, r3, #3
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fcee 	bl	8006b98 <STM32446dec2bcd>
 80061bc:	4603      	mov	r3, r0
 80061be:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 80061c0:	79fa      	ldrb	r2, [r7, #7]
 80061c2:	4b13      	ldr	r3, [pc, #76]	; (8006210 <STM32446RtcDay+0x74>)
 80061c4:	fba3 1302 	umull	r1, r3, r3, r2
 80061c8:	08d9      	lsrs	r1, r3, #3
 80061ca:	460b      	mov	r3, r1
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	440b      	add	r3, r1
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 fcde 	bl	8006b98 <STM32446dec2bcd>
 80061dc:	4603      	mov	r3, r0
 80061de:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	43da      	mvns	r2, r3
 80061e4:	4b0b      	ldr	r3, [pc, #44]	; (8006214 <STM32446RtcDay+0x78>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4013      	ands	r3, r2
 80061ea:	4a0a      	ldr	r2, [pc, #40]	; (8006214 <STM32446RtcDay+0x78>)
 80061ec:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 80061ee:	7aba      	ldrb	r2, [r7, #10]
 80061f0:	7afb      	ldrb	r3, [r7, #11]
 80061f2:	011b      	lsls	r3, r3, #4
 80061f4:	4313      	orrs	r3, r2
 80061f6:	461a      	mov	r2, r3
 80061f8:	4b06      	ldr	r3, [pc, #24]	; (8006214 <STM32446RtcDay+0x78>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	4a05      	ldr	r2, [pc, #20]	; (8006214 <STM32446RtcDay+0x78>)
 8006200:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006202:	f000 fe59 	bl	8006eb8 <STM32446RtcSetDr>
}
 8006206:	bf00      	nop
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	cccccccd 	.word	0xcccccccd
 8006214:	200007c4 	.word	0x200007c4

08006218 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006222:	4b16      	ldr	r3, [pc, #88]	; (800627c <STM32446RtcRegWrite+0x64>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	4b14      	ldr	r3, [pc, #80]	; (800627c <STM32446RtcRegWrite+0x64>)
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006230:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006232:	4b12      	ldr	r3, [pc, #72]	; (800627c <STM32446RtcRegWrite+0x64>)
 8006234:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006238:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800623a:	4b10      	ldr	r3, [pc, #64]	; (800627c <STM32446RtcRegWrite+0x64>)
 800623c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006240:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006244:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006246:	4b0d      	ldr	r3, [pc, #52]	; (800627c <STM32446RtcRegWrite+0x64>)
 8006248:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800624c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800624e:	4b0b      	ldr	r3, [pc, #44]	; (800627c <STM32446RtcRegWrite+0x64>)
 8006250:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006254:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006258:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006260:	4b06      	ldr	r3, [pc, #24]	; (800627c <STM32446RtcRegWrite+0x64>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	4b05      	ldr	r3, [pc, #20]	; (800627c <STM32446RtcRegWrite+0x64>)
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800626e:	601a      	str	r2, [r3, #0]
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	20000604 	.word	0x20000604

08006280 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 8006280:	b590      	push	{r4, r7, lr}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 8006288:	4b46      	ldr	r3, [pc, #280]	; (80063a4 <STM32446Rtcdr2vec+0x124>)
 800628a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	0d1b      	lsrs	r3, r3, #20
 8006296:	b2db      	uxtb	r3, r3
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	b2da      	uxtb	r2, r3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fc5c 	bl	8006b64 <STM32446bcd2dec>
 80062ac:	4603      	mov	r3, r0
 80062ae:	461a      	mov	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	0c1b      	lsrs	r3, r3, #16
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	3301      	adds	r3, #1
 80062be:	f002 020f 	and.w	r2, r2, #15
 80062c2:	b2d2      	uxtb	r2, r2
 80062c4:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	3301      	adds	r3, #1
 80062ca:	781a      	ldrb	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	1c5c      	adds	r4, r3, #1
 80062d0:	4610      	mov	r0, r2
 80062d2:	f000 fc47 	bl	8006b64 <STM32446bcd2dec>
 80062d6:	4603      	mov	r3, r0
 80062d8:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	0b5b      	lsrs	r3, r3, #13
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	3302      	adds	r3, #2
 80062e4:	f002 0207 	and.w	r2, r2, #7
 80062e8:	b2d2      	uxtb	r2, r2
 80062ea:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3302      	adds	r3, #2
 80062f0:	781a      	ldrb	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	1c9c      	adds	r4, r3, #2
 80062f6:	4610      	mov	r0, r2
 80062f8:	f000 fc34 	bl	8006b64 <STM32446bcd2dec>
 80062fc:	4603      	mov	r3, r0
 80062fe:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	0b1b      	lsrs	r3, r3, #12
 8006304:	b2da      	uxtb	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	3303      	adds	r3, #3
 800630a:	f002 0201 	and.w	r2, r2, #1
 800630e:	b2d2      	uxtb	r2, r2
 8006310:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3303      	adds	r3, #3
 8006316:	781a      	ldrb	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	1cdc      	adds	r4, r3, #3
 800631c:	4610      	mov	r0, r2
 800631e:	f000 fc21 	bl	8006b64 <STM32446bcd2dec>
 8006322:	4603      	mov	r3, r0
 8006324:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	0a1b      	lsrs	r3, r3, #8
 800632a:	b2da      	uxtb	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	3304      	adds	r3, #4
 8006330:	f002 020f 	and.w	r2, r2, #15
 8006334:	b2d2      	uxtb	r2, r2
 8006336:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	3304      	adds	r3, #4
 800633c:	781a      	ldrb	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	1d1c      	adds	r4, r3, #4
 8006342:	4610      	mov	r0, r2
 8006344:	f000 fc0e 	bl	8006b64 <STM32446bcd2dec>
 8006348:	4603      	mov	r3, r0
 800634a:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	091b      	lsrs	r3, r3, #4
 8006350:	b2da      	uxtb	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	3305      	adds	r3, #5
 8006356:	f002 0203 	and.w	r2, r2, #3
 800635a:	b2d2      	uxtb	r2, r2
 800635c:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	3305      	adds	r3, #5
 8006362:	781a      	ldrb	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	1d5c      	adds	r4, r3, #5
 8006368:	4610      	mov	r0, r2
 800636a:	f000 fbfb 	bl	8006b64 <STM32446bcd2dec>
 800636e:	4603      	mov	r3, r0
 8006370:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	b2da      	uxtb	r2, r3
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	3306      	adds	r3, #6
 800637a:	f002 020f 	and.w	r2, r2, #15
 800637e:	b2d2      	uxtb	r2, r2
 8006380:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	3306      	adds	r3, #6
 8006386:	781a      	ldrb	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	1d9c      	adds	r4, r3, #6
 800638c:	4610      	mov	r0, r2
 800638e:	f000 fbe9 	bl	8006b64 <STM32446bcd2dec>
 8006392:	4603      	mov	r3, r0
 8006394:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 8006396:	4a04      	ldr	r2, [pc, #16]	; (80063a8 <STM32446Rtcdr2vec+0x128>)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6013      	str	r3, [r2, #0]
}
 800639c:	bf00      	nop
 800639e:	3714      	adds	r7, #20
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd90      	pop	{r4, r7, pc}
 80063a4:	20000604 	.word	0x20000604
 80063a8:	200007c4 	.word	0x200007c4

080063ac <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 80063ac:	b590      	push	{r4, r7, lr}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 80063b4:	4b46      	ldr	r3, [pc, #280]	; (80064d0 <STM32446Rtctr2vec+0x124>)
 80063b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 80063be:	4b44      	ldr	r3, [pc, #272]	; (80064d0 <STM32446Rtctr2vec+0x124>)
 80063c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f003 0320 	and.w	r3, r3, #32
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d07b      	beq.n	80064c6 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	0d1b      	lsrs	r3, r3, #20
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	f003 0303 	and.w	r3, r3, #3
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 fbbe 	bl	8006b64 <STM32446bcd2dec>
 80063e8:	4603      	mov	r3, r0
 80063ea:	461a      	mov	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	0c1b      	lsrs	r3, r3, #16
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3301      	adds	r3, #1
 80063fa:	f002 020f 	and.w	r2, r2, #15
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	3301      	adds	r3, #1
 8006406:	781a      	ldrb	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	1c5c      	adds	r4, r3, #1
 800640c:	4610      	mov	r0, r2
 800640e:	f000 fba9 	bl	8006b64 <STM32446bcd2dec>
 8006412:	4603      	mov	r3, r0
 8006414:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	0b1b      	lsrs	r3, r3, #12
 800641a:	b2da      	uxtb	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3302      	adds	r3, #2
 8006420:	f002 0207 	and.w	r2, r2, #7
 8006424:	b2d2      	uxtb	r2, r2
 8006426:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3302      	adds	r3, #2
 800642c:	781a      	ldrb	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	1c9c      	adds	r4, r3, #2
 8006432:	4610      	mov	r0, r2
 8006434:	f000 fb96 	bl	8006b64 <STM32446bcd2dec>
 8006438:	4603      	mov	r3, r0
 800643a:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	0a1b      	lsrs	r3, r3, #8
 8006440:	b2da      	uxtb	r2, r3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	3303      	adds	r3, #3
 8006446:	f002 020f 	and.w	r2, r2, #15
 800644a:	b2d2      	uxtb	r2, r2
 800644c:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	3303      	adds	r3, #3
 8006452:	781a      	ldrb	r2, [r3, #0]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	1cdc      	adds	r4, r3, #3
 8006458:	4610      	mov	r0, r2
 800645a:	f000 fb83 	bl	8006b64 <STM32446bcd2dec>
 800645e:	4603      	mov	r3, r0
 8006460:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	091b      	lsrs	r3, r3, #4
 8006466:	b2da      	uxtb	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3304      	adds	r3, #4
 800646c:	f002 0207 	and.w	r2, r2, #7
 8006470:	b2d2      	uxtb	r2, r2
 8006472:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	3304      	adds	r3, #4
 8006478:	781a      	ldrb	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	1d1c      	adds	r4, r3, #4
 800647e:	4610      	mov	r0, r2
 8006480:	f000 fb70 	bl	8006b64 <STM32446bcd2dec>
 8006484:	4603      	mov	r3, r0
 8006486:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	b2da      	uxtb	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	3305      	adds	r3, #5
 8006490:	f002 020f 	and.w	r2, r2, #15
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	3305      	adds	r3, #5
 800649c:	781a      	ldrb	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	1d5c      	adds	r4, r3, #5
 80064a2:	4610      	mov	r0, r2
 80064a4:	f000 fb5e 	bl	8006b64 <STM32446bcd2dec>
 80064a8:	4603      	mov	r3, r0
 80064aa:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 80064ac:	4a09      	ldr	r2, [pc, #36]	; (80064d4 <STM32446Rtctr2vec+0x128>)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 80064b2:	4b07      	ldr	r3, [pc, #28]	; (80064d0 <STM32446Rtctr2vec+0x124>)
 80064b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	4b05      	ldr	r3, [pc, #20]	; (80064d0 <STM32446Rtctr2vec+0x124>)
 80064bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80064c0:	f022 0220 	bic.w	r2, r2, #32
 80064c4:	60da      	str	r2, [r3, #12]
	}
}
 80064c6:	bf00      	nop
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd90      	pop	{r4, r7, pc}
 80064ce:	bf00      	nop
 80064d0:	20000604 	.word	0x20000604
 80064d4:	200007c0 	.word	0x200007c0

080064d8 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 80064d8:	b480      	push	{r7}
 80064da:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 80064dc:	4b1f      	ldr	r3, [pc, #124]	; (800655c <STM32446Adc1Inic+0x84>)
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064e2:	4b1e      	ldr	r3, [pc, #120]	; (800655c <STM32446Adc1Inic+0x84>)
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064ea:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 80064ec:	4b1b      	ldr	r3, [pc, #108]	; (800655c <STM32446Adc1Inic+0x84>)
 80064ee:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80064f2:	689a      	ldr	r2, [r3, #8]
 80064f4:	4b19      	ldr	r3, [pc, #100]	; (800655c <STM32446Adc1Inic+0x84>)
 80064f6:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80064fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064fe:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8006500:	4b16      	ldr	r3, [pc, #88]	; (800655c <STM32446Adc1Inic+0x84>)
 8006502:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	4b14      	ldr	r3, [pc, #80]	; (800655c <STM32446Adc1Inic+0x84>)
 800650a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800650e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8006512:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8006514:	4b11      	ldr	r3, [pc, #68]	; (800655c <STM32446Adc1Inic+0x84>)
 8006516:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800651a:	68da      	ldr	r2, [r3, #12]
 800651c:	4b0f      	ldr	r3, [pc, #60]	; (800655c <STM32446Adc1Inic+0x84>)
 800651e:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006522:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8006526:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8006528:	4b0c      	ldr	r3, [pc, #48]	; (800655c <STM32446Adc1Inic+0x84>)
 800652a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800652e:	685a      	ldr	r2, [r3, #4]
 8006530:	4b0a      	ldr	r3, [pc, #40]	; (800655c <STM32446Adc1Inic+0x84>)
 8006532:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006536:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800653a:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 800653c:	4b07      	ldr	r3, [pc, #28]	; (800655c <STM32446Adc1Inic+0x84>)
 800653e:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006542:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006544:	4b05      	ldr	r3, [pc, #20]	; (800655c <STM32446Adc1Inic+0x84>)
 8006546:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800654a:	f042 0212 	orr.w	r2, r2, #18
 800654e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006550:	bf00      	nop
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	20000604 	.word	0x20000604

08006560 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8006560:	b480      	push	{r7}
 8006562:	af00      	add	r7, sp, #0
	ret.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 8006564:	4b07      	ldr	r3, [pc, #28]	; (8006584 <STM32446Adc1VBAT+0x24>)
 8006566:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800656a:	685a      	ldr	r2, [r3, #4]
 800656c:	4b05      	ldr	r3, [pc, #20]	; (8006584 <STM32446Adc1VBAT+0x24>)
 800656e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006572:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006576:	605a      	str	r2, [r3, #4]
}
 8006578:	bf00      	nop
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	20000604 	.word	0x20000604

08006588 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 8006588:	b480      	push	{r7}
 800658a:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 800658c:	4b07      	ldr	r3, [pc, #28]	; (80065ac <STM32446Adc1TEMP+0x24>)
 800658e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	4b05      	ldr	r3, [pc, #20]	; (80065ac <STM32446Adc1TEMP+0x24>)
 8006596:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800659a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800659e:	605a      	str	r2, [r3, #4]
}
 80065a0:	bf00      	nop
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	20000604 	.word	0x20000604

080065b0 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 80065b0:	b480      	push	{r7}
 80065b2:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 80065b4:	4b0c      	ldr	r3, [pc, #48]	; (80065e8 <STM32446Adc1Start+0x38>)
 80065b6:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80065ba:	689a      	ldr	r2, [r3, #8]
 80065bc:	4b0a      	ldr	r3, [pc, #40]	; (80065e8 <STM32446Adc1Start+0x38>)
 80065be:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80065c2:	f042 0201 	orr.w	r2, r2, #1
 80065c6:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 80065c8:	4b07      	ldr	r3, [pc, #28]	; (80065e8 <STM32446Adc1Start+0x38>)
 80065ca:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	4b05      	ldr	r3, [pc, #20]	; (80065e8 <STM32446Adc1Start+0x38>)
 80065d2:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80065d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80065da:	609a      	str	r2, [r3, #8]
}
 80065dc:	bf00      	nop
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	20000604 	.word	0x20000604

080065ec <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 80065f0:	4b13      	ldr	r3, [pc, #76]	; (8006640 <STM32446Adc1Read+0x54>)
 80065f2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d015      	beq.n	800662c <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8006600:	4b0f      	ldr	r3, [pc, #60]	; (8006640 <STM32446Adc1Read+0x54>)
 8006602:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006608:	4618      	mov	r0, r3
 800660a:	f7f9 ff9b 	bl	8000544 <__aeabi_ui2d>
 800660e:	4602      	mov	r2, r0
 8006610:	460b      	mov	r3, r1
 8006612:	490c      	ldr	r1, [pc, #48]	; (8006644 <STM32446Adc1Read+0x58>)
 8006614:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8006618:	4b09      	ldr	r3, [pc, #36]	; (8006640 <STM32446Adc1Read+0x54>)
 800661a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	4b07      	ldr	r3, [pc, #28]	; (8006640 <STM32446Adc1Read+0x54>)
 8006622:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006626:	f022 0210 	bic.w	r2, r2, #16
 800662a:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 800662c:	4b05      	ldr	r3, [pc, #20]	; (8006644 <STM32446Adc1Read+0x58>)
 800662e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006632:	ec43 2b17 	vmov	d7, r2, r3
}
 8006636:	eeb0 0a47 	vmov.f32	s0, s14
 800663a:	eef0 0a67 	vmov.f32	s1, s15
 800663e:	bd80      	pop	{r7, pc}
 8006640:	20000604 	.word	0x20000604
 8006644:	200007e8 	.word	0x200007e8

08006648 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8006648:	b480      	push	{r7}
 800664a:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 800664c:	4b0b      	ldr	r3, [pc, #44]	; (800667c <STM32446Adc1Restart+0x34>)
 800664e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0310 	and.w	r3, r3, #16
 8006658:	2b00      	cmp	r3, #0
 800665a:	d109      	bne.n	8006670 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 800665c:	4b07      	ldr	r3, [pc, #28]	; (800667c <STM32446Adc1Restart+0x34>)
 800665e:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	4b05      	ldr	r3, [pc, #20]	; (800667c <STM32446Adc1Restart+0x34>)
 8006666:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800666a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800666e:	609a      	str	r2, [r3, #8]
}
 8006670:	bf00      	nop
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	20000604 	.word	0x20000604

08006680 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8006684:	4b07      	ldr	r3, [pc, #28]	; (80066a4 <STM32446Adc1Stop+0x24>)
 8006686:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	4b05      	ldr	r3, [pc, #20]	; (80066a4 <STM32446Adc1Stop+0x24>)
 800668e:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8006692:	f042 0201 	orr.w	r2, r2, #1
 8006696:	609a      	str	r2, [r3, #8]
}
 8006698:	bf00      	nop
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	20000604 	.word	0x20000604

080066a8 <STM32446Usart1Inic>:

//USART1
void STM32446Usart1Inic( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	4603      	mov	r3, r0
 80066b0:	ed87 0b00 	vstr	d0, [r7]
 80066b4:	60ba      	str	r2, [r7, #8]
 80066b6:	73fb      	strb	r3, [r7, #15]
 80066b8:	460b      	mov	r3, r1
 80066ba:	73bb      	strb	r3, [r7, #14]
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 80066bc:	4b18      	ldr	r3, [pc, #96]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066c2:	4b17      	ldr	r3, [pc, #92]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	f042 0210 	orr.w	r2, r2, #16
 80066ca:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therfore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 80066cc:	4b14      	ldr	r3, [pc, #80]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d0:	2109      	movs	r1, #9
 80066d2:	2002      	movs	r0, #2
 80066d4:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 80066d6:	4b12      	ldr	r3, [pc, #72]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066da:	210a      	movs	r1, #10
 80066dc:	2002      	movs	r0, #2
 80066de:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 80066e0:	4b0f      	ldr	r3, [pc, #60]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066e4:	2109      	movs	r1, #9
 80066e6:	2007      	movs	r0, #7
 80066e8:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 80066ea:	4b0d      	ldr	r3, [pc, #52]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ee:	210a      	movs	r1, #10
 80066f0:	2007      	movs	r0, #7
 80066f2:	4798      	blx	r3
	3. Program the number of stop bits in USART_CR2.
	4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
	   place. Configure the DMA register as explained in multibuffer communication.
	5. Select the desired baud rate using the USART_BRR register.
	*******************************************************************************/
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 80066f4:	4b0a      	ldr	r3, [pc, #40]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066f6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80066fa:	68da      	ldr	r2, [r3, #12]
 80066fc:	4b08      	ldr	r3, [pc, #32]	; (8006720 <STM32446Usart1Inic+0x78>)
 80066fe:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006702:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006706:	60da      	str	r2, [r3, #12]
	STM32446Usart1Parameters( wordlength, samplingmode, stopbits, baudrate ); // Default
 8006708:	7bb9      	ldrb	r1, [r7, #14]
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	ed97 0b00 	vldr	d0, [r7]
 8006712:	4618      	mov	r0, r3
 8006714:	f000 f858 	bl	80067c8 <STM32446Usart1Parameters>

}
 8006718:	bf00      	nop
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	20000604 	.word	0x20000604

08006724 <STM32446Usart1Transmit>:
void STM32446Usart1Transmit(void) //RM0390 pg801
{
 8006724:	b480      	push	{r7}
 8006726:	af00      	add	r7, sp, #0
		for each data to be transmitted in case of single buffer.
	8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
		that the transmission of the last frame is complete. This is required for instance when
		the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.
	*******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8006728:	4b11      	ldr	r3, [pc, #68]	; (8006770 <STM32446Usart1Transmit+0x4c>)
 800672a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800672e:	695a      	ldr	r2, [r3, #20]
 8006730:	4b0f      	ldr	r3, [pc, #60]	; (8006770 <STM32446Usart1Transmit+0x4c>)
 8006732:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006736:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800673a:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 800673c:	4b0c      	ldr	r3, [pc, #48]	; (8006770 <STM32446Usart1Transmit+0x4c>)
 800673e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <STM32446Usart1Transmit+0x4c>)
 8006746:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800674a:	f042 0208 	orr.w	r2, r2, #8
 800674e:	60da      	str	r2, [r3, #12]
	//ret.usart1.reg->DR = 'A';
	//on real application, use fall threw method in main
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
	ret.usart1.reg->SR &= ~(1 << 6); // TC: Transmission complete
 8006750:	4b07      	ldr	r3, [pc, #28]	; (8006770 <STM32446Usart1Transmit+0x4c>)
 8006752:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <STM32446Usart1Transmit+0x4c>)
 800675a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800675e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006762:	601a      	str	r2, [r3, #0]
}
 8006764:	bf00      	nop
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	20000604 	.word	0x20000604

08006774 <STM32446Usart1Receive>:

void STM32446Usart1Receive(void) //RM0390 pg804
{
 8006774:	b480      	push	{r7}
 8006776:	af00      	add	r7, sp, #0
	/******************************************************************************
		Procedure: baud rate register USART_BRR
	6.	Set the RE bit USART_CR1. This enables the receiver that begins searching for a start
		bit.
	 *******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 6); // DMAR: DMA enable receiver - disabled
 8006778:	4b11      	ldr	r3, [pc, #68]	; (80067c0 <STM32446Usart1Receive+0x4c>)
 800677a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800677e:	695a      	ldr	r2, [r3, #20]
 8006780:	4b0f      	ldr	r3, [pc, #60]	; (80067c0 <STM32446Usart1Receive+0x4c>)
 8006782:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006786:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800678a:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 2); // RE: Receiver enable
 800678c:	4b0c      	ldr	r3, [pc, #48]	; (80067c0 <STM32446Usart1Receive+0x4c>)
 800678e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006792:	68da      	ldr	r2, [r3, #12]
 8006794:	4b0a      	ldr	r3, [pc, #40]	; (80067c0 <STM32446Usart1Receive+0x4c>)
 8006796:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800679a:	f042 0204 	orr.w	r2, r2, #4
 800679e:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->SR &= ~(1 << 5); // RXNE: Read data register not empty
 80067a0:	4b07      	ldr	r3, [pc, #28]	; (80067c0 <STM32446Usart1Receive+0x4c>)
 80067a2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	4b05      	ldr	r3, [pc, #20]	; (80067c0 <STM32446Usart1Receive+0x4c>)
 80067aa:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80067ae:	f022 0220 	bic.w	r2, r2, #32
 80067b2:	601a      	str	r2, [r3, #0]
}
 80067b4:	bf00      	nop
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	20000604 	.word	0x20000604
 80067c4:	00000000 	.word	0x00000000

080067c8 <STM32446Usart1Parameters>:

void STM32446Usart1Parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 80067c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067cc:	b08e      	sub	sp, #56	; 0x38
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	4603      	mov	r3, r0
 80067d2:	ed87 0b02 	vstr	d0, [r7, #8]
 80067d6:	613a      	str	r2, [r7, #16]
 80067d8:	75fb      	strb	r3, [r7, #23]
 80067da:	460b      	mov	r3, r1
 80067dc:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 80067de:	7dfb      	ldrb	r3, [r7, #23]
 80067e0:	2b09      	cmp	r3, #9
 80067e2:	d10a      	bne.n	80067fa <STM32446Usart1Parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 80067e4:	4bb4      	ldr	r3, [pc, #720]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 80067e6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80067ea:	68da      	ldr	r2, [r3, #12]
 80067ec:	4bb2      	ldr	r3, [pc, #712]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 80067ee:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80067f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067f6:	60da      	str	r2, [r3, #12]
 80067f8:	e017      	b.n	800682a <STM32446Usart1Parameters+0x62>
	else if(wordlength == 8)
 80067fa:	7dfb      	ldrb	r3, [r7, #23]
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d10a      	bne.n	8006816 <STM32446Usart1Parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 8006800:	4bad      	ldr	r3, [pc, #692]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006802:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006806:	68da      	ldr	r2, [r3, #12]
 8006808:	4bab      	ldr	r3, [pc, #684]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 800680a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800680e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006812:	60da      	str	r2, [r3, #12]
 8006814:	e009      	b.n	800682a <STM32446Usart1Parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8006816:	4ba8      	ldr	r3, [pc, #672]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006818:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800681c:	68da      	ldr	r2, [r3, #12]
 800681e:	4ba6      	ldr	r3, [pc, #664]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006820:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006824:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006828:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 800682a:	7dbb      	ldrb	r3, [r7, #22]
 800682c:	2b08      	cmp	r3, #8
 800682e:	d10d      	bne.n	800684c <STM32446Usart1Parameters+0x84>
		sampling = 8;
 8006830:	2308      	movs	r3, #8
 8006832:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8006836:	4ba0      	ldr	r3, [pc, #640]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006838:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800683c:	68da      	ldr	r2, [r3, #12]
 800683e:	4b9e      	ldr	r3, [pc, #632]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006840:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006844:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006848:	60da      	str	r2, [r3, #12]
 800684a:	e01d      	b.n	8006888 <STM32446Usart1Parameters+0xc0>
	}else if(samplingmode == 16){
 800684c:	7dbb      	ldrb	r3, [r7, #22]
 800684e:	2b10      	cmp	r3, #16
 8006850:	d10d      	bne.n	800686e <STM32446Usart1Parameters+0xa6>
		sampling = 16;
 8006852:	2310      	movs	r3, #16
 8006854:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8006858:	4b97      	ldr	r3, [pc, #604]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 800685a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	4b95      	ldr	r3, [pc, #596]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006862:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006866:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800686a:	60da      	str	r2, [r3, #12]
 800686c:	e00c      	b.n	8006888 <STM32446Usart1Parameters+0xc0>
	}else{
		sampling = 16;
 800686e:	2310      	movs	r3, #16
 8006870:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8006874:	4b90      	ldr	r3, [pc, #576]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006876:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800687a:	68da      	ldr	r2, [r3, #12]
 800687c:	4b8e      	ldr	r3, [pc, #568]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 800687e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006882:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006886:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8006888:	4b8b      	ldr	r3, [pc, #556]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 800688a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800688e:	691a      	ldr	r2, [r3, #16]
 8006890:	4b89      	ldr	r3, [pc, #548]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006892:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006896:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800689a:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 800689c:	f04f 0200 	mov.w	r2, #0
 80068a0:	4b86      	ldr	r3, [pc, #536]	; (8006abc <STM32446Usart1Parameters+0x2f4>)
 80068a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068a6:	f7f9 fd0f 	bl	80002c8 <__aeabi_dsub>
 80068aa:	4602      	mov	r2, r0
 80068ac:	460b      	mov	r3, r1
 80068ae:	603a      	str	r2, [r7, #0]
 80068b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068b4:	607b      	str	r3, [r7, #4]
 80068b6:	a37e      	add	r3, pc, #504	; (adr r3, 8006ab0 <STM32446Usart1Parameters+0x2e8>)
 80068b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068c0:	f7fa f92c 	bl	8000b1c <__aeabi_dcmplt>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00a      	beq.n	80068e0 <STM32446Usart1Parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 80068ca:	4b7b      	ldr	r3, [pc, #492]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 80068cc:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80068d0:	691a      	ldr	r2, [r3, #16]
 80068d2:	4b79      	ldr	r3, [pc, #484]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 80068d4:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80068d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80068dc:	611a      	str	r2, [r3, #16]
 80068de:	e062      	b.n	80069a6 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 80068e0:	f04f 0200 	mov.w	r2, #0
 80068e4:	4b76      	ldr	r3, [pc, #472]	; (8006ac0 <STM32446Usart1Parameters+0x2f8>)
 80068e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068ea:	f7f9 fced 	bl	80002c8 <__aeabi_dsub>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	4692      	mov	sl, r2
 80068f4:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80068f8:	a36d      	add	r3, pc, #436	; (adr r3, 8006ab0 <STM32446Usart1Parameters+0x2e8>)
 80068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fe:	4650      	mov	r0, sl
 8006900:	4659      	mov	r1, fp
 8006902:	f7fa f90b 	bl	8000b1c <__aeabi_dcmplt>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00a      	beq.n	8006922 <STM32446Usart1Parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 800690c:	4b6a      	ldr	r3, [pc, #424]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 800690e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006912:	691a      	ldr	r2, [r3, #16]
 8006914:	4b68      	ldr	r3, [pc, #416]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006916:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800691a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800691e:	611a      	str	r2, [r3, #16]
 8006920:	e041      	b.n	80069a6 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8006922:	f04f 0200 	mov.w	r2, #0
 8006926:	4b67      	ldr	r3, [pc, #412]	; (8006ac4 <STM32446Usart1Parameters+0x2fc>)
 8006928:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800692c:	f7f9 fccc 	bl	80002c8 <__aeabi_dsub>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4690      	mov	r8, r2
 8006936:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800693a:	a35d      	add	r3, pc, #372	; (adr r3, 8006ab0 <STM32446Usart1Parameters+0x2e8>)
 800693c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006940:	4640      	mov	r0, r8
 8006942:	4649      	mov	r1, r9
 8006944:	f7fa f8ea 	bl	8000b1c <__aeabi_dcmplt>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00a      	beq.n	8006964 <STM32446Usart1Parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 800694e:	4b5a      	ldr	r3, [pc, #360]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006950:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006954:	691a      	ldr	r2, [r3, #16]
 8006956:	4b58      	ldr	r3, [pc, #352]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006958:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800695c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006960:	611a      	str	r2, [r3, #16]
 8006962:	e020      	b.n	80069a6 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8006964:	f04f 0200 	mov.w	r2, #0
 8006968:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800696c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006970:	f7f9 fcaa 	bl	80002c8 <__aeabi_dsub>
 8006974:	4602      	mov	r2, r0
 8006976:	460b      	mov	r3, r1
 8006978:	4614      	mov	r4, r2
 800697a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800697e:	a34c      	add	r3, pc, #304	; (adr r3, 8006ab0 <STM32446Usart1Parameters+0x2e8>)
 8006980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006984:	4620      	mov	r0, r4
 8006986:	4629      	mov	r1, r5
 8006988:	f7fa f8c8 	bl	8000b1c <__aeabi_dcmplt>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d009      	beq.n	80069a6 <STM32446Usart1Parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8006992:	4b49      	ldr	r3, [pc, #292]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006994:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006998:	691a      	ldr	r2, [r3, #16]
 800699a:	4b47      	ldr	r3, [pc, #284]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 800699c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80069a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069a4:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemCoreClock / ( sampling * baudrate );
 80069a6:	4b48      	ldr	r3, [pc, #288]	; (8006ac8 <STM32446Usart1Parameters+0x300>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7f9 fdca 	bl	8000544 <__aeabi_ui2d>
 80069b0:	4604      	mov	r4, r0
 80069b2:	460d      	mov	r5, r1
 80069b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	fb02 f303 	mul.w	r3, r2, r3
 80069be:	4618      	mov	r0, r3
 80069c0:	f7f9 fdc0 	bl	8000544 <__aeabi_ui2d>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4620      	mov	r0, r4
 80069ca:	4629      	mov	r1, r5
 80069cc:	f7f9 ff5e 	bl	800088c <__aeabi_ddiv>
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 80069d8:	f107 0318 	add.w	r3, r7, #24
 80069dc:	4618      	mov	r0, r3
 80069de:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80069e2:	f000 fc03 	bl	80071ec <modf>
 80069e6:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 80069ea:	4b33      	ldr	r3, [pc, #204]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 80069ec:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80069f0:	2200      	movs	r2, #0
 80069f2:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 80069f4:	7dbb      	ldrb	r3, [r7, #22]
 80069f6:	2b10      	cmp	r3, #16
 80069f8:	d12b      	bne.n	8006a52 <STM32446Usart1Parameters+0x28a>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 80069fa:	f04f 0200 	mov.w	r2, #0
 80069fe:	4b33      	ldr	r3, [pc, #204]	; (8006acc <STM32446Usart1Parameters+0x304>)
 8006a00:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a04:	f7f9 fe18 	bl	8000638 <__aeabi_dmul>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	ec43 2b17 	vmov	d7, r2, r3
 8006a10:	eeb0 0a47 	vmov.f32	s0, s14
 8006a14:	eef0 0a67 	vmov.f32	s1, s15
 8006a18:	f001 f8de 	bl	8007bd8 <round>
 8006a1c:	ec51 0b10 	vmov	r0, r1, d0
 8006a20:	4b25      	ldr	r3, [pc, #148]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006a22:	f8d3 4154 	ldr.w	r4, [r3, #340]	; 0x154
 8006a26:	f7fa f8df 	bl	8000be8 <__aeabi_d2uiz>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006a2e:	4b22      	ldr	r3, [pc, #136]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006a30:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006a34:	689c      	ldr	r4, [r3, #8]
 8006a36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	f7fa f8d3 	bl	8000be8 <__aeabi_d2uiz>
 8006a42:	4603      	mov	r3, r0
 8006a44:	011a      	lsls	r2, r3, #4
 8006a46:	4b1c      	ldr	r3, [pc, #112]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006a48:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006a4c:	4322      	orrs	r2, r4
 8006a4e:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8006a50:	e06b      	b.n	8006b2a <STM32446Usart1Parameters+0x362>
	}else if(samplingmode == 8){
 8006a52:	7dbb      	ldrb	r3, [r7, #22]
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d13d      	bne.n	8006ad4 <STM32446Usart1Parameters+0x30c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8006a58:	f04f 0200 	mov.w	r2, #0
 8006a5c:	4b1c      	ldr	r3, [pc, #112]	; (8006ad0 <STM32446Usart1Parameters+0x308>)
 8006a5e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a62:	f7f9 fde9 	bl	8000638 <__aeabi_dmul>
 8006a66:	4602      	mov	r2, r0
 8006a68:	460b      	mov	r3, r1
 8006a6a:	ec43 2b17 	vmov	d7, r2, r3
 8006a6e:	eeb0 0a47 	vmov.f32	s0, s14
 8006a72:	eef0 0a67 	vmov.f32	s1, s15
 8006a76:	f001 f8af 	bl	8007bd8 <round>
 8006a7a:	ec51 0b10 	vmov	r0, r1, d0
 8006a7e:	4b0e      	ldr	r3, [pc, #56]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006a80:	f8d3 4154 	ldr.w	r4, [r3, #340]	; 0x154
 8006a84:	f7fa f8b0 	bl	8000be8 <__aeabi_d2uiz>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006a8c:	4b0a      	ldr	r3, [pc, #40]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006a8e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006a92:	689c      	ldr	r4, [r3, #8]
 8006a94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a98:	4610      	mov	r0, r2
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	f7fa f8a4 	bl	8000be8 <__aeabi_d2uiz>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	011a      	lsls	r2, r3, #4
 8006aa4:	4b04      	ldr	r3, [pc, #16]	; (8006ab8 <STM32446Usart1Parameters+0x2f0>)
 8006aa6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006aaa:	4322      	orrs	r2, r4
 8006aac:	609a      	str	r2, [r3, #8]
}
 8006aae:	e03c      	b.n	8006b2a <STM32446Usart1Parameters+0x362>
 8006ab0:	88e368f1 	.word	0x88e368f1
 8006ab4:	3ee4f8b5 	.word	0x3ee4f8b5
 8006ab8:	20000604 	.word	0x20000604
 8006abc:	3fe00000 	.word	0x3fe00000
 8006ac0:	3ff00000 	.word	0x3ff00000
 8006ac4:	3ff80000 	.word	0x3ff80000
 8006ac8:	20000004 	.word	0x20000004
 8006acc:	40300000 	.word	0x40300000
 8006ad0:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006ad4:	f04f 0200 	mov.w	r2, #0
 8006ad8:	4b16      	ldr	r3, [pc, #88]	; (8006b34 <STM32446Usart1Parameters+0x36c>)
 8006ada:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006ade:	f7f9 fdab 	bl	8000638 <__aeabi_dmul>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	ec43 2b17 	vmov	d7, r2, r3
 8006aea:	eeb0 0a47 	vmov.f32	s0, s14
 8006aee:	eef0 0a67 	vmov.f32	s1, s15
 8006af2:	f001 f871 	bl	8007bd8 <round>
 8006af6:	ec51 0b10 	vmov	r0, r1, d0
 8006afa:	4b0f      	ldr	r3, [pc, #60]	; (8006b38 <STM32446Usart1Parameters+0x370>)
 8006afc:	f8d3 4154 	ldr.w	r4, [r3, #340]	; 0x154
 8006b00:	f7fa f872 	bl	8000be8 <__aeabi_d2uiz>
 8006b04:	4603      	mov	r3, r0
 8006b06:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8006b08:	4b0b      	ldr	r3, [pc, #44]	; (8006b38 <STM32446Usart1Parameters+0x370>)
 8006b0a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006b0e:	689c      	ldr	r4, [r3, #8]
 8006b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b14:	4610      	mov	r0, r2
 8006b16:	4619      	mov	r1, r3
 8006b18:	f7fa f866 	bl	8000be8 <__aeabi_d2uiz>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	011a      	lsls	r2, r3, #4
 8006b20:	4b05      	ldr	r3, [pc, #20]	; (8006b38 <STM32446Usart1Parameters+0x370>)
 8006b22:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006b26:	4322      	orrs	r2, r4
 8006b28:	609a      	str	r2, [r3, #8]
}
 8006b2a:	bf00      	nop
 8006b2c:	3738      	adds	r7, #56	; 0x38
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b34:	40300000 	.word	0x40300000
 8006b38:	20000604 	.word	0x20000604

08006b3c <STM32446Usart1Stop>:

void STM32446Usart1Stop(void){
 8006b3c:	b480      	push	{r7}
 8006b3e:	af00      	add	r7, sp, #0
	// added this as disable after confirmed end of transmission [9]
	ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
 8006b40:	4b07      	ldr	r3, [pc, #28]	; (8006b60 <STM32446Usart1Stop+0x24>)
 8006b42:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	4b05      	ldr	r3, [pc, #20]	; (8006b60 <STM32446Usart1Stop+0x24>)
 8006b4a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006b4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b52:	60da      	str	r2, [r3, #12]
}
 8006b54:	bf00      	nop
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	20000604 	.word	0x20000604

08006b64 <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8006b6e:	79fb      	ldrb	r3, [r7, #7]
 8006b70:	091b      	lsrs	r3, r3, #4
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	461a      	mov	r2, r3
 8006b76:	0092      	lsls	r2, r2, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	f003 030f 	and.w	r3, r3, #15
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	4413      	add	r3, r2
 8006b88:	b2db      	uxtb	r3, r3
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr
	...

08006b98 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006ba2:	79fb      	ldrb	r3, [r7, #7]
 8006ba4:	4a0c      	ldr	r2, [pc, #48]	; (8006bd8 <STM32446dec2bcd+0x40>)
 8006ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8006baa:	08db      	lsrs	r3, r3, #3
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	b2d8      	uxtb	r0, r3
 8006bb2:	79fa      	ldrb	r2, [r7, #7]
 8006bb4:	4b08      	ldr	r3, [pc, #32]	; (8006bd8 <STM32446dec2bcd+0x40>)
 8006bb6:	fba3 1302 	umull	r1, r3, r3, r2
 8006bba:	08d9      	lsrs	r1, r3, #3
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	440b      	add	r3, r1
 8006bc2:	005b      	lsls	r3, r3, #1
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	4403      	add	r3, r0
 8006bca:	b2db      	uxtb	r3, r3
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr
 8006bd8:	cccccccd 	.word	0xcccccccd

08006bdc <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	460b      	mov	r3, r1
 8006be6:	607a      	str	r2, [r7, #4]
 8006be8:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8006bea:	4b26      	ldr	r3, [pc, #152]	; (8006c84 <STM32446triggerA+0xa8>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8006bf0:	4b24      	ldr	r3, [pc, #144]	; (8006c84 <STM32446triggerA+0xa8>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d002      	beq.n	8006bfe <STM32446triggerA+0x22>
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d010      	beq.n	8006c1e <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8006bfc:	e039      	b.n	8006c72 <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8006bfe:	7afb      	ldrb	r3, [r7, #11]
 8006c00:	2201      	movs	r2, #1
 8006c02:	fa02 f303 	lsl.w	r3, r2, r3
 8006c06:	461a      	mov	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d02d      	beq.n	8006c6c <STM32446triggerA+0x90>
				mem[1] = counter;
 8006c10:	4a1c      	ldr	r2, [pc, #112]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8006c16:	4b1b      	ldr	r3, [pc, #108]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c18:	2201      	movs	r2, #1
 8006c1a:	601a      	str	r2, [r3, #0]
			break;
 8006c1c:	e026      	b.n	8006c6c <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8006c1e:	7afb      	ldrb	r3, [r7, #11]
 8006c20:	2201      	movs	r2, #1
 8006c22:	fa02 f303 	lsl.w	r3, r2, r3
 8006c26:	461a      	mov	r2, r3
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d01f      	beq.n	8006c70 <STM32446triggerA+0x94>
				mem[2] = counter;
 8006c30:	4a14      	ldr	r2, [pc, #80]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8006c36:	4b13      	ldr	r3, [pc, #76]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	4b11      	ldr	r3, [pc, #68]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d907      	bls.n	8006c54 <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8006c44:	4b0f      	ldr	r3, [pc, #60]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	4b0e      	ldr	r3, [pc, #56]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	4a0d      	ldr	r2, [pc, #52]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c50:	60d3      	str	r3, [r2, #12]
 8006c52:	e007      	b.n	8006c64 <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8006c54:	4b0b      	ldr	r3, [pc, #44]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c56:	689a      	ldr	r2, [r3, #8]
 8006c58:	4b0a      	ldr	r3, [pc, #40]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	4a08      	ldr	r2, [pc, #32]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c62:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8006c64:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	601a      	str	r2, [r3, #0]
			break;
 8006c6a:	e001      	b.n	8006c70 <STM32446triggerA+0x94>
			break;
 8006c6c:	bf00      	nop
 8006c6e:	e000      	b.n	8006c72 <STM32446triggerA+0x96>
			break;
 8006c70:	bf00      	nop
	}
	return mem[3];
 8006c72:	4b04      	ldr	r3, [pc, #16]	; (8006c84 <STM32446triggerA+0xa8>)
 8006c74:	68db      	ldr	r3, [r3, #12]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	200007c8 	.word	0x200007c8

08006c88 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	603b      	str	r3, [r7, #0]
 8006c94:	4613      	mov	r3, r2
 8006c96:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006c98:	4b25      	ldr	r3, [pc, #148]	; (8006d30 <STM32446triggerB+0xa8>)
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8006c9e:	4b24      	ldr	r3, [pc, #144]	; (8006d30 <STM32446triggerB+0xa8>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d002      	beq.n	8006cac <STM32446triggerB+0x24>
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d010      	beq.n	8006ccc <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 8006caa:	e039      	b.n	8006d20 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	4013      	ands	r3, r2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d02d      	beq.n	8006d1a <STM32446triggerB+0x92>
				nen[1] = counter;
 8006cbe:	4a1c      	ldr	r2, [pc, #112]	; (8006d30 <STM32446triggerB+0xa8>)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006cc4:	4b1a      	ldr	r3, [pc, #104]	; (8006d30 <STM32446triggerB+0xa8>)
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	601a      	str	r2, [r3, #0]
			break;
 8006cca:	e026      	b.n	8006d1a <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8006ccc:	79fb      	ldrb	r3, [r7, #7]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	4013      	ands	r3, r2
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d01f      	beq.n	8006d1e <STM32446triggerB+0x96>
				nen[2] = counter;
 8006cde:	4a14      	ldr	r2, [pc, #80]	; (8006d30 <STM32446triggerB+0xa8>)
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006ce4:	4b12      	ldr	r3, [pc, #72]	; (8006d30 <STM32446triggerB+0xa8>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	1c5a      	adds	r2, r3, #1
 8006cea:	4b11      	ldr	r3, [pc, #68]	; (8006d30 <STM32446triggerB+0xa8>)
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d907      	bls.n	8006d02 <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006cf2:	4b0f      	ldr	r3, [pc, #60]	; (8006d30 <STM32446triggerB+0xa8>)
 8006cf4:	689a      	ldr	r2, [r3, #8]
 8006cf6:	4b0e      	ldr	r3, [pc, #56]	; (8006d30 <STM32446triggerB+0xa8>)
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	1ad3      	subs	r3, r2, r3
 8006cfc:	4a0c      	ldr	r2, [pc, #48]	; (8006d30 <STM32446triggerB+0xa8>)
 8006cfe:	60d3      	str	r3, [r2, #12]
 8006d00:	e007      	b.n	8006d12 <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006d02:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <STM32446triggerB+0xa8>)
 8006d04:	689a      	ldr	r2, [r3, #8]
 8006d06:	4b0a      	ldr	r3, [pc, #40]	; (8006d30 <STM32446triggerB+0xa8>)
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	4a08      	ldr	r2, [pc, #32]	; (8006d30 <STM32446triggerB+0xa8>)
 8006d10:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 8006d12:	4b07      	ldr	r3, [pc, #28]	; (8006d30 <STM32446triggerB+0xa8>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	601a      	str	r2, [r3, #0]
			break;
 8006d18:	e001      	b.n	8006d1e <STM32446triggerB+0x96>
			break;
 8006d1a:	bf00      	nop
 8006d1c:	e000      	b.n	8006d20 <STM32446triggerB+0x98>
			break;
 8006d1e:	bf00      	nop
	}
	return nen[3];
 8006d20:	4b03      	ldr	r3, [pc, #12]	; (8006d30 <STM32446triggerB+0xa8>)
 8006d22:	68db      	ldr	r3, [r3, #12]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3714      	adds	r7, #20
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr
 8006d30:	200007d8 	.word	0x200007d8

08006d34 <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8006d3c:	793b      	ldrb	r3, [r7, #4]
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	021b      	lsls	r3, r3, #8
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	797b      	ldrb	r3, [r7, #5]
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	b29b      	uxth	r3, r3
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8006d60:	797b      	ldrb	r3, [r7, #5]
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	021b      	lsls	r3, r3, #8
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	793b      	ldrb	r3, [r7, #4]
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	b29b      	uxth	r3, r3
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	4603      	mov	r3, r0
 8006d84:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	0a1b      	lsrs	r3, r3, #8
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	723b      	strb	r3, [r7, #8]
 8006d90:	88fb      	ldrh	r3, [r7, #6]
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	727b      	strb	r3, [r7, #9]
	return reg;
 8006d96:	893b      	ldrh	r3, [r7, #8]
 8006d98:	81bb      	strh	r3, [r7, #12]
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	7b3a      	ldrb	r2, [r7, #12]
 8006d9e:	f362 0307 	bfi	r3, r2, #0, #8
 8006da2:	7b7a      	ldrb	r2, [r7, #13]
 8006da4:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	4603      	mov	r3, r0
 8006dbc:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8006dbe:	88fb      	ldrh	r3, [r7, #6]
 8006dc0:	0a1b      	lsrs	r3, r3, #8
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	727b      	strb	r3, [r7, #9]
 8006dc8:	88fb      	ldrh	r3, [r7, #6]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	723b      	strb	r3, [r7, #8]
	return reg;
 8006dce:	893b      	ldrh	r3, [r7, #8]
 8006dd0:	81bb      	strh	r3, [r7, #12]
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	7b3a      	ldrb	r2, [r7, #12]
 8006dd6:	f362 0307 	bfi	r3, r2, #0, #8
 8006dda:	7b7a      	ldrb	r2, [r7, #13]
 8006ddc:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3714      	adds	r7, #20
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	4603      	mov	r3, r0
 8006df4:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006df6:	88fb      	ldrh	r3, [r7, #6]
 8006df8:	021b      	lsls	r3, r3, #8
 8006dfa:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8006dfc:	88fb      	ldrh	r3, [r7, #6]
 8006dfe:	0a1b      	lsrs	r3, r3, #8
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	89fb      	ldrh	r3, [r7, #14]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	b29b      	uxth	r3, r3
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006e18:	4b25      	ldr	r3, [pc, #148]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	4b24      	ldr	r3, [pc, #144]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e26:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006e28:	4b21      	ldr	r3, [pc, #132]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e30:	4b1f      	ldr	r3, [pc, #124]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e32:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e36:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006e3a:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006e3c:	4b1c      	ldr	r3, [pc, #112]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e3e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e44:	4b1a      	ldr	r3, [pc, #104]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e4a:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006e4e:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006e50:	4b17      	ldr	r3, [pc, #92]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e56:	68da      	ldr	r2, [r3, #12]
 8006e58:	4b15      	ldr	r3, [pc, #84]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e5a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e62:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006e64:	bf00      	nop
 8006e66:	4b12      	ldr	r3, [pc, #72]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e68:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d0f7      	beq.n	8006e66 <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8006e76:	4b0e      	ldr	r3, [pc, #56]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e7c:	4a0d      	ldr	r2, [pc, #52]	; (8006eb4 <STM32446RtcSetTr+0xa0>)
 8006e7e:	6812      	ldr	r2, [r2, #0]
 8006e80:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006e82:	4b0b      	ldr	r3, [pc, #44]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e88:	68da      	ldr	r2, [r3, #12]
 8006e8a:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e8c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006e90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e94:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006e96:	4b06      	ldr	r3, [pc, #24]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	4b04      	ldr	r3, [pc, #16]	; (8006eb0 <STM32446RtcSetTr+0x9c>)
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ea4:	601a      	str	r2, [r3, #0]
}
 8006ea6:	bf00      	nop
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	20000604 	.word	0x20000604
 8006eb4:	200007c0 	.word	0x200007c0

08006eb8 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006ebc:	4b25      	ldr	r3, [pc, #148]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4b24      	ldr	r3, [pc, #144]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006eca:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006ecc:	4b21      	ldr	r3, [pc, #132]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006ece:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006ed2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ed4:	4b1f      	ldr	r3, [pc, #124]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006ed6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006eda:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006ede:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006ee0:	4b1c      	ldr	r3, [pc, #112]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006ee2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006ee6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ee8:	4b1a      	ldr	r3, [pc, #104]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006eea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006eee:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006ef2:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006ef4:	4b17      	ldr	r3, [pc, #92]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006ef6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006efa:	68da      	ldr	r2, [r3, #12]
 8006efc:	4b15      	ldr	r3, [pc, #84]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006efe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006f02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006f06:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006f08:	bf00      	nop
 8006f0a:	4b12      	ldr	r3, [pc, #72]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006f0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0f7      	beq.n	8006f0a <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 8006f1a:	4b0e      	ldr	r3, [pc, #56]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006f1c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006f20:	4a0d      	ldr	r2, [pc, #52]	; (8006f58 <STM32446RtcSetDr+0xa0>)
 8006f22:	6812      	ldr	r2, [r2, #0]
 8006f24:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006f26:	4b0b      	ldr	r3, [pc, #44]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006f28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006f2c:	68da      	ldr	r2, [r3, #12]
 8006f2e:	4b09      	ldr	r3, [pc, #36]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006f30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006f34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f38:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006f3a:	4b06      	ldr	r3, [pc, #24]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	4b04      	ldr	r3, [pc, #16]	; (8006f54 <STM32446RtcSetDr+0x9c>)
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f48:	601a      	str	r2, [r3, #0]
}
 8006f4a:	bf00      	nop
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	20000604 	.word	0x20000604
 8006f58:	200007c4 	.word	0x200007c4

08006f5c <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	4603      	mov	r3, r0
 8006f64:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 8006f66:	4b10      	ldr	r3, [pc, #64]	; (8006fa8 <STM32446RtcAccess+0x4c>)
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f6c:	4b0e      	ldr	r3, [pc, #56]	; (8006fa8 <STM32446RtcAccess+0x4c>)
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006f74:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006f76:	4b0c      	ldr	r3, [pc, #48]	; (8006fa8 <STM32446RtcAccess+0x4c>)
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	4b0a      	ldr	r3, [pc, #40]	; (8006fa8 <STM32446RtcAccess+0x4c>)
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f84:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 8006f86:	79fb      	ldrb	r3, [r7, #7]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7fd f88b 	bl	80040a4 <STM32446RccLEnable>
	status = 1;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 8006f92:	79fb      	ldrb	r3, [r7, #7]
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7fd f8e3 	bl	8004160 <STM32446RccLSelect>
	status = 2;
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	73fb      	strb	r3, [r7, #15]
	return status;
 8006f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3710      	adds	r7, #16
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	20000604 	.word	0x20000604

08006fac <template>:
	return sysclk;
}

// TEMPLATE
void template(void)
{ // the best procedure ever does absolutely nothing
 8006fac:	b480      	push	{r7}
 8006fae:	af00      	add	r7, sp, #0

}
 8006fb0:	bf00      	nop
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr
	...

08006fbc <SystickInic>:
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemCoreClock - 1);
 8006fc0:	4b0d      	ldr	r3, [pc, #52]	; (8006ff8 <SystickInic+0x3c>)
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	4b0d      	ldr	r3, [pc, #52]	; (8006ffc <SystickInic+0x40>)
 8006fc6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006fca:	3a01      	subs	r2, #1
 8006fcc:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 8006fce:	4b0b      	ldr	r3, [pc, #44]	; (8006ffc <SystickInic+0x40>)
 8006fd0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 8006fd8:	4b08      	ldr	r3, [pc, #32]	; (8006ffc <SystickInic+0x40>)
 8006fda:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	4b06      	ldr	r3, [pc, #24]	; (8006ffc <SystickInic+0x40>)
 8006fe2:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006fe6:	f042 0206 	orr.w	r2, r2, #6
 8006fea:	601a      	str	r2, [r3, #0]
}
 8006fec:	bf00      	nop
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	20000004 	.word	0x20000004
 8006ffc:	20000604 	.word	0x20000604

08007000 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000) - 1);
 8007008:	4b16      	ldr	r3, [pc, #88]	; (8007064 <STM32446delay_ms+0x64>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a16      	ldr	r2, [pc, #88]	; (8007068 <STM32446delay_ms+0x68>)
 800700e:	fba2 2303 	umull	r2, r3, r2, r3
 8007012:	099a      	lsrs	r2, r3, #6
 8007014:	4b15      	ldr	r3, [pc, #84]	; (800706c <STM32446delay_ms+0x6c>)
 8007016:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800701a:	3a01      	subs	r2, #1
 800701c:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 800701e:	4b13      	ldr	r3, [pc, #76]	; (800706c <STM32446delay_ms+0x6c>)
 8007020:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	4b11      	ldr	r3, [pc, #68]	; (800706c <STM32446delay_ms+0x6c>)
 8007028:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800702c:	f042 0201 	orr.w	r2, r2, #1
 8007030:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8007032:	4b0f      	ldr	r3, [pc, #60]	; (8007070 <STM32446delay_ms+0x70>)
 8007034:	2200      	movs	r2, #0
 8007036:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 8007038:	bf00      	nop
 800703a:	4b0d      	ldr	r3, [pc, #52]	; (8007070 <STM32446delay_ms+0x70>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	429a      	cmp	r2, r3
 8007042:	d8fa      	bhi.n	800703a <STM32446delay_ms+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8007044:	4b09      	ldr	r3, [pc, #36]	; (800706c <STM32446delay_ms+0x6c>)
 8007046:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	4b07      	ldr	r3, [pc, #28]	; (800706c <STM32446delay_ms+0x6c>)
 800704e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007052:	f022 0201 	bic.w	r2, r2, #1
 8007056:	601a      	str	r2, [r3, #0]
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr
 8007064:	20000004 	.word	0x20000004
 8007068:	10624dd3 	.word	0x10624dd3
 800706c:	20000604 	.word	0x20000604
 8007070:	200007bc 	.word	0x200007bc

08007074 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t ten_us)
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 100000) - 1);
 800707c:	4b17      	ldr	r3, [pc, #92]	; (80070dc <STM32446delay_10us+0x68>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	095b      	lsrs	r3, r3, #5
 8007082:	4a17      	ldr	r2, [pc, #92]	; (80070e0 <STM32446delay_10us+0x6c>)
 8007084:	fba2 2303 	umull	r2, r3, r2, r3
 8007088:	09da      	lsrs	r2, r3, #7
 800708a:	4b16      	ldr	r3, [pc, #88]	; (80070e4 <STM32446delay_10us+0x70>)
 800708c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007090:	3a01      	subs	r2, #1
 8007092:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8007094:	4b13      	ldr	r3, [pc, #76]	; (80070e4 <STM32446delay_10us+0x70>)
 8007096:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	4b11      	ldr	r3, [pc, #68]	; (80070e4 <STM32446delay_10us+0x70>)
 800709e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80070a2:	f042 0201 	orr.w	r2, r2, #1
 80070a6:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80070a8:	4b0f      	ldr	r3, [pc, #60]	; (80070e8 <STM32446delay_10us+0x74>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ten_us);
 80070ae:	bf00      	nop
 80070b0:	4b0d      	ldr	r3, [pc, #52]	; (80070e8 <STM32446delay_10us+0x74>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d8fa      	bhi.n	80070b0 <STM32446delay_10us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80070ba:	4b0a      	ldr	r3, [pc, #40]	; (80070e4 <STM32446delay_10us+0x70>)
 80070bc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	4b08      	ldr	r3, [pc, #32]	; (80070e4 <STM32446delay_10us+0x70>)
 80070c4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80070c8:	f022 0201 	bic.w	r2, r2, #1
 80070cc:	601a      	str	r2, [r3, #0]
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	20000004 	.word	0x20000004
 80070e0:	0a7c5ac5 	.word	0x0a7c5ac5
 80070e4:	20000604 	.word	0x20000604
 80070e8:	200007bc 	.word	0x200007bc

080070ec <STM32446delay_us>:

void STM32446delay_us(uint32_t us)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000000) - 1);
 80070f4:	4b16      	ldr	r3, [pc, #88]	; (8007150 <STM32446delay_us+0x64>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a16      	ldr	r2, [pc, #88]	; (8007154 <STM32446delay_us+0x68>)
 80070fa:	fba2 2303 	umull	r2, r3, r2, r3
 80070fe:	0c9a      	lsrs	r2, r3, #18
 8007100:	4b15      	ldr	r3, [pc, #84]	; (8007158 <STM32446delay_us+0x6c>)
 8007102:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007106:	3a01      	subs	r2, #1
 8007108:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 800710a:	4b13      	ldr	r3, [pc, #76]	; (8007158 <STM32446delay_us+0x6c>)
 800710c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	4b11      	ldr	r3, [pc, #68]	; (8007158 <STM32446delay_us+0x6c>)
 8007114:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007118:	f042 0201 	orr.w	r2, r2, #1
 800711c:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 800711e:	4b0f      	ldr	r3, [pc, #60]	; (800715c <STM32446delay_us+0x70>)
 8007120:	2200      	movs	r2, #0
 8007122:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 8007124:	bf00      	nop
 8007126:	4b0d      	ldr	r3, [pc, #52]	; (800715c <STM32446delay_us+0x70>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	429a      	cmp	r2, r3
 800712e:	d8fa      	bhi.n	8007126 <STM32446delay_us+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8007130:	4b09      	ldr	r3, [pc, #36]	; (8007158 <STM32446delay_us+0x6c>)
 8007132:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	4b07      	ldr	r3, [pc, #28]	; (8007158 <STM32446delay_us+0x6c>)
 800713a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800713e:	f022 0201 	bic.w	r2, r2, #1
 8007142:	601a      	str	r2, [r3, #0]
}
 8007144:	bf00      	nop
 8007146:	370c      	adds	r7, #12
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	20000004 	.word	0x20000004
 8007154:	431bde83 	.word	0x431bde83
 8007158:	20000604 	.word	0x20000604
 800715c:	200007bc 	.word	0x200007bc

08007160 <SysTick_Handler>:

/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8007160:	b480      	push	{r7}
 8007162:	af00      	add	r7, sp, #0
	DelayCounter++;
 8007164:	4b04      	ldr	r3, [pc, #16]	; (8007178 <SysTick_Handler+0x18>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	3301      	adds	r3, #1
 800716a:	4a03      	ldr	r2, [pc, #12]	; (8007178 <SysTick_Handler+0x18>)
 800716c:	6013      	str	r3, [r2, #0]
}
 800716e:	bf00      	nop
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr
 8007178:	200007bc 	.word	0x200007bc

0800717c <__errno>:
 800717c:	4b01      	ldr	r3, [pc, #4]	; (8007184 <__errno+0x8>)
 800717e:	6818      	ldr	r0, [r3, #0]
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	20000008 	.word	0x20000008

08007188 <__libc_init_array>:
 8007188:	b570      	push	{r4, r5, r6, lr}
 800718a:	4d0d      	ldr	r5, [pc, #52]	; (80071c0 <__libc_init_array+0x38>)
 800718c:	4c0d      	ldr	r4, [pc, #52]	; (80071c4 <__libc_init_array+0x3c>)
 800718e:	1b64      	subs	r4, r4, r5
 8007190:	10a4      	asrs	r4, r4, #2
 8007192:	2600      	movs	r6, #0
 8007194:	42a6      	cmp	r6, r4
 8007196:	d109      	bne.n	80071ac <__libc_init_array+0x24>
 8007198:	4d0b      	ldr	r5, [pc, #44]	; (80071c8 <__libc_init_array+0x40>)
 800719a:	4c0c      	ldr	r4, [pc, #48]	; (80071cc <__libc_init_array+0x44>)
 800719c:	f001 fc7e 	bl	8008a9c <_init>
 80071a0:	1b64      	subs	r4, r4, r5
 80071a2:	10a4      	asrs	r4, r4, #2
 80071a4:	2600      	movs	r6, #0
 80071a6:	42a6      	cmp	r6, r4
 80071a8:	d105      	bne.n	80071b6 <__libc_init_array+0x2e>
 80071aa:	bd70      	pop	{r4, r5, r6, pc}
 80071ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80071b0:	4798      	blx	r3
 80071b2:	3601      	adds	r6, #1
 80071b4:	e7ee      	b.n	8007194 <__libc_init_array+0xc>
 80071b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ba:	4798      	blx	r3
 80071bc:	3601      	adds	r6, #1
 80071be:	e7f2      	b.n	80071a6 <__libc_init_array+0x1e>
 80071c0:	08008d30 	.word	0x08008d30
 80071c4:	08008d30 	.word	0x08008d30
 80071c8:	08008d30 	.word	0x08008d30
 80071cc:	08008d34 	.word	0x08008d34

080071d0 <memcpy>:
 80071d0:	440a      	add	r2, r1
 80071d2:	4291      	cmp	r1, r2
 80071d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80071d8:	d100      	bne.n	80071dc <memcpy+0xc>
 80071da:	4770      	bx	lr
 80071dc:	b510      	push	{r4, lr}
 80071de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071e6:	4291      	cmp	r1, r2
 80071e8:	d1f9      	bne.n	80071de <memcpy+0xe>
 80071ea:	bd10      	pop	{r4, pc}

080071ec <modf>:
 80071ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ee:	ec55 4b10 	vmov	r4, r5, d0
 80071f2:	4606      	mov	r6, r0
 80071f4:	f3c5 500a 	ubfx	r0, r5, #20, #11
 80071f8:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 80071fc:	2b13      	cmp	r3, #19
 80071fe:	462f      	mov	r7, r5
 8007200:	dc21      	bgt.n	8007246 <modf+0x5a>
 8007202:	2b00      	cmp	r3, #0
 8007204:	da07      	bge.n	8007216 <modf+0x2a>
 8007206:	2200      	movs	r2, #0
 8007208:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800720c:	e9c6 2300 	strd	r2, r3, [r6]
 8007210:	ec45 4b10 	vmov	d0, r4, r5
 8007214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007216:	481d      	ldr	r0, [pc, #116]	; (800728c <modf+0xa0>)
 8007218:	4118      	asrs	r0, r3
 800721a:	ea05 0300 	and.w	r3, r5, r0
 800721e:	4323      	orrs	r3, r4
 8007220:	d105      	bne.n	800722e <modf+0x42>
 8007222:	e9c6 4500 	strd	r4, r5, [r6]
 8007226:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 800722a:	461c      	mov	r4, r3
 800722c:	e7f0      	b.n	8007210 <modf+0x24>
 800722e:	2200      	movs	r2, #0
 8007230:	ea25 0300 	bic.w	r3, r5, r0
 8007234:	4620      	mov	r0, r4
 8007236:	4629      	mov	r1, r5
 8007238:	e9c6 2300 	strd	r2, r3, [r6]
 800723c:	f7f9 f844 	bl	80002c8 <__aeabi_dsub>
 8007240:	4604      	mov	r4, r0
 8007242:	460d      	mov	r5, r1
 8007244:	e7e4      	b.n	8007210 <modf+0x24>
 8007246:	2b33      	cmp	r3, #51	; 0x33
 8007248:	dd13      	ble.n	8007272 <modf+0x86>
 800724a:	ed86 0b00 	vstr	d0, [r6]
 800724e:	f000 fc2b 	bl	8007aa8 <__fpclassifyd>
 8007252:	b950      	cbnz	r0, 800726a <modf+0x7e>
 8007254:	4622      	mov	r2, r4
 8007256:	462b      	mov	r3, r5
 8007258:	4620      	mov	r0, r4
 800725a:	4629      	mov	r1, r5
 800725c:	f7f9 f836 	bl	80002cc <__adddf3>
 8007260:	4604      	mov	r4, r0
 8007262:	460d      	mov	r5, r1
 8007264:	e9c6 4500 	strd	r4, r5, [r6]
 8007268:	e7d2      	b.n	8007210 <modf+0x24>
 800726a:	2400      	movs	r4, #0
 800726c:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8007270:	e7ce      	b.n	8007210 <modf+0x24>
 8007272:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8007276:	f04f 30ff 	mov.w	r0, #4294967295
 800727a:	40d8      	lsrs	r0, r3
 800727c:	ea14 0300 	ands.w	r3, r4, r0
 8007280:	d0cf      	beq.n	8007222 <modf+0x36>
 8007282:	462b      	mov	r3, r5
 8007284:	ea24 0200 	bic.w	r2, r4, r0
 8007288:	e7d4      	b.n	8007234 <modf+0x48>
 800728a:	bf00      	nop
 800728c:	000fffff 	.word	0x000fffff

08007290 <_vsniprintf_r>:
 8007290:	b530      	push	{r4, r5, lr}
 8007292:	4614      	mov	r4, r2
 8007294:	2c00      	cmp	r4, #0
 8007296:	b09b      	sub	sp, #108	; 0x6c
 8007298:	4605      	mov	r5, r0
 800729a:	461a      	mov	r2, r3
 800729c:	da05      	bge.n	80072aa <_vsniprintf_r+0x1a>
 800729e:	238b      	movs	r3, #139	; 0x8b
 80072a0:	6003      	str	r3, [r0, #0]
 80072a2:	f04f 30ff 	mov.w	r0, #4294967295
 80072a6:	b01b      	add	sp, #108	; 0x6c
 80072a8:	bd30      	pop	{r4, r5, pc}
 80072aa:	f44f 7302 	mov.w	r3, #520	; 0x208
 80072ae:	f8ad 300c 	strh.w	r3, [sp, #12]
 80072b2:	bf14      	ite	ne
 80072b4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80072b8:	4623      	moveq	r3, r4
 80072ba:	9302      	str	r3, [sp, #8]
 80072bc:	9305      	str	r3, [sp, #20]
 80072be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80072c2:	9100      	str	r1, [sp, #0]
 80072c4:	9104      	str	r1, [sp, #16]
 80072c6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80072ca:	4669      	mov	r1, sp
 80072cc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80072ce:	f000 f957 	bl	8007580 <_svfiprintf_r>
 80072d2:	1c43      	adds	r3, r0, #1
 80072d4:	bfbc      	itt	lt
 80072d6:	238b      	movlt	r3, #139	; 0x8b
 80072d8:	602b      	strlt	r3, [r5, #0]
 80072da:	2c00      	cmp	r4, #0
 80072dc:	d0e3      	beq.n	80072a6 <_vsniprintf_r+0x16>
 80072de:	9b00      	ldr	r3, [sp, #0]
 80072e0:	2200      	movs	r2, #0
 80072e2:	701a      	strb	r2, [r3, #0]
 80072e4:	e7df      	b.n	80072a6 <_vsniprintf_r+0x16>
	...

080072e8 <vsniprintf>:
 80072e8:	b507      	push	{r0, r1, r2, lr}
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	4613      	mov	r3, r2
 80072ee:	460a      	mov	r2, r1
 80072f0:	4601      	mov	r1, r0
 80072f2:	4803      	ldr	r0, [pc, #12]	; (8007300 <vsniprintf+0x18>)
 80072f4:	6800      	ldr	r0, [r0, #0]
 80072f6:	f7ff ffcb 	bl	8007290 <_vsniprintf_r>
 80072fa:	b003      	add	sp, #12
 80072fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8007300:	20000008 	.word	0x20000008

08007304 <__retarget_lock_acquire_recursive>:
 8007304:	4770      	bx	lr

08007306 <__retarget_lock_release_recursive>:
 8007306:	4770      	bx	lr

08007308 <_free_r>:
 8007308:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800730a:	2900      	cmp	r1, #0
 800730c:	d044      	beq.n	8007398 <_free_r+0x90>
 800730e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007312:	9001      	str	r0, [sp, #4]
 8007314:	2b00      	cmp	r3, #0
 8007316:	f1a1 0404 	sub.w	r4, r1, #4
 800731a:	bfb8      	it	lt
 800731c:	18e4      	addlt	r4, r4, r3
 800731e:	f000 fc17 	bl	8007b50 <__malloc_lock>
 8007322:	4a1e      	ldr	r2, [pc, #120]	; (800739c <_free_r+0x94>)
 8007324:	9801      	ldr	r0, [sp, #4]
 8007326:	6813      	ldr	r3, [r2, #0]
 8007328:	b933      	cbnz	r3, 8007338 <_free_r+0x30>
 800732a:	6063      	str	r3, [r4, #4]
 800732c:	6014      	str	r4, [r2, #0]
 800732e:	b003      	add	sp, #12
 8007330:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007334:	f000 bc12 	b.w	8007b5c <__malloc_unlock>
 8007338:	42a3      	cmp	r3, r4
 800733a:	d908      	bls.n	800734e <_free_r+0x46>
 800733c:	6825      	ldr	r5, [r4, #0]
 800733e:	1961      	adds	r1, r4, r5
 8007340:	428b      	cmp	r3, r1
 8007342:	bf01      	itttt	eq
 8007344:	6819      	ldreq	r1, [r3, #0]
 8007346:	685b      	ldreq	r3, [r3, #4]
 8007348:	1949      	addeq	r1, r1, r5
 800734a:	6021      	streq	r1, [r4, #0]
 800734c:	e7ed      	b.n	800732a <_free_r+0x22>
 800734e:	461a      	mov	r2, r3
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	b10b      	cbz	r3, 8007358 <_free_r+0x50>
 8007354:	42a3      	cmp	r3, r4
 8007356:	d9fa      	bls.n	800734e <_free_r+0x46>
 8007358:	6811      	ldr	r1, [r2, #0]
 800735a:	1855      	adds	r5, r2, r1
 800735c:	42a5      	cmp	r5, r4
 800735e:	d10b      	bne.n	8007378 <_free_r+0x70>
 8007360:	6824      	ldr	r4, [r4, #0]
 8007362:	4421      	add	r1, r4
 8007364:	1854      	adds	r4, r2, r1
 8007366:	42a3      	cmp	r3, r4
 8007368:	6011      	str	r1, [r2, #0]
 800736a:	d1e0      	bne.n	800732e <_free_r+0x26>
 800736c:	681c      	ldr	r4, [r3, #0]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	6053      	str	r3, [r2, #4]
 8007372:	4421      	add	r1, r4
 8007374:	6011      	str	r1, [r2, #0]
 8007376:	e7da      	b.n	800732e <_free_r+0x26>
 8007378:	d902      	bls.n	8007380 <_free_r+0x78>
 800737a:	230c      	movs	r3, #12
 800737c:	6003      	str	r3, [r0, #0]
 800737e:	e7d6      	b.n	800732e <_free_r+0x26>
 8007380:	6825      	ldr	r5, [r4, #0]
 8007382:	1961      	adds	r1, r4, r5
 8007384:	428b      	cmp	r3, r1
 8007386:	bf04      	itt	eq
 8007388:	6819      	ldreq	r1, [r3, #0]
 800738a:	685b      	ldreq	r3, [r3, #4]
 800738c:	6063      	str	r3, [r4, #4]
 800738e:	bf04      	itt	eq
 8007390:	1949      	addeq	r1, r1, r5
 8007392:	6021      	streq	r1, [r4, #0]
 8007394:	6054      	str	r4, [r2, #4]
 8007396:	e7ca      	b.n	800732e <_free_r+0x26>
 8007398:	b003      	add	sp, #12
 800739a:	bd30      	pop	{r4, r5, pc}
 800739c:	200007f4 	.word	0x200007f4

080073a0 <sbrk_aligned>:
 80073a0:	b570      	push	{r4, r5, r6, lr}
 80073a2:	4e0e      	ldr	r6, [pc, #56]	; (80073dc <sbrk_aligned+0x3c>)
 80073a4:	460c      	mov	r4, r1
 80073a6:	6831      	ldr	r1, [r6, #0]
 80073a8:	4605      	mov	r5, r0
 80073aa:	b911      	cbnz	r1, 80073b2 <sbrk_aligned+0x12>
 80073ac:	f000 fba6 	bl	8007afc <_sbrk_r>
 80073b0:	6030      	str	r0, [r6, #0]
 80073b2:	4621      	mov	r1, r4
 80073b4:	4628      	mov	r0, r5
 80073b6:	f000 fba1 	bl	8007afc <_sbrk_r>
 80073ba:	1c43      	adds	r3, r0, #1
 80073bc:	d00a      	beq.n	80073d4 <sbrk_aligned+0x34>
 80073be:	1cc4      	adds	r4, r0, #3
 80073c0:	f024 0403 	bic.w	r4, r4, #3
 80073c4:	42a0      	cmp	r0, r4
 80073c6:	d007      	beq.n	80073d8 <sbrk_aligned+0x38>
 80073c8:	1a21      	subs	r1, r4, r0
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 fb96 	bl	8007afc <_sbrk_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	d101      	bne.n	80073d8 <sbrk_aligned+0x38>
 80073d4:	f04f 34ff 	mov.w	r4, #4294967295
 80073d8:	4620      	mov	r0, r4
 80073da:	bd70      	pop	{r4, r5, r6, pc}
 80073dc:	200007f8 	.word	0x200007f8

080073e0 <_malloc_r>:
 80073e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e4:	1ccd      	adds	r5, r1, #3
 80073e6:	f025 0503 	bic.w	r5, r5, #3
 80073ea:	3508      	adds	r5, #8
 80073ec:	2d0c      	cmp	r5, #12
 80073ee:	bf38      	it	cc
 80073f0:	250c      	movcc	r5, #12
 80073f2:	2d00      	cmp	r5, #0
 80073f4:	4607      	mov	r7, r0
 80073f6:	db01      	blt.n	80073fc <_malloc_r+0x1c>
 80073f8:	42a9      	cmp	r1, r5
 80073fa:	d905      	bls.n	8007408 <_malloc_r+0x28>
 80073fc:	230c      	movs	r3, #12
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	2600      	movs	r6, #0
 8007402:	4630      	mov	r0, r6
 8007404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007408:	4e2e      	ldr	r6, [pc, #184]	; (80074c4 <_malloc_r+0xe4>)
 800740a:	f000 fba1 	bl	8007b50 <__malloc_lock>
 800740e:	6833      	ldr	r3, [r6, #0]
 8007410:	461c      	mov	r4, r3
 8007412:	bb34      	cbnz	r4, 8007462 <_malloc_r+0x82>
 8007414:	4629      	mov	r1, r5
 8007416:	4638      	mov	r0, r7
 8007418:	f7ff ffc2 	bl	80073a0 <sbrk_aligned>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	4604      	mov	r4, r0
 8007420:	d14d      	bne.n	80074be <_malloc_r+0xde>
 8007422:	6834      	ldr	r4, [r6, #0]
 8007424:	4626      	mov	r6, r4
 8007426:	2e00      	cmp	r6, #0
 8007428:	d140      	bne.n	80074ac <_malloc_r+0xcc>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	4631      	mov	r1, r6
 800742e:	4638      	mov	r0, r7
 8007430:	eb04 0803 	add.w	r8, r4, r3
 8007434:	f000 fb62 	bl	8007afc <_sbrk_r>
 8007438:	4580      	cmp	r8, r0
 800743a:	d13a      	bne.n	80074b2 <_malloc_r+0xd2>
 800743c:	6821      	ldr	r1, [r4, #0]
 800743e:	3503      	adds	r5, #3
 8007440:	1a6d      	subs	r5, r5, r1
 8007442:	f025 0503 	bic.w	r5, r5, #3
 8007446:	3508      	adds	r5, #8
 8007448:	2d0c      	cmp	r5, #12
 800744a:	bf38      	it	cc
 800744c:	250c      	movcc	r5, #12
 800744e:	4629      	mov	r1, r5
 8007450:	4638      	mov	r0, r7
 8007452:	f7ff ffa5 	bl	80073a0 <sbrk_aligned>
 8007456:	3001      	adds	r0, #1
 8007458:	d02b      	beq.n	80074b2 <_malloc_r+0xd2>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	442b      	add	r3, r5
 800745e:	6023      	str	r3, [r4, #0]
 8007460:	e00e      	b.n	8007480 <_malloc_r+0xa0>
 8007462:	6822      	ldr	r2, [r4, #0]
 8007464:	1b52      	subs	r2, r2, r5
 8007466:	d41e      	bmi.n	80074a6 <_malloc_r+0xc6>
 8007468:	2a0b      	cmp	r2, #11
 800746a:	d916      	bls.n	800749a <_malloc_r+0xba>
 800746c:	1961      	adds	r1, r4, r5
 800746e:	42a3      	cmp	r3, r4
 8007470:	6025      	str	r5, [r4, #0]
 8007472:	bf18      	it	ne
 8007474:	6059      	strne	r1, [r3, #4]
 8007476:	6863      	ldr	r3, [r4, #4]
 8007478:	bf08      	it	eq
 800747a:	6031      	streq	r1, [r6, #0]
 800747c:	5162      	str	r2, [r4, r5]
 800747e:	604b      	str	r3, [r1, #4]
 8007480:	4638      	mov	r0, r7
 8007482:	f104 060b 	add.w	r6, r4, #11
 8007486:	f000 fb69 	bl	8007b5c <__malloc_unlock>
 800748a:	f026 0607 	bic.w	r6, r6, #7
 800748e:	1d23      	adds	r3, r4, #4
 8007490:	1af2      	subs	r2, r6, r3
 8007492:	d0b6      	beq.n	8007402 <_malloc_r+0x22>
 8007494:	1b9b      	subs	r3, r3, r6
 8007496:	50a3      	str	r3, [r4, r2]
 8007498:	e7b3      	b.n	8007402 <_malloc_r+0x22>
 800749a:	6862      	ldr	r2, [r4, #4]
 800749c:	42a3      	cmp	r3, r4
 800749e:	bf0c      	ite	eq
 80074a0:	6032      	streq	r2, [r6, #0]
 80074a2:	605a      	strne	r2, [r3, #4]
 80074a4:	e7ec      	b.n	8007480 <_malloc_r+0xa0>
 80074a6:	4623      	mov	r3, r4
 80074a8:	6864      	ldr	r4, [r4, #4]
 80074aa:	e7b2      	b.n	8007412 <_malloc_r+0x32>
 80074ac:	4634      	mov	r4, r6
 80074ae:	6876      	ldr	r6, [r6, #4]
 80074b0:	e7b9      	b.n	8007426 <_malloc_r+0x46>
 80074b2:	230c      	movs	r3, #12
 80074b4:	603b      	str	r3, [r7, #0]
 80074b6:	4638      	mov	r0, r7
 80074b8:	f000 fb50 	bl	8007b5c <__malloc_unlock>
 80074bc:	e7a1      	b.n	8007402 <_malloc_r+0x22>
 80074be:	6025      	str	r5, [r4, #0]
 80074c0:	e7de      	b.n	8007480 <_malloc_r+0xa0>
 80074c2:	bf00      	nop
 80074c4:	200007f4 	.word	0x200007f4

080074c8 <__ssputs_r>:
 80074c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074cc:	688e      	ldr	r6, [r1, #8]
 80074ce:	429e      	cmp	r6, r3
 80074d0:	4682      	mov	sl, r0
 80074d2:	460c      	mov	r4, r1
 80074d4:	4690      	mov	r8, r2
 80074d6:	461f      	mov	r7, r3
 80074d8:	d838      	bhi.n	800754c <__ssputs_r+0x84>
 80074da:	898a      	ldrh	r2, [r1, #12]
 80074dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074e0:	d032      	beq.n	8007548 <__ssputs_r+0x80>
 80074e2:	6825      	ldr	r5, [r4, #0]
 80074e4:	6909      	ldr	r1, [r1, #16]
 80074e6:	eba5 0901 	sub.w	r9, r5, r1
 80074ea:	6965      	ldr	r5, [r4, #20]
 80074ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074f4:	3301      	adds	r3, #1
 80074f6:	444b      	add	r3, r9
 80074f8:	106d      	asrs	r5, r5, #1
 80074fa:	429d      	cmp	r5, r3
 80074fc:	bf38      	it	cc
 80074fe:	461d      	movcc	r5, r3
 8007500:	0553      	lsls	r3, r2, #21
 8007502:	d531      	bpl.n	8007568 <__ssputs_r+0xa0>
 8007504:	4629      	mov	r1, r5
 8007506:	f7ff ff6b 	bl	80073e0 <_malloc_r>
 800750a:	4606      	mov	r6, r0
 800750c:	b950      	cbnz	r0, 8007524 <__ssputs_r+0x5c>
 800750e:	230c      	movs	r3, #12
 8007510:	f8ca 3000 	str.w	r3, [sl]
 8007514:	89a3      	ldrh	r3, [r4, #12]
 8007516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800751a:	81a3      	strh	r3, [r4, #12]
 800751c:	f04f 30ff 	mov.w	r0, #4294967295
 8007520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007524:	6921      	ldr	r1, [r4, #16]
 8007526:	464a      	mov	r2, r9
 8007528:	f7ff fe52 	bl	80071d0 <memcpy>
 800752c:	89a3      	ldrh	r3, [r4, #12]
 800752e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007536:	81a3      	strh	r3, [r4, #12]
 8007538:	6126      	str	r6, [r4, #16]
 800753a:	6165      	str	r5, [r4, #20]
 800753c:	444e      	add	r6, r9
 800753e:	eba5 0509 	sub.w	r5, r5, r9
 8007542:	6026      	str	r6, [r4, #0]
 8007544:	60a5      	str	r5, [r4, #8]
 8007546:	463e      	mov	r6, r7
 8007548:	42be      	cmp	r6, r7
 800754a:	d900      	bls.n	800754e <__ssputs_r+0x86>
 800754c:	463e      	mov	r6, r7
 800754e:	6820      	ldr	r0, [r4, #0]
 8007550:	4632      	mov	r2, r6
 8007552:	4641      	mov	r1, r8
 8007554:	f000 fae2 	bl	8007b1c <memmove>
 8007558:	68a3      	ldr	r3, [r4, #8]
 800755a:	1b9b      	subs	r3, r3, r6
 800755c:	60a3      	str	r3, [r4, #8]
 800755e:	6823      	ldr	r3, [r4, #0]
 8007560:	4433      	add	r3, r6
 8007562:	6023      	str	r3, [r4, #0]
 8007564:	2000      	movs	r0, #0
 8007566:	e7db      	b.n	8007520 <__ssputs_r+0x58>
 8007568:	462a      	mov	r2, r5
 800756a:	f000 fafd 	bl	8007b68 <_realloc_r>
 800756e:	4606      	mov	r6, r0
 8007570:	2800      	cmp	r0, #0
 8007572:	d1e1      	bne.n	8007538 <__ssputs_r+0x70>
 8007574:	6921      	ldr	r1, [r4, #16]
 8007576:	4650      	mov	r0, sl
 8007578:	f7ff fec6 	bl	8007308 <_free_r>
 800757c:	e7c7      	b.n	800750e <__ssputs_r+0x46>
	...

08007580 <_svfiprintf_r>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	4698      	mov	r8, r3
 8007586:	898b      	ldrh	r3, [r1, #12]
 8007588:	061b      	lsls	r3, r3, #24
 800758a:	b09d      	sub	sp, #116	; 0x74
 800758c:	4607      	mov	r7, r0
 800758e:	460d      	mov	r5, r1
 8007590:	4614      	mov	r4, r2
 8007592:	d50e      	bpl.n	80075b2 <_svfiprintf_r+0x32>
 8007594:	690b      	ldr	r3, [r1, #16]
 8007596:	b963      	cbnz	r3, 80075b2 <_svfiprintf_r+0x32>
 8007598:	2140      	movs	r1, #64	; 0x40
 800759a:	f7ff ff21 	bl	80073e0 <_malloc_r>
 800759e:	6028      	str	r0, [r5, #0]
 80075a0:	6128      	str	r0, [r5, #16]
 80075a2:	b920      	cbnz	r0, 80075ae <_svfiprintf_r+0x2e>
 80075a4:	230c      	movs	r3, #12
 80075a6:	603b      	str	r3, [r7, #0]
 80075a8:	f04f 30ff 	mov.w	r0, #4294967295
 80075ac:	e0d1      	b.n	8007752 <_svfiprintf_r+0x1d2>
 80075ae:	2340      	movs	r3, #64	; 0x40
 80075b0:	616b      	str	r3, [r5, #20]
 80075b2:	2300      	movs	r3, #0
 80075b4:	9309      	str	r3, [sp, #36]	; 0x24
 80075b6:	2320      	movs	r3, #32
 80075b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80075c0:	2330      	movs	r3, #48	; 0x30
 80075c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800776c <_svfiprintf_r+0x1ec>
 80075c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075ca:	f04f 0901 	mov.w	r9, #1
 80075ce:	4623      	mov	r3, r4
 80075d0:	469a      	mov	sl, r3
 80075d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075d6:	b10a      	cbz	r2, 80075dc <_svfiprintf_r+0x5c>
 80075d8:	2a25      	cmp	r2, #37	; 0x25
 80075da:	d1f9      	bne.n	80075d0 <_svfiprintf_r+0x50>
 80075dc:	ebba 0b04 	subs.w	fp, sl, r4
 80075e0:	d00b      	beq.n	80075fa <_svfiprintf_r+0x7a>
 80075e2:	465b      	mov	r3, fp
 80075e4:	4622      	mov	r2, r4
 80075e6:	4629      	mov	r1, r5
 80075e8:	4638      	mov	r0, r7
 80075ea:	f7ff ff6d 	bl	80074c8 <__ssputs_r>
 80075ee:	3001      	adds	r0, #1
 80075f0:	f000 80aa 	beq.w	8007748 <_svfiprintf_r+0x1c8>
 80075f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075f6:	445a      	add	r2, fp
 80075f8:	9209      	str	r2, [sp, #36]	; 0x24
 80075fa:	f89a 3000 	ldrb.w	r3, [sl]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 80a2 	beq.w	8007748 <_svfiprintf_r+0x1c8>
 8007604:	2300      	movs	r3, #0
 8007606:	f04f 32ff 	mov.w	r2, #4294967295
 800760a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800760e:	f10a 0a01 	add.w	sl, sl, #1
 8007612:	9304      	str	r3, [sp, #16]
 8007614:	9307      	str	r3, [sp, #28]
 8007616:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800761a:	931a      	str	r3, [sp, #104]	; 0x68
 800761c:	4654      	mov	r4, sl
 800761e:	2205      	movs	r2, #5
 8007620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007624:	4851      	ldr	r0, [pc, #324]	; (800776c <_svfiprintf_r+0x1ec>)
 8007626:	f7f8 fdfb 	bl	8000220 <memchr>
 800762a:	9a04      	ldr	r2, [sp, #16]
 800762c:	b9d8      	cbnz	r0, 8007666 <_svfiprintf_r+0xe6>
 800762e:	06d0      	lsls	r0, r2, #27
 8007630:	bf44      	itt	mi
 8007632:	2320      	movmi	r3, #32
 8007634:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007638:	0711      	lsls	r1, r2, #28
 800763a:	bf44      	itt	mi
 800763c:	232b      	movmi	r3, #43	; 0x2b
 800763e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007642:	f89a 3000 	ldrb.w	r3, [sl]
 8007646:	2b2a      	cmp	r3, #42	; 0x2a
 8007648:	d015      	beq.n	8007676 <_svfiprintf_r+0xf6>
 800764a:	9a07      	ldr	r2, [sp, #28]
 800764c:	4654      	mov	r4, sl
 800764e:	2000      	movs	r0, #0
 8007650:	f04f 0c0a 	mov.w	ip, #10
 8007654:	4621      	mov	r1, r4
 8007656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800765a:	3b30      	subs	r3, #48	; 0x30
 800765c:	2b09      	cmp	r3, #9
 800765e:	d94e      	bls.n	80076fe <_svfiprintf_r+0x17e>
 8007660:	b1b0      	cbz	r0, 8007690 <_svfiprintf_r+0x110>
 8007662:	9207      	str	r2, [sp, #28]
 8007664:	e014      	b.n	8007690 <_svfiprintf_r+0x110>
 8007666:	eba0 0308 	sub.w	r3, r0, r8
 800766a:	fa09 f303 	lsl.w	r3, r9, r3
 800766e:	4313      	orrs	r3, r2
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	46a2      	mov	sl, r4
 8007674:	e7d2      	b.n	800761c <_svfiprintf_r+0x9c>
 8007676:	9b03      	ldr	r3, [sp, #12]
 8007678:	1d19      	adds	r1, r3, #4
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	9103      	str	r1, [sp, #12]
 800767e:	2b00      	cmp	r3, #0
 8007680:	bfbb      	ittet	lt
 8007682:	425b      	neglt	r3, r3
 8007684:	f042 0202 	orrlt.w	r2, r2, #2
 8007688:	9307      	strge	r3, [sp, #28]
 800768a:	9307      	strlt	r3, [sp, #28]
 800768c:	bfb8      	it	lt
 800768e:	9204      	strlt	r2, [sp, #16]
 8007690:	7823      	ldrb	r3, [r4, #0]
 8007692:	2b2e      	cmp	r3, #46	; 0x2e
 8007694:	d10c      	bne.n	80076b0 <_svfiprintf_r+0x130>
 8007696:	7863      	ldrb	r3, [r4, #1]
 8007698:	2b2a      	cmp	r3, #42	; 0x2a
 800769a:	d135      	bne.n	8007708 <_svfiprintf_r+0x188>
 800769c:	9b03      	ldr	r3, [sp, #12]
 800769e:	1d1a      	adds	r2, r3, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	9203      	str	r2, [sp, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	bfb8      	it	lt
 80076a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80076ac:	3402      	adds	r4, #2
 80076ae:	9305      	str	r3, [sp, #20]
 80076b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800777c <_svfiprintf_r+0x1fc>
 80076b4:	7821      	ldrb	r1, [r4, #0]
 80076b6:	2203      	movs	r2, #3
 80076b8:	4650      	mov	r0, sl
 80076ba:	f7f8 fdb1 	bl	8000220 <memchr>
 80076be:	b140      	cbz	r0, 80076d2 <_svfiprintf_r+0x152>
 80076c0:	2340      	movs	r3, #64	; 0x40
 80076c2:	eba0 000a 	sub.w	r0, r0, sl
 80076c6:	fa03 f000 	lsl.w	r0, r3, r0
 80076ca:	9b04      	ldr	r3, [sp, #16]
 80076cc:	4303      	orrs	r3, r0
 80076ce:	3401      	adds	r4, #1
 80076d0:	9304      	str	r3, [sp, #16]
 80076d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076d6:	4826      	ldr	r0, [pc, #152]	; (8007770 <_svfiprintf_r+0x1f0>)
 80076d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076dc:	2206      	movs	r2, #6
 80076de:	f7f8 fd9f 	bl	8000220 <memchr>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d038      	beq.n	8007758 <_svfiprintf_r+0x1d8>
 80076e6:	4b23      	ldr	r3, [pc, #140]	; (8007774 <_svfiprintf_r+0x1f4>)
 80076e8:	bb1b      	cbnz	r3, 8007732 <_svfiprintf_r+0x1b2>
 80076ea:	9b03      	ldr	r3, [sp, #12]
 80076ec:	3307      	adds	r3, #7
 80076ee:	f023 0307 	bic.w	r3, r3, #7
 80076f2:	3308      	adds	r3, #8
 80076f4:	9303      	str	r3, [sp, #12]
 80076f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076f8:	4433      	add	r3, r6
 80076fa:	9309      	str	r3, [sp, #36]	; 0x24
 80076fc:	e767      	b.n	80075ce <_svfiprintf_r+0x4e>
 80076fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007702:	460c      	mov	r4, r1
 8007704:	2001      	movs	r0, #1
 8007706:	e7a5      	b.n	8007654 <_svfiprintf_r+0xd4>
 8007708:	2300      	movs	r3, #0
 800770a:	3401      	adds	r4, #1
 800770c:	9305      	str	r3, [sp, #20]
 800770e:	4619      	mov	r1, r3
 8007710:	f04f 0c0a 	mov.w	ip, #10
 8007714:	4620      	mov	r0, r4
 8007716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800771a:	3a30      	subs	r2, #48	; 0x30
 800771c:	2a09      	cmp	r2, #9
 800771e:	d903      	bls.n	8007728 <_svfiprintf_r+0x1a8>
 8007720:	2b00      	cmp	r3, #0
 8007722:	d0c5      	beq.n	80076b0 <_svfiprintf_r+0x130>
 8007724:	9105      	str	r1, [sp, #20]
 8007726:	e7c3      	b.n	80076b0 <_svfiprintf_r+0x130>
 8007728:	fb0c 2101 	mla	r1, ip, r1, r2
 800772c:	4604      	mov	r4, r0
 800772e:	2301      	movs	r3, #1
 8007730:	e7f0      	b.n	8007714 <_svfiprintf_r+0x194>
 8007732:	ab03      	add	r3, sp, #12
 8007734:	9300      	str	r3, [sp, #0]
 8007736:	462a      	mov	r2, r5
 8007738:	4b0f      	ldr	r3, [pc, #60]	; (8007778 <_svfiprintf_r+0x1f8>)
 800773a:	a904      	add	r1, sp, #16
 800773c:	4638      	mov	r0, r7
 800773e:	f3af 8000 	nop.w
 8007742:	1c42      	adds	r2, r0, #1
 8007744:	4606      	mov	r6, r0
 8007746:	d1d6      	bne.n	80076f6 <_svfiprintf_r+0x176>
 8007748:	89ab      	ldrh	r3, [r5, #12]
 800774a:	065b      	lsls	r3, r3, #25
 800774c:	f53f af2c 	bmi.w	80075a8 <_svfiprintf_r+0x28>
 8007750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007752:	b01d      	add	sp, #116	; 0x74
 8007754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	462a      	mov	r2, r5
 800775e:	4b06      	ldr	r3, [pc, #24]	; (8007778 <_svfiprintf_r+0x1f8>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4638      	mov	r0, r7
 8007764:	f000 f87a 	bl	800785c <_printf_i>
 8007768:	e7eb      	b.n	8007742 <_svfiprintf_r+0x1c2>
 800776a:	bf00      	nop
 800776c:	08008ccc 	.word	0x08008ccc
 8007770:	08008cd6 	.word	0x08008cd6
 8007774:	00000000 	.word	0x00000000
 8007778:	080074c9 	.word	0x080074c9
 800777c:	08008cd2 	.word	0x08008cd2

08007780 <_printf_common>:
 8007780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007784:	4616      	mov	r6, r2
 8007786:	4699      	mov	r9, r3
 8007788:	688a      	ldr	r2, [r1, #8]
 800778a:	690b      	ldr	r3, [r1, #16]
 800778c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007790:	4293      	cmp	r3, r2
 8007792:	bfb8      	it	lt
 8007794:	4613      	movlt	r3, r2
 8007796:	6033      	str	r3, [r6, #0]
 8007798:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800779c:	4607      	mov	r7, r0
 800779e:	460c      	mov	r4, r1
 80077a0:	b10a      	cbz	r2, 80077a6 <_printf_common+0x26>
 80077a2:	3301      	adds	r3, #1
 80077a4:	6033      	str	r3, [r6, #0]
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	0699      	lsls	r1, r3, #26
 80077aa:	bf42      	ittt	mi
 80077ac:	6833      	ldrmi	r3, [r6, #0]
 80077ae:	3302      	addmi	r3, #2
 80077b0:	6033      	strmi	r3, [r6, #0]
 80077b2:	6825      	ldr	r5, [r4, #0]
 80077b4:	f015 0506 	ands.w	r5, r5, #6
 80077b8:	d106      	bne.n	80077c8 <_printf_common+0x48>
 80077ba:	f104 0a19 	add.w	sl, r4, #25
 80077be:	68e3      	ldr	r3, [r4, #12]
 80077c0:	6832      	ldr	r2, [r6, #0]
 80077c2:	1a9b      	subs	r3, r3, r2
 80077c4:	42ab      	cmp	r3, r5
 80077c6:	dc26      	bgt.n	8007816 <_printf_common+0x96>
 80077c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80077cc:	1e13      	subs	r3, r2, #0
 80077ce:	6822      	ldr	r2, [r4, #0]
 80077d0:	bf18      	it	ne
 80077d2:	2301      	movne	r3, #1
 80077d4:	0692      	lsls	r2, r2, #26
 80077d6:	d42b      	bmi.n	8007830 <_printf_common+0xb0>
 80077d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077dc:	4649      	mov	r1, r9
 80077de:	4638      	mov	r0, r7
 80077e0:	47c0      	blx	r8
 80077e2:	3001      	adds	r0, #1
 80077e4:	d01e      	beq.n	8007824 <_printf_common+0xa4>
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	68e5      	ldr	r5, [r4, #12]
 80077ea:	6832      	ldr	r2, [r6, #0]
 80077ec:	f003 0306 	and.w	r3, r3, #6
 80077f0:	2b04      	cmp	r3, #4
 80077f2:	bf08      	it	eq
 80077f4:	1aad      	subeq	r5, r5, r2
 80077f6:	68a3      	ldr	r3, [r4, #8]
 80077f8:	6922      	ldr	r2, [r4, #16]
 80077fa:	bf0c      	ite	eq
 80077fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007800:	2500      	movne	r5, #0
 8007802:	4293      	cmp	r3, r2
 8007804:	bfc4      	itt	gt
 8007806:	1a9b      	subgt	r3, r3, r2
 8007808:	18ed      	addgt	r5, r5, r3
 800780a:	2600      	movs	r6, #0
 800780c:	341a      	adds	r4, #26
 800780e:	42b5      	cmp	r5, r6
 8007810:	d11a      	bne.n	8007848 <_printf_common+0xc8>
 8007812:	2000      	movs	r0, #0
 8007814:	e008      	b.n	8007828 <_printf_common+0xa8>
 8007816:	2301      	movs	r3, #1
 8007818:	4652      	mov	r2, sl
 800781a:	4649      	mov	r1, r9
 800781c:	4638      	mov	r0, r7
 800781e:	47c0      	blx	r8
 8007820:	3001      	adds	r0, #1
 8007822:	d103      	bne.n	800782c <_printf_common+0xac>
 8007824:	f04f 30ff 	mov.w	r0, #4294967295
 8007828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800782c:	3501      	adds	r5, #1
 800782e:	e7c6      	b.n	80077be <_printf_common+0x3e>
 8007830:	18e1      	adds	r1, r4, r3
 8007832:	1c5a      	adds	r2, r3, #1
 8007834:	2030      	movs	r0, #48	; 0x30
 8007836:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800783a:	4422      	add	r2, r4
 800783c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007840:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007844:	3302      	adds	r3, #2
 8007846:	e7c7      	b.n	80077d8 <_printf_common+0x58>
 8007848:	2301      	movs	r3, #1
 800784a:	4622      	mov	r2, r4
 800784c:	4649      	mov	r1, r9
 800784e:	4638      	mov	r0, r7
 8007850:	47c0      	blx	r8
 8007852:	3001      	adds	r0, #1
 8007854:	d0e6      	beq.n	8007824 <_printf_common+0xa4>
 8007856:	3601      	adds	r6, #1
 8007858:	e7d9      	b.n	800780e <_printf_common+0x8e>
	...

0800785c <_printf_i>:
 800785c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007860:	7e0f      	ldrb	r7, [r1, #24]
 8007862:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007864:	2f78      	cmp	r7, #120	; 0x78
 8007866:	4691      	mov	r9, r2
 8007868:	4680      	mov	r8, r0
 800786a:	460c      	mov	r4, r1
 800786c:	469a      	mov	sl, r3
 800786e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007872:	d807      	bhi.n	8007884 <_printf_i+0x28>
 8007874:	2f62      	cmp	r7, #98	; 0x62
 8007876:	d80a      	bhi.n	800788e <_printf_i+0x32>
 8007878:	2f00      	cmp	r7, #0
 800787a:	f000 80d8 	beq.w	8007a2e <_printf_i+0x1d2>
 800787e:	2f58      	cmp	r7, #88	; 0x58
 8007880:	f000 80a3 	beq.w	80079ca <_printf_i+0x16e>
 8007884:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007888:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800788c:	e03a      	b.n	8007904 <_printf_i+0xa8>
 800788e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007892:	2b15      	cmp	r3, #21
 8007894:	d8f6      	bhi.n	8007884 <_printf_i+0x28>
 8007896:	a101      	add	r1, pc, #4	; (adr r1, 800789c <_printf_i+0x40>)
 8007898:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800789c:	080078f5 	.word	0x080078f5
 80078a0:	08007909 	.word	0x08007909
 80078a4:	08007885 	.word	0x08007885
 80078a8:	08007885 	.word	0x08007885
 80078ac:	08007885 	.word	0x08007885
 80078b0:	08007885 	.word	0x08007885
 80078b4:	08007909 	.word	0x08007909
 80078b8:	08007885 	.word	0x08007885
 80078bc:	08007885 	.word	0x08007885
 80078c0:	08007885 	.word	0x08007885
 80078c4:	08007885 	.word	0x08007885
 80078c8:	08007a15 	.word	0x08007a15
 80078cc:	08007939 	.word	0x08007939
 80078d0:	080079f7 	.word	0x080079f7
 80078d4:	08007885 	.word	0x08007885
 80078d8:	08007885 	.word	0x08007885
 80078dc:	08007a37 	.word	0x08007a37
 80078e0:	08007885 	.word	0x08007885
 80078e4:	08007939 	.word	0x08007939
 80078e8:	08007885 	.word	0x08007885
 80078ec:	08007885 	.word	0x08007885
 80078f0:	080079ff 	.word	0x080079ff
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	1d1a      	adds	r2, r3, #4
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	602a      	str	r2, [r5, #0]
 80078fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007904:	2301      	movs	r3, #1
 8007906:	e0a3      	b.n	8007a50 <_printf_i+0x1f4>
 8007908:	6820      	ldr	r0, [r4, #0]
 800790a:	6829      	ldr	r1, [r5, #0]
 800790c:	0606      	lsls	r6, r0, #24
 800790e:	f101 0304 	add.w	r3, r1, #4
 8007912:	d50a      	bpl.n	800792a <_printf_i+0xce>
 8007914:	680e      	ldr	r6, [r1, #0]
 8007916:	602b      	str	r3, [r5, #0]
 8007918:	2e00      	cmp	r6, #0
 800791a:	da03      	bge.n	8007924 <_printf_i+0xc8>
 800791c:	232d      	movs	r3, #45	; 0x2d
 800791e:	4276      	negs	r6, r6
 8007920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007924:	485e      	ldr	r0, [pc, #376]	; (8007aa0 <_printf_i+0x244>)
 8007926:	230a      	movs	r3, #10
 8007928:	e019      	b.n	800795e <_printf_i+0x102>
 800792a:	680e      	ldr	r6, [r1, #0]
 800792c:	602b      	str	r3, [r5, #0]
 800792e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007932:	bf18      	it	ne
 8007934:	b236      	sxthne	r6, r6
 8007936:	e7ef      	b.n	8007918 <_printf_i+0xbc>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	6820      	ldr	r0, [r4, #0]
 800793c:	1d19      	adds	r1, r3, #4
 800793e:	6029      	str	r1, [r5, #0]
 8007940:	0601      	lsls	r1, r0, #24
 8007942:	d501      	bpl.n	8007948 <_printf_i+0xec>
 8007944:	681e      	ldr	r6, [r3, #0]
 8007946:	e002      	b.n	800794e <_printf_i+0xf2>
 8007948:	0646      	lsls	r6, r0, #25
 800794a:	d5fb      	bpl.n	8007944 <_printf_i+0xe8>
 800794c:	881e      	ldrh	r6, [r3, #0]
 800794e:	4854      	ldr	r0, [pc, #336]	; (8007aa0 <_printf_i+0x244>)
 8007950:	2f6f      	cmp	r7, #111	; 0x6f
 8007952:	bf0c      	ite	eq
 8007954:	2308      	moveq	r3, #8
 8007956:	230a      	movne	r3, #10
 8007958:	2100      	movs	r1, #0
 800795a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800795e:	6865      	ldr	r5, [r4, #4]
 8007960:	60a5      	str	r5, [r4, #8]
 8007962:	2d00      	cmp	r5, #0
 8007964:	bfa2      	ittt	ge
 8007966:	6821      	ldrge	r1, [r4, #0]
 8007968:	f021 0104 	bicge.w	r1, r1, #4
 800796c:	6021      	strge	r1, [r4, #0]
 800796e:	b90e      	cbnz	r6, 8007974 <_printf_i+0x118>
 8007970:	2d00      	cmp	r5, #0
 8007972:	d04d      	beq.n	8007a10 <_printf_i+0x1b4>
 8007974:	4615      	mov	r5, r2
 8007976:	fbb6 f1f3 	udiv	r1, r6, r3
 800797a:	fb03 6711 	mls	r7, r3, r1, r6
 800797e:	5dc7      	ldrb	r7, [r0, r7]
 8007980:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007984:	4637      	mov	r7, r6
 8007986:	42bb      	cmp	r3, r7
 8007988:	460e      	mov	r6, r1
 800798a:	d9f4      	bls.n	8007976 <_printf_i+0x11a>
 800798c:	2b08      	cmp	r3, #8
 800798e:	d10b      	bne.n	80079a8 <_printf_i+0x14c>
 8007990:	6823      	ldr	r3, [r4, #0]
 8007992:	07de      	lsls	r6, r3, #31
 8007994:	d508      	bpl.n	80079a8 <_printf_i+0x14c>
 8007996:	6923      	ldr	r3, [r4, #16]
 8007998:	6861      	ldr	r1, [r4, #4]
 800799a:	4299      	cmp	r1, r3
 800799c:	bfde      	ittt	le
 800799e:	2330      	movle	r3, #48	; 0x30
 80079a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80079a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80079a8:	1b52      	subs	r2, r2, r5
 80079aa:	6122      	str	r2, [r4, #16]
 80079ac:	f8cd a000 	str.w	sl, [sp]
 80079b0:	464b      	mov	r3, r9
 80079b2:	aa03      	add	r2, sp, #12
 80079b4:	4621      	mov	r1, r4
 80079b6:	4640      	mov	r0, r8
 80079b8:	f7ff fee2 	bl	8007780 <_printf_common>
 80079bc:	3001      	adds	r0, #1
 80079be:	d14c      	bne.n	8007a5a <_printf_i+0x1fe>
 80079c0:	f04f 30ff 	mov.w	r0, #4294967295
 80079c4:	b004      	add	sp, #16
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	4835      	ldr	r0, [pc, #212]	; (8007aa0 <_printf_i+0x244>)
 80079cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80079d0:	6829      	ldr	r1, [r5, #0]
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80079d8:	6029      	str	r1, [r5, #0]
 80079da:	061d      	lsls	r5, r3, #24
 80079dc:	d514      	bpl.n	8007a08 <_printf_i+0x1ac>
 80079de:	07df      	lsls	r7, r3, #31
 80079e0:	bf44      	itt	mi
 80079e2:	f043 0320 	orrmi.w	r3, r3, #32
 80079e6:	6023      	strmi	r3, [r4, #0]
 80079e8:	b91e      	cbnz	r6, 80079f2 <_printf_i+0x196>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	f023 0320 	bic.w	r3, r3, #32
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	2310      	movs	r3, #16
 80079f4:	e7b0      	b.n	8007958 <_printf_i+0xfc>
 80079f6:	6823      	ldr	r3, [r4, #0]
 80079f8:	f043 0320 	orr.w	r3, r3, #32
 80079fc:	6023      	str	r3, [r4, #0]
 80079fe:	2378      	movs	r3, #120	; 0x78
 8007a00:	4828      	ldr	r0, [pc, #160]	; (8007aa4 <_printf_i+0x248>)
 8007a02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a06:	e7e3      	b.n	80079d0 <_printf_i+0x174>
 8007a08:	0659      	lsls	r1, r3, #25
 8007a0a:	bf48      	it	mi
 8007a0c:	b2b6      	uxthmi	r6, r6
 8007a0e:	e7e6      	b.n	80079de <_printf_i+0x182>
 8007a10:	4615      	mov	r5, r2
 8007a12:	e7bb      	b.n	800798c <_printf_i+0x130>
 8007a14:	682b      	ldr	r3, [r5, #0]
 8007a16:	6826      	ldr	r6, [r4, #0]
 8007a18:	6961      	ldr	r1, [r4, #20]
 8007a1a:	1d18      	adds	r0, r3, #4
 8007a1c:	6028      	str	r0, [r5, #0]
 8007a1e:	0635      	lsls	r5, r6, #24
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	d501      	bpl.n	8007a28 <_printf_i+0x1cc>
 8007a24:	6019      	str	r1, [r3, #0]
 8007a26:	e002      	b.n	8007a2e <_printf_i+0x1d2>
 8007a28:	0670      	lsls	r0, r6, #25
 8007a2a:	d5fb      	bpl.n	8007a24 <_printf_i+0x1c8>
 8007a2c:	8019      	strh	r1, [r3, #0]
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6123      	str	r3, [r4, #16]
 8007a32:	4615      	mov	r5, r2
 8007a34:	e7ba      	b.n	80079ac <_printf_i+0x150>
 8007a36:	682b      	ldr	r3, [r5, #0]
 8007a38:	1d1a      	adds	r2, r3, #4
 8007a3a:	602a      	str	r2, [r5, #0]
 8007a3c:	681d      	ldr	r5, [r3, #0]
 8007a3e:	6862      	ldr	r2, [r4, #4]
 8007a40:	2100      	movs	r1, #0
 8007a42:	4628      	mov	r0, r5
 8007a44:	f7f8 fbec 	bl	8000220 <memchr>
 8007a48:	b108      	cbz	r0, 8007a4e <_printf_i+0x1f2>
 8007a4a:	1b40      	subs	r0, r0, r5
 8007a4c:	6060      	str	r0, [r4, #4]
 8007a4e:	6863      	ldr	r3, [r4, #4]
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	2300      	movs	r3, #0
 8007a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a58:	e7a8      	b.n	80079ac <_printf_i+0x150>
 8007a5a:	6923      	ldr	r3, [r4, #16]
 8007a5c:	462a      	mov	r2, r5
 8007a5e:	4649      	mov	r1, r9
 8007a60:	4640      	mov	r0, r8
 8007a62:	47d0      	blx	sl
 8007a64:	3001      	adds	r0, #1
 8007a66:	d0ab      	beq.n	80079c0 <_printf_i+0x164>
 8007a68:	6823      	ldr	r3, [r4, #0]
 8007a6a:	079b      	lsls	r3, r3, #30
 8007a6c:	d413      	bmi.n	8007a96 <_printf_i+0x23a>
 8007a6e:	68e0      	ldr	r0, [r4, #12]
 8007a70:	9b03      	ldr	r3, [sp, #12]
 8007a72:	4298      	cmp	r0, r3
 8007a74:	bfb8      	it	lt
 8007a76:	4618      	movlt	r0, r3
 8007a78:	e7a4      	b.n	80079c4 <_printf_i+0x168>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4632      	mov	r2, r6
 8007a7e:	4649      	mov	r1, r9
 8007a80:	4640      	mov	r0, r8
 8007a82:	47d0      	blx	sl
 8007a84:	3001      	adds	r0, #1
 8007a86:	d09b      	beq.n	80079c0 <_printf_i+0x164>
 8007a88:	3501      	adds	r5, #1
 8007a8a:	68e3      	ldr	r3, [r4, #12]
 8007a8c:	9903      	ldr	r1, [sp, #12]
 8007a8e:	1a5b      	subs	r3, r3, r1
 8007a90:	42ab      	cmp	r3, r5
 8007a92:	dcf2      	bgt.n	8007a7a <_printf_i+0x21e>
 8007a94:	e7eb      	b.n	8007a6e <_printf_i+0x212>
 8007a96:	2500      	movs	r5, #0
 8007a98:	f104 0619 	add.w	r6, r4, #25
 8007a9c:	e7f5      	b.n	8007a8a <_printf_i+0x22e>
 8007a9e:	bf00      	nop
 8007aa0:	08008cdd 	.word	0x08008cdd
 8007aa4:	08008cee 	.word	0x08008cee

08007aa8 <__fpclassifyd>:
 8007aa8:	ec51 0b10 	vmov	r0, r1, d0
 8007aac:	b510      	push	{r4, lr}
 8007aae:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	d019      	beq.n	8007aea <__fpclassifyd+0x42>
 8007ab6:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8007aba:	490e      	ldr	r1, [pc, #56]	; (8007af4 <__fpclassifyd+0x4c>)
 8007abc:	428a      	cmp	r2, r1
 8007abe:	d90e      	bls.n	8007ade <__fpclassifyd+0x36>
 8007ac0:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8007ac4:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8007ac8:	428a      	cmp	r2, r1
 8007aca:	d908      	bls.n	8007ade <__fpclassifyd+0x36>
 8007acc:	4a0a      	ldr	r2, [pc, #40]	; (8007af8 <__fpclassifyd+0x50>)
 8007ace:	4213      	tst	r3, r2
 8007ad0:	d007      	beq.n	8007ae2 <__fpclassifyd+0x3a>
 8007ad2:	4294      	cmp	r4, r2
 8007ad4:	d107      	bne.n	8007ae6 <__fpclassifyd+0x3e>
 8007ad6:	fab0 f080 	clz	r0, r0
 8007ada:	0940      	lsrs	r0, r0, #5
 8007adc:	bd10      	pop	{r4, pc}
 8007ade:	2004      	movs	r0, #4
 8007ae0:	e7fc      	b.n	8007adc <__fpclassifyd+0x34>
 8007ae2:	2003      	movs	r0, #3
 8007ae4:	e7fa      	b.n	8007adc <__fpclassifyd+0x34>
 8007ae6:	2000      	movs	r0, #0
 8007ae8:	e7f8      	b.n	8007adc <__fpclassifyd+0x34>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d1ee      	bne.n	8007acc <__fpclassifyd+0x24>
 8007aee:	2002      	movs	r0, #2
 8007af0:	e7f4      	b.n	8007adc <__fpclassifyd+0x34>
 8007af2:	bf00      	nop
 8007af4:	7fdfffff 	.word	0x7fdfffff
 8007af8:	7ff00000 	.word	0x7ff00000

08007afc <_sbrk_r>:
 8007afc:	b538      	push	{r3, r4, r5, lr}
 8007afe:	4d06      	ldr	r5, [pc, #24]	; (8007b18 <_sbrk_r+0x1c>)
 8007b00:	2300      	movs	r3, #0
 8007b02:	4604      	mov	r4, r0
 8007b04:	4608      	mov	r0, r1
 8007b06:	602b      	str	r3, [r5, #0]
 8007b08:	f7fa f90a 	bl	8001d20 <_sbrk>
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	d102      	bne.n	8007b16 <_sbrk_r+0x1a>
 8007b10:	682b      	ldr	r3, [r5, #0]
 8007b12:	b103      	cbz	r3, 8007b16 <_sbrk_r+0x1a>
 8007b14:	6023      	str	r3, [r4, #0]
 8007b16:	bd38      	pop	{r3, r4, r5, pc}
 8007b18:	200007fc 	.word	0x200007fc

08007b1c <memmove>:
 8007b1c:	4288      	cmp	r0, r1
 8007b1e:	b510      	push	{r4, lr}
 8007b20:	eb01 0402 	add.w	r4, r1, r2
 8007b24:	d902      	bls.n	8007b2c <memmove+0x10>
 8007b26:	4284      	cmp	r4, r0
 8007b28:	4623      	mov	r3, r4
 8007b2a:	d807      	bhi.n	8007b3c <memmove+0x20>
 8007b2c:	1e43      	subs	r3, r0, #1
 8007b2e:	42a1      	cmp	r1, r4
 8007b30:	d008      	beq.n	8007b44 <memmove+0x28>
 8007b32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b3a:	e7f8      	b.n	8007b2e <memmove+0x12>
 8007b3c:	4402      	add	r2, r0
 8007b3e:	4601      	mov	r1, r0
 8007b40:	428a      	cmp	r2, r1
 8007b42:	d100      	bne.n	8007b46 <memmove+0x2a>
 8007b44:	bd10      	pop	{r4, pc}
 8007b46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b4e:	e7f7      	b.n	8007b40 <memmove+0x24>

08007b50 <__malloc_lock>:
 8007b50:	4801      	ldr	r0, [pc, #4]	; (8007b58 <__malloc_lock+0x8>)
 8007b52:	f7ff bbd7 	b.w	8007304 <__retarget_lock_acquire_recursive>
 8007b56:	bf00      	nop
 8007b58:	200007f0 	.word	0x200007f0

08007b5c <__malloc_unlock>:
 8007b5c:	4801      	ldr	r0, [pc, #4]	; (8007b64 <__malloc_unlock+0x8>)
 8007b5e:	f7ff bbd2 	b.w	8007306 <__retarget_lock_release_recursive>
 8007b62:	bf00      	nop
 8007b64:	200007f0 	.word	0x200007f0

08007b68 <_realloc_r>:
 8007b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6c:	4680      	mov	r8, r0
 8007b6e:	4614      	mov	r4, r2
 8007b70:	460e      	mov	r6, r1
 8007b72:	b921      	cbnz	r1, 8007b7e <_realloc_r+0x16>
 8007b74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b78:	4611      	mov	r1, r2
 8007b7a:	f7ff bc31 	b.w	80073e0 <_malloc_r>
 8007b7e:	b92a      	cbnz	r2, 8007b8c <_realloc_r+0x24>
 8007b80:	f7ff fbc2 	bl	8007308 <_free_r>
 8007b84:	4625      	mov	r5, r4
 8007b86:	4628      	mov	r0, r5
 8007b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b8c:	f000 f81b 	bl	8007bc6 <_malloc_usable_size_r>
 8007b90:	4284      	cmp	r4, r0
 8007b92:	4607      	mov	r7, r0
 8007b94:	d802      	bhi.n	8007b9c <_realloc_r+0x34>
 8007b96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b9a:	d812      	bhi.n	8007bc2 <_realloc_r+0x5a>
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	4640      	mov	r0, r8
 8007ba0:	f7ff fc1e 	bl	80073e0 <_malloc_r>
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	d0ed      	beq.n	8007b86 <_realloc_r+0x1e>
 8007baa:	42bc      	cmp	r4, r7
 8007bac:	4622      	mov	r2, r4
 8007bae:	4631      	mov	r1, r6
 8007bb0:	bf28      	it	cs
 8007bb2:	463a      	movcs	r2, r7
 8007bb4:	f7ff fb0c 	bl	80071d0 <memcpy>
 8007bb8:	4631      	mov	r1, r6
 8007bba:	4640      	mov	r0, r8
 8007bbc:	f7ff fba4 	bl	8007308 <_free_r>
 8007bc0:	e7e1      	b.n	8007b86 <_realloc_r+0x1e>
 8007bc2:	4635      	mov	r5, r6
 8007bc4:	e7df      	b.n	8007b86 <_realloc_r+0x1e>

08007bc6 <_malloc_usable_size_r>:
 8007bc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bca:	1f18      	subs	r0, r3, #4
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	bfbc      	itt	lt
 8007bd0:	580b      	ldrlt	r3, [r1, r0]
 8007bd2:	18c0      	addlt	r0, r0, r3
 8007bd4:	4770      	bx	lr
	...

08007bd8 <round>:
 8007bd8:	ec51 0b10 	vmov	r0, r1, d0
 8007bdc:	b570      	push	{r4, r5, r6, lr}
 8007bde:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8007be2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8007be6:	2c13      	cmp	r4, #19
 8007be8:	ee10 2a10 	vmov	r2, s0
 8007bec:	460b      	mov	r3, r1
 8007bee:	dc19      	bgt.n	8007c24 <round+0x4c>
 8007bf0:	2c00      	cmp	r4, #0
 8007bf2:	da09      	bge.n	8007c08 <round+0x30>
 8007bf4:	3401      	adds	r4, #1
 8007bf6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8007bfa:	d103      	bne.n	8007c04 <round+0x2c>
 8007bfc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007c00:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007c04:	2200      	movs	r2, #0
 8007c06:	e028      	b.n	8007c5a <round+0x82>
 8007c08:	4d15      	ldr	r5, [pc, #84]	; (8007c60 <round+0x88>)
 8007c0a:	4125      	asrs	r5, r4
 8007c0c:	ea01 0605 	and.w	r6, r1, r5
 8007c10:	4332      	orrs	r2, r6
 8007c12:	d00e      	beq.n	8007c32 <round+0x5a>
 8007c14:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007c18:	fa42 f404 	asr.w	r4, r2, r4
 8007c1c:	4423      	add	r3, r4
 8007c1e:	ea23 0305 	bic.w	r3, r3, r5
 8007c22:	e7ef      	b.n	8007c04 <round+0x2c>
 8007c24:	2c33      	cmp	r4, #51	; 0x33
 8007c26:	dd07      	ble.n	8007c38 <round+0x60>
 8007c28:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8007c2c:	d101      	bne.n	8007c32 <round+0x5a>
 8007c2e:	f7f8 fb4d 	bl	80002cc <__adddf3>
 8007c32:	ec41 0b10 	vmov	d0, r0, r1
 8007c36:	bd70      	pop	{r4, r5, r6, pc}
 8007c38:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8007c3c:	f04f 35ff 	mov.w	r5, #4294967295
 8007c40:	40f5      	lsrs	r5, r6
 8007c42:	4228      	tst	r0, r5
 8007c44:	d0f5      	beq.n	8007c32 <round+0x5a>
 8007c46:	2101      	movs	r1, #1
 8007c48:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8007c4c:	fa01 f404 	lsl.w	r4, r1, r4
 8007c50:	1912      	adds	r2, r2, r4
 8007c52:	bf28      	it	cs
 8007c54:	185b      	addcs	r3, r3, r1
 8007c56:	ea22 0205 	bic.w	r2, r2, r5
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4610      	mov	r0, r2
 8007c5e:	e7e8      	b.n	8007c32 <round+0x5a>
 8007c60:	000fffff 	.word	0x000fffff

08007c64 <pow>:
 8007c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c66:	ed2d 8b02 	vpush	{d8}
 8007c6a:	eeb0 8a40 	vmov.f32	s16, s0
 8007c6e:	eef0 8a60 	vmov.f32	s17, s1
 8007c72:	ec55 4b11 	vmov	r4, r5, d1
 8007c76:	f000 f867 	bl	8007d48 <__ieee754_pow>
 8007c7a:	4622      	mov	r2, r4
 8007c7c:	462b      	mov	r3, r5
 8007c7e:	4620      	mov	r0, r4
 8007c80:	4629      	mov	r1, r5
 8007c82:	ec57 6b10 	vmov	r6, r7, d0
 8007c86:	f7f8 ff71 	bl	8000b6c <__aeabi_dcmpun>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d13b      	bne.n	8007d06 <pow+0xa2>
 8007c8e:	ec51 0b18 	vmov	r0, r1, d8
 8007c92:	2200      	movs	r2, #0
 8007c94:	2300      	movs	r3, #0
 8007c96:	f7f8 ff37 	bl	8000b08 <__aeabi_dcmpeq>
 8007c9a:	b1b8      	cbz	r0, 8007ccc <pow+0x68>
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	4629      	mov	r1, r5
 8007ca4:	f7f8 ff30 	bl	8000b08 <__aeabi_dcmpeq>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	d146      	bne.n	8007d3a <pow+0xd6>
 8007cac:	ec45 4b10 	vmov	d0, r4, r5
 8007cb0:	f000 fe63 	bl	800897a <finite>
 8007cb4:	b338      	cbz	r0, 8007d06 <pow+0xa2>
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	2300      	movs	r3, #0
 8007cba:	4620      	mov	r0, r4
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	f7f8 ff2d 	bl	8000b1c <__aeabi_dcmplt>
 8007cc2:	b300      	cbz	r0, 8007d06 <pow+0xa2>
 8007cc4:	f7ff fa5a 	bl	800717c <__errno>
 8007cc8:	2322      	movs	r3, #34	; 0x22
 8007cca:	e01b      	b.n	8007d04 <pow+0xa0>
 8007ccc:	ec47 6b10 	vmov	d0, r6, r7
 8007cd0:	f000 fe53 	bl	800897a <finite>
 8007cd4:	b9e0      	cbnz	r0, 8007d10 <pow+0xac>
 8007cd6:	eeb0 0a48 	vmov.f32	s0, s16
 8007cda:	eef0 0a68 	vmov.f32	s1, s17
 8007cde:	f000 fe4c 	bl	800897a <finite>
 8007ce2:	b1a8      	cbz	r0, 8007d10 <pow+0xac>
 8007ce4:	ec45 4b10 	vmov	d0, r4, r5
 8007ce8:	f000 fe47 	bl	800897a <finite>
 8007cec:	b180      	cbz	r0, 8007d10 <pow+0xac>
 8007cee:	4632      	mov	r2, r6
 8007cf0:	463b      	mov	r3, r7
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	4639      	mov	r1, r7
 8007cf6:	f7f8 ff39 	bl	8000b6c <__aeabi_dcmpun>
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	d0e2      	beq.n	8007cc4 <pow+0x60>
 8007cfe:	f7ff fa3d 	bl	800717c <__errno>
 8007d02:	2321      	movs	r3, #33	; 0x21
 8007d04:	6003      	str	r3, [r0, #0]
 8007d06:	ecbd 8b02 	vpop	{d8}
 8007d0a:	ec47 6b10 	vmov	d0, r6, r7
 8007d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d10:	2200      	movs	r2, #0
 8007d12:	2300      	movs	r3, #0
 8007d14:	4630      	mov	r0, r6
 8007d16:	4639      	mov	r1, r7
 8007d18:	f7f8 fef6 	bl	8000b08 <__aeabi_dcmpeq>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d0f2      	beq.n	8007d06 <pow+0xa2>
 8007d20:	eeb0 0a48 	vmov.f32	s0, s16
 8007d24:	eef0 0a68 	vmov.f32	s1, s17
 8007d28:	f000 fe27 	bl	800897a <finite>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	d0ea      	beq.n	8007d06 <pow+0xa2>
 8007d30:	ec45 4b10 	vmov	d0, r4, r5
 8007d34:	f000 fe21 	bl	800897a <finite>
 8007d38:	e7c3      	b.n	8007cc2 <pow+0x5e>
 8007d3a:	4f01      	ldr	r7, [pc, #4]	; (8007d40 <pow+0xdc>)
 8007d3c:	2600      	movs	r6, #0
 8007d3e:	e7e2      	b.n	8007d06 <pow+0xa2>
 8007d40:	3ff00000 	.word	0x3ff00000
 8007d44:	00000000 	.word	0x00000000

08007d48 <__ieee754_pow>:
 8007d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4c:	ed2d 8b06 	vpush	{d8-d10}
 8007d50:	b089      	sub	sp, #36	; 0x24
 8007d52:	ed8d 1b00 	vstr	d1, [sp]
 8007d56:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007d5a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007d5e:	ea58 0102 	orrs.w	r1, r8, r2
 8007d62:	ec57 6b10 	vmov	r6, r7, d0
 8007d66:	d115      	bne.n	8007d94 <__ieee754_pow+0x4c>
 8007d68:	19b3      	adds	r3, r6, r6
 8007d6a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007d6e:	4152      	adcs	r2, r2
 8007d70:	4299      	cmp	r1, r3
 8007d72:	4b89      	ldr	r3, [pc, #548]	; (8007f98 <__ieee754_pow+0x250>)
 8007d74:	4193      	sbcs	r3, r2
 8007d76:	f080 84d2 	bcs.w	800871e <__ieee754_pow+0x9d6>
 8007d7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d7e:	4630      	mov	r0, r6
 8007d80:	4639      	mov	r1, r7
 8007d82:	f7f8 faa3 	bl	80002cc <__adddf3>
 8007d86:	ec41 0b10 	vmov	d0, r0, r1
 8007d8a:	b009      	add	sp, #36	; 0x24
 8007d8c:	ecbd 8b06 	vpop	{d8-d10}
 8007d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d94:	4b81      	ldr	r3, [pc, #516]	; (8007f9c <__ieee754_pow+0x254>)
 8007d96:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007d9a:	429c      	cmp	r4, r3
 8007d9c:	ee10 aa10 	vmov	sl, s0
 8007da0:	463d      	mov	r5, r7
 8007da2:	dc06      	bgt.n	8007db2 <__ieee754_pow+0x6a>
 8007da4:	d101      	bne.n	8007daa <__ieee754_pow+0x62>
 8007da6:	2e00      	cmp	r6, #0
 8007da8:	d1e7      	bne.n	8007d7a <__ieee754_pow+0x32>
 8007daa:	4598      	cmp	r8, r3
 8007dac:	dc01      	bgt.n	8007db2 <__ieee754_pow+0x6a>
 8007dae:	d10f      	bne.n	8007dd0 <__ieee754_pow+0x88>
 8007db0:	b172      	cbz	r2, 8007dd0 <__ieee754_pow+0x88>
 8007db2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007db6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007dba:	ea55 050a 	orrs.w	r5, r5, sl
 8007dbe:	d1dc      	bne.n	8007d7a <__ieee754_pow+0x32>
 8007dc0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007dc4:	18db      	adds	r3, r3, r3
 8007dc6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007dca:	4152      	adcs	r2, r2
 8007dcc:	429d      	cmp	r5, r3
 8007dce:	e7d0      	b.n	8007d72 <__ieee754_pow+0x2a>
 8007dd0:	2d00      	cmp	r5, #0
 8007dd2:	da3b      	bge.n	8007e4c <__ieee754_pow+0x104>
 8007dd4:	4b72      	ldr	r3, [pc, #456]	; (8007fa0 <__ieee754_pow+0x258>)
 8007dd6:	4598      	cmp	r8, r3
 8007dd8:	dc51      	bgt.n	8007e7e <__ieee754_pow+0x136>
 8007dda:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007dde:	4598      	cmp	r8, r3
 8007de0:	f340 84ac 	ble.w	800873c <__ieee754_pow+0x9f4>
 8007de4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007de8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007dec:	2b14      	cmp	r3, #20
 8007dee:	dd0f      	ble.n	8007e10 <__ieee754_pow+0xc8>
 8007df0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007df4:	fa22 f103 	lsr.w	r1, r2, r3
 8007df8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	f040 849d 	bne.w	800873c <__ieee754_pow+0x9f4>
 8007e02:	f001 0101 	and.w	r1, r1, #1
 8007e06:	f1c1 0302 	rsb	r3, r1, #2
 8007e0a:	9304      	str	r3, [sp, #16]
 8007e0c:	b182      	cbz	r2, 8007e30 <__ieee754_pow+0xe8>
 8007e0e:	e05f      	b.n	8007ed0 <__ieee754_pow+0x188>
 8007e10:	2a00      	cmp	r2, #0
 8007e12:	d15b      	bne.n	8007ecc <__ieee754_pow+0x184>
 8007e14:	f1c3 0314 	rsb	r3, r3, #20
 8007e18:	fa48 f103 	asr.w	r1, r8, r3
 8007e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e20:	4543      	cmp	r3, r8
 8007e22:	f040 8488 	bne.w	8008736 <__ieee754_pow+0x9ee>
 8007e26:	f001 0101 	and.w	r1, r1, #1
 8007e2a:	f1c1 0302 	rsb	r3, r1, #2
 8007e2e:	9304      	str	r3, [sp, #16]
 8007e30:	4b5c      	ldr	r3, [pc, #368]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007e32:	4598      	cmp	r8, r3
 8007e34:	d132      	bne.n	8007e9c <__ieee754_pow+0x154>
 8007e36:	f1b9 0f00 	cmp.w	r9, #0
 8007e3a:	f280 8478 	bge.w	800872e <__ieee754_pow+0x9e6>
 8007e3e:	4959      	ldr	r1, [pc, #356]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007e40:	4632      	mov	r2, r6
 8007e42:	463b      	mov	r3, r7
 8007e44:	2000      	movs	r0, #0
 8007e46:	f7f8 fd21 	bl	800088c <__aeabi_ddiv>
 8007e4a:	e79c      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	9304      	str	r3, [sp, #16]
 8007e50:	2a00      	cmp	r2, #0
 8007e52:	d13d      	bne.n	8007ed0 <__ieee754_pow+0x188>
 8007e54:	4b51      	ldr	r3, [pc, #324]	; (8007f9c <__ieee754_pow+0x254>)
 8007e56:	4598      	cmp	r8, r3
 8007e58:	d1ea      	bne.n	8007e30 <__ieee754_pow+0xe8>
 8007e5a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007e5e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007e62:	ea53 030a 	orrs.w	r3, r3, sl
 8007e66:	f000 845a 	beq.w	800871e <__ieee754_pow+0x9d6>
 8007e6a:	4b4f      	ldr	r3, [pc, #316]	; (8007fa8 <__ieee754_pow+0x260>)
 8007e6c:	429c      	cmp	r4, r3
 8007e6e:	dd08      	ble.n	8007e82 <__ieee754_pow+0x13a>
 8007e70:	f1b9 0f00 	cmp.w	r9, #0
 8007e74:	f2c0 8457 	blt.w	8008726 <__ieee754_pow+0x9de>
 8007e78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e7c:	e783      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e7e5      	b.n	8007e4e <__ieee754_pow+0x106>
 8007e82:	f1b9 0f00 	cmp.w	r9, #0
 8007e86:	f04f 0000 	mov.w	r0, #0
 8007e8a:	f04f 0100 	mov.w	r1, #0
 8007e8e:	f6bf af7a 	bge.w	8007d86 <__ieee754_pow+0x3e>
 8007e92:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007e96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007e9a:	e774      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007e9c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007ea0:	d106      	bne.n	8007eb0 <__ieee754_pow+0x168>
 8007ea2:	4632      	mov	r2, r6
 8007ea4:	463b      	mov	r3, r7
 8007ea6:	4630      	mov	r0, r6
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	f7f8 fbc5 	bl	8000638 <__aeabi_dmul>
 8007eae:	e76a      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007eb0:	4b3e      	ldr	r3, [pc, #248]	; (8007fac <__ieee754_pow+0x264>)
 8007eb2:	4599      	cmp	r9, r3
 8007eb4:	d10c      	bne.n	8007ed0 <__ieee754_pow+0x188>
 8007eb6:	2d00      	cmp	r5, #0
 8007eb8:	db0a      	blt.n	8007ed0 <__ieee754_pow+0x188>
 8007eba:	ec47 6b10 	vmov	d0, r6, r7
 8007ebe:	b009      	add	sp, #36	; 0x24
 8007ec0:	ecbd 8b06 	vpop	{d8-d10}
 8007ec4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	f000 bc6c 	b.w	80087a4 <__ieee754_sqrt>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	9304      	str	r3, [sp, #16]
 8007ed0:	ec47 6b10 	vmov	d0, r6, r7
 8007ed4:	f000 fd48 	bl	8008968 <fabs>
 8007ed8:	ec51 0b10 	vmov	r0, r1, d0
 8007edc:	f1ba 0f00 	cmp.w	sl, #0
 8007ee0:	d129      	bne.n	8007f36 <__ieee754_pow+0x1ee>
 8007ee2:	b124      	cbz	r4, 8007eee <__ieee754_pow+0x1a6>
 8007ee4:	4b2f      	ldr	r3, [pc, #188]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007ee6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d123      	bne.n	8007f36 <__ieee754_pow+0x1ee>
 8007eee:	f1b9 0f00 	cmp.w	r9, #0
 8007ef2:	da05      	bge.n	8007f00 <__ieee754_pow+0x1b8>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	2000      	movs	r0, #0
 8007efa:	492a      	ldr	r1, [pc, #168]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007efc:	f7f8 fcc6 	bl	800088c <__aeabi_ddiv>
 8007f00:	2d00      	cmp	r5, #0
 8007f02:	f6bf af40 	bge.w	8007d86 <__ieee754_pow+0x3e>
 8007f06:	9b04      	ldr	r3, [sp, #16]
 8007f08:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007f0c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007f10:	4323      	orrs	r3, r4
 8007f12:	d108      	bne.n	8007f26 <__ieee754_pow+0x1de>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4610      	mov	r0, r2
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f7f8 f9d4 	bl	80002c8 <__aeabi_dsub>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	e78f      	b.n	8007e46 <__ieee754_pow+0xfe>
 8007f26:	9b04      	ldr	r3, [sp, #16]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	f47f af2c 	bne.w	8007d86 <__ieee754_pow+0x3e>
 8007f2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f32:	4619      	mov	r1, r3
 8007f34:	e727      	b.n	8007d86 <__ieee754_pow+0x3e>
 8007f36:	0feb      	lsrs	r3, r5, #31
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	9306      	str	r3, [sp, #24]
 8007f3c:	9a06      	ldr	r2, [sp, #24]
 8007f3e:	9b04      	ldr	r3, [sp, #16]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	d102      	bne.n	8007f4a <__ieee754_pow+0x202>
 8007f44:	4632      	mov	r2, r6
 8007f46:	463b      	mov	r3, r7
 8007f48:	e7e6      	b.n	8007f18 <__ieee754_pow+0x1d0>
 8007f4a:	4b19      	ldr	r3, [pc, #100]	; (8007fb0 <__ieee754_pow+0x268>)
 8007f4c:	4598      	cmp	r8, r3
 8007f4e:	f340 80fb 	ble.w	8008148 <__ieee754_pow+0x400>
 8007f52:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007f56:	4598      	cmp	r8, r3
 8007f58:	4b13      	ldr	r3, [pc, #76]	; (8007fa8 <__ieee754_pow+0x260>)
 8007f5a:	dd0c      	ble.n	8007f76 <__ieee754_pow+0x22e>
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	dc0f      	bgt.n	8007f80 <__ieee754_pow+0x238>
 8007f60:	f1b9 0f00 	cmp.w	r9, #0
 8007f64:	da0f      	bge.n	8007f86 <__ieee754_pow+0x23e>
 8007f66:	2000      	movs	r0, #0
 8007f68:	b009      	add	sp, #36	; 0x24
 8007f6a:	ecbd 8b06 	vpop	{d8-d10}
 8007f6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f72:	f000 bcf0 	b.w	8008956 <__math_oflow>
 8007f76:	429c      	cmp	r4, r3
 8007f78:	dbf2      	blt.n	8007f60 <__ieee754_pow+0x218>
 8007f7a:	4b0a      	ldr	r3, [pc, #40]	; (8007fa4 <__ieee754_pow+0x25c>)
 8007f7c:	429c      	cmp	r4, r3
 8007f7e:	dd19      	ble.n	8007fb4 <__ieee754_pow+0x26c>
 8007f80:	f1b9 0f00 	cmp.w	r9, #0
 8007f84:	dcef      	bgt.n	8007f66 <__ieee754_pow+0x21e>
 8007f86:	2000      	movs	r0, #0
 8007f88:	b009      	add	sp, #36	; 0x24
 8007f8a:	ecbd 8b06 	vpop	{d8-d10}
 8007f8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f92:	f000 bcd7 	b.w	8008944 <__math_uflow>
 8007f96:	bf00      	nop
 8007f98:	fff00000 	.word	0xfff00000
 8007f9c:	7ff00000 	.word	0x7ff00000
 8007fa0:	433fffff 	.word	0x433fffff
 8007fa4:	3ff00000 	.word	0x3ff00000
 8007fa8:	3fefffff 	.word	0x3fefffff
 8007fac:	3fe00000 	.word	0x3fe00000
 8007fb0:	41e00000 	.word	0x41e00000
 8007fb4:	4b60      	ldr	r3, [pc, #384]	; (8008138 <__ieee754_pow+0x3f0>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f7f8 f986 	bl	80002c8 <__aeabi_dsub>
 8007fbc:	a354      	add	r3, pc, #336	; (adr r3, 8008110 <__ieee754_pow+0x3c8>)
 8007fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	460d      	mov	r5, r1
 8007fc6:	f7f8 fb37 	bl	8000638 <__aeabi_dmul>
 8007fca:	a353      	add	r3, pc, #332	; (adr r3, 8008118 <__ieee754_pow+0x3d0>)
 8007fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd0:	4606      	mov	r6, r0
 8007fd2:	460f      	mov	r7, r1
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	4629      	mov	r1, r5
 8007fd8:	f7f8 fb2e 	bl	8000638 <__aeabi_dmul>
 8007fdc:	4b57      	ldr	r3, [pc, #348]	; (800813c <__ieee754_pow+0x3f4>)
 8007fde:	4682      	mov	sl, r0
 8007fe0:	468b      	mov	fp, r1
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	4629      	mov	r1, r5
 8007fe8:	f7f8 fb26 	bl	8000638 <__aeabi_dmul>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	a14b      	add	r1, pc, #300	; (adr r1, 8008120 <__ieee754_pow+0x3d8>)
 8007ff2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff6:	f7f8 f967 	bl	80002c8 <__aeabi_dsub>
 8007ffa:	4622      	mov	r2, r4
 8007ffc:	462b      	mov	r3, r5
 8007ffe:	f7f8 fb1b 	bl	8000638 <__aeabi_dmul>
 8008002:	4602      	mov	r2, r0
 8008004:	460b      	mov	r3, r1
 8008006:	2000      	movs	r0, #0
 8008008:	494d      	ldr	r1, [pc, #308]	; (8008140 <__ieee754_pow+0x3f8>)
 800800a:	f7f8 f95d 	bl	80002c8 <__aeabi_dsub>
 800800e:	4622      	mov	r2, r4
 8008010:	4680      	mov	r8, r0
 8008012:	4689      	mov	r9, r1
 8008014:	462b      	mov	r3, r5
 8008016:	4620      	mov	r0, r4
 8008018:	4629      	mov	r1, r5
 800801a:	f7f8 fb0d 	bl	8000638 <__aeabi_dmul>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4640      	mov	r0, r8
 8008024:	4649      	mov	r1, r9
 8008026:	f7f8 fb07 	bl	8000638 <__aeabi_dmul>
 800802a:	a33f      	add	r3, pc, #252	; (adr r3, 8008128 <__ieee754_pow+0x3e0>)
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f7f8 fb02 	bl	8000638 <__aeabi_dmul>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	4650      	mov	r0, sl
 800803a:	4659      	mov	r1, fp
 800803c:	f7f8 f944 	bl	80002c8 <__aeabi_dsub>
 8008040:	4602      	mov	r2, r0
 8008042:	460b      	mov	r3, r1
 8008044:	4680      	mov	r8, r0
 8008046:	4689      	mov	r9, r1
 8008048:	4630      	mov	r0, r6
 800804a:	4639      	mov	r1, r7
 800804c:	f7f8 f93e 	bl	80002cc <__adddf3>
 8008050:	2000      	movs	r0, #0
 8008052:	4632      	mov	r2, r6
 8008054:	463b      	mov	r3, r7
 8008056:	4604      	mov	r4, r0
 8008058:	460d      	mov	r5, r1
 800805a:	f7f8 f935 	bl	80002c8 <__aeabi_dsub>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	4640      	mov	r0, r8
 8008064:	4649      	mov	r1, r9
 8008066:	f7f8 f92f 	bl	80002c8 <__aeabi_dsub>
 800806a:	9b04      	ldr	r3, [sp, #16]
 800806c:	9a06      	ldr	r2, [sp, #24]
 800806e:	3b01      	subs	r3, #1
 8008070:	4313      	orrs	r3, r2
 8008072:	4682      	mov	sl, r0
 8008074:	468b      	mov	fp, r1
 8008076:	f040 81e7 	bne.w	8008448 <__ieee754_pow+0x700>
 800807a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008130 <__ieee754_pow+0x3e8>
 800807e:	eeb0 8a47 	vmov.f32	s16, s14
 8008082:	eef0 8a67 	vmov.f32	s17, s15
 8008086:	e9dd 6700 	ldrd	r6, r7, [sp]
 800808a:	2600      	movs	r6, #0
 800808c:	4632      	mov	r2, r6
 800808e:	463b      	mov	r3, r7
 8008090:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008094:	f7f8 f918 	bl	80002c8 <__aeabi_dsub>
 8008098:	4622      	mov	r2, r4
 800809a:	462b      	mov	r3, r5
 800809c:	f7f8 facc 	bl	8000638 <__aeabi_dmul>
 80080a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080a4:	4680      	mov	r8, r0
 80080a6:	4689      	mov	r9, r1
 80080a8:	4650      	mov	r0, sl
 80080aa:	4659      	mov	r1, fp
 80080ac:	f7f8 fac4 	bl	8000638 <__aeabi_dmul>
 80080b0:	4602      	mov	r2, r0
 80080b2:	460b      	mov	r3, r1
 80080b4:	4640      	mov	r0, r8
 80080b6:	4649      	mov	r1, r9
 80080b8:	f7f8 f908 	bl	80002cc <__adddf3>
 80080bc:	4632      	mov	r2, r6
 80080be:	463b      	mov	r3, r7
 80080c0:	4680      	mov	r8, r0
 80080c2:	4689      	mov	r9, r1
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 fab6 	bl	8000638 <__aeabi_dmul>
 80080cc:	460b      	mov	r3, r1
 80080ce:	4604      	mov	r4, r0
 80080d0:	460d      	mov	r5, r1
 80080d2:	4602      	mov	r2, r0
 80080d4:	4649      	mov	r1, r9
 80080d6:	4640      	mov	r0, r8
 80080d8:	f7f8 f8f8 	bl	80002cc <__adddf3>
 80080dc:	4b19      	ldr	r3, [pc, #100]	; (8008144 <__ieee754_pow+0x3fc>)
 80080de:	4299      	cmp	r1, r3
 80080e0:	ec45 4b19 	vmov	d9, r4, r5
 80080e4:	4606      	mov	r6, r0
 80080e6:	460f      	mov	r7, r1
 80080e8:	468b      	mov	fp, r1
 80080ea:	f340 82f1 	ble.w	80086d0 <__ieee754_pow+0x988>
 80080ee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80080f2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80080f6:	4303      	orrs	r3, r0
 80080f8:	f000 81e4 	beq.w	80084c4 <__ieee754_pow+0x77c>
 80080fc:	ec51 0b18 	vmov	r0, r1, d8
 8008100:	2200      	movs	r2, #0
 8008102:	2300      	movs	r3, #0
 8008104:	f7f8 fd0a 	bl	8000b1c <__aeabi_dcmplt>
 8008108:	3800      	subs	r0, #0
 800810a:	bf18      	it	ne
 800810c:	2001      	movne	r0, #1
 800810e:	e72b      	b.n	8007f68 <__ieee754_pow+0x220>
 8008110:	60000000 	.word	0x60000000
 8008114:	3ff71547 	.word	0x3ff71547
 8008118:	f85ddf44 	.word	0xf85ddf44
 800811c:	3e54ae0b 	.word	0x3e54ae0b
 8008120:	55555555 	.word	0x55555555
 8008124:	3fd55555 	.word	0x3fd55555
 8008128:	652b82fe 	.word	0x652b82fe
 800812c:	3ff71547 	.word	0x3ff71547
 8008130:	00000000 	.word	0x00000000
 8008134:	bff00000 	.word	0xbff00000
 8008138:	3ff00000 	.word	0x3ff00000
 800813c:	3fd00000 	.word	0x3fd00000
 8008140:	3fe00000 	.word	0x3fe00000
 8008144:	408fffff 	.word	0x408fffff
 8008148:	4bd5      	ldr	r3, [pc, #852]	; (80084a0 <__ieee754_pow+0x758>)
 800814a:	402b      	ands	r3, r5
 800814c:	2200      	movs	r2, #0
 800814e:	b92b      	cbnz	r3, 800815c <__ieee754_pow+0x414>
 8008150:	4bd4      	ldr	r3, [pc, #848]	; (80084a4 <__ieee754_pow+0x75c>)
 8008152:	f7f8 fa71 	bl	8000638 <__aeabi_dmul>
 8008156:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800815a:	460c      	mov	r4, r1
 800815c:	1523      	asrs	r3, r4, #20
 800815e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008162:	4413      	add	r3, r2
 8008164:	9305      	str	r3, [sp, #20]
 8008166:	4bd0      	ldr	r3, [pc, #832]	; (80084a8 <__ieee754_pow+0x760>)
 8008168:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800816c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008170:	429c      	cmp	r4, r3
 8008172:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008176:	dd08      	ble.n	800818a <__ieee754_pow+0x442>
 8008178:	4bcc      	ldr	r3, [pc, #816]	; (80084ac <__ieee754_pow+0x764>)
 800817a:	429c      	cmp	r4, r3
 800817c:	f340 8162 	ble.w	8008444 <__ieee754_pow+0x6fc>
 8008180:	9b05      	ldr	r3, [sp, #20]
 8008182:	3301      	adds	r3, #1
 8008184:	9305      	str	r3, [sp, #20]
 8008186:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800818a:	2400      	movs	r4, #0
 800818c:	00e3      	lsls	r3, r4, #3
 800818e:	9307      	str	r3, [sp, #28]
 8008190:	4bc7      	ldr	r3, [pc, #796]	; (80084b0 <__ieee754_pow+0x768>)
 8008192:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008196:	ed93 7b00 	vldr	d7, [r3]
 800819a:	4629      	mov	r1, r5
 800819c:	ec53 2b17 	vmov	r2, r3, d7
 80081a0:	eeb0 9a47 	vmov.f32	s18, s14
 80081a4:	eef0 9a67 	vmov.f32	s19, s15
 80081a8:	4682      	mov	sl, r0
 80081aa:	f7f8 f88d 	bl	80002c8 <__aeabi_dsub>
 80081ae:	4652      	mov	r2, sl
 80081b0:	4606      	mov	r6, r0
 80081b2:	460f      	mov	r7, r1
 80081b4:	462b      	mov	r3, r5
 80081b6:	ec51 0b19 	vmov	r0, r1, d9
 80081ba:	f7f8 f887 	bl	80002cc <__adddf3>
 80081be:	4602      	mov	r2, r0
 80081c0:	460b      	mov	r3, r1
 80081c2:	2000      	movs	r0, #0
 80081c4:	49bb      	ldr	r1, [pc, #748]	; (80084b4 <__ieee754_pow+0x76c>)
 80081c6:	f7f8 fb61 	bl	800088c <__aeabi_ddiv>
 80081ca:	ec41 0b1a 	vmov	d10, r0, r1
 80081ce:	4602      	mov	r2, r0
 80081d0:	460b      	mov	r3, r1
 80081d2:	4630      	mov	r0, r6
 80081d4:	4639      	mov	r1, r7
 80081d6:	f7f8 fa2f 	bl	8000638 <__aeabi_dmul>
 80081da:	2300      	movs	r3, #0
 80081dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081e0:	9302      	str	r3, [sp, #8]
 80081e2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80081e6:	46ab      	mov	fp, r5
 80081e8:	106d      	asrs	r5, r5, #1
 80081ea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80081ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80081f2:	ec41 0b18 	vmov	d8, r0, r1
 80081f6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80081fa:	2200      	movs	r2, #0
 80081fc:	4640      	mov	r0, r8
 80081fe:	4649      	mov	r1, r9
 8008200:	4614      	mov	r4, r2
 8008202:	461d      	mov	r5, r3
 8008204:	f7f8 fa18 	bl	8000638 <__aeabi_dmul>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 f85a 	bl	80002c8 <__aeabi_dsub>
 8008214:	ec53 2b19 	vmov	r2, r3, d9
 8008218:	4606      	mov	r6, r0
 800821a:	460f      	mov	r7, r1
 800821c:	4620      	mov	r0, r4
 800821e:	4629      	mov	r1, r5
 8008220:	f7f8 f852 	bl	80002c8 <__aeabi_dsub>
 8008224:	4602      	mov	r2, r0
 8008226:	460b      	mov	r3, r1
 8008228:	4650      	mov	r0, sl
 800822a:	4659      	mov	r1, fp
 800822c:	f7f8 f84c 	bl	80002c8 <__aeabi_dsub>
 8008230:	4642      	mov	r2, r8
 8008232:	464b      	mov	r3, r9
 8008234:	f7f8 fa00 	bl	8000638 <__aeabi_dmul>
 8008238:	4602      	mov	r2, r0
 800823a:	460b      	mov	r3, r1
 800823c:	4630      	mov	r0, r6
 800823e:	4639      	mov	r1, r7
 8008240:	f7f8 f842 	bl	80002c8 <__aeabi_dsub>
 8008244:	ec53 2b1a 	vmov	r2, r3, d10
 8008248:	f7f8 f9f6 	bl	8000638 <__aeabi_dmul>
 800824c:	ec53 2b18 	vmov	r2, r3, d8
 8008250:	ec41 0b19 	vmov	d9, r0, r1
 8008254:	ec51 0b18 	vmov	r0, r1, d8
 8008258:	f7f8 f9ee 	bl	8000638 <__aeabi_dmul>
 800825c:	a37c      	add	r3, pc, #496	; (adr r3, 8008450 <__ieee754_pow+0x708>)
 800825e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008262:	4604      	mov	r4, r0
 8008264:	460d      	mov	r5, r1
 8008266:	f7f8 f9e7 	bl	8000638 <__aeabi_dmul>
 800826a:	a37b      	add	r3, pc, #492	; (adr r3, 8008458 <__ieee754_pow+0x710>)
 800826c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008270:	f7f8 f82c 	bl	80002cc <__adddf3>
 8008274:	4622      	mov	r2, r4
 8008276:	462b      	mov	r3, r5
 8008278:	f7f8 f9de 	bl	8000638 <__aeabi_dmul>
 800827c:	a378      	add	r3, pc, #480	; (adr r3, 8008460 <__ieee754_pow+0x718>)
 800827e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008282:	f7f8 f823 	bl	80002cc <__adddf3>
 8008286:	4622      	mov	r2, r4
 8008288:	462b      	mov	r3, r5
 800828a:	f7f8 f9d5 	bl	8000638 <__aeabi_dmul>
 800828e:	a376      	add	r3, pc, #472	; (adr r3, 8008468 <__ieee754_pow+0x720>)
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f7f8 f81a 	bl	80002cc <__adddf3>
 8008298:	4622      	mov	r2, r4
 800829a:	462b      	mov	r3, r5
 800829c:	f7f8 f9cc 	bl	8000638 <__aeabi_dmul>
 80082a0:	a373      	add	r3, pc, #460	; (adr r3, 8008470 <__ieee754_pow+0x728>)
 80082a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a6:	f7f8 f811 	bl	80002cc <__adddf3>
 80082aa:	4622      	mov	r2, r4
 80082ac:	462b      	mov	r3, r5
 80082ae:	f7f8 f9c3 	bl	8000638 <__aeabi_dmul>
 80082b2:	a371      	add	r3, pc, #452	; (adr r3, 8008478 <__ieee754_pow+0x730>)
 80082b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b8:	f7f8 f808 	bl	80002cc <__adddf3>
 80082bc:	4622      	mov	r2, r4
 80082be:	4606      	mov	r6, r0
 80082c0:	460f      	mov	r7, r1
 80082c2:	462b      	mov	r3, r5
 80082c4:	4620      	mov	r0, r4
 80082c6:	4629      	mov	r1, r5
 80082c8:	f7f8 f9b6 	bl	8000638 <__aeabi_dmul>
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	4630      	mov	r0, r6
 80082d2:	4639      	mov	r1, r7
 80082d4:	f7f8 f9b0 	bl	8000638 <__aeabi_dmul>
 80082d8:	4642      	mov	r2, r8
 80082da:	4604      	mov	r4, r0
 80082dc:	460d      	mov	r5, r1
 80082de:	464b      	mov	r3, r9
 80082e0:	ec51 0b18 	vmov	r0, r1, d8
 80082e4:	f7f7 fff2 	bl	80002cc <__adddf3>
 80082e8:	ec53 2b19 	vmov	r2, r3, d9
 80082ec:	f7f8 f9a4 	bl	8000638 <__aeabi_dmul>
 80082f0:	4622      	mov	r2, r4
 80082f2:	462b      	mov	r3, r5
 80082f4:	f7f7 ffea 	bl	80002cc <__adddf3>
 80082f8:	4642      	mov	r2, r8
 80082fa:	4682      	mov	sl, r0
 80082fc:	468b      	mov	fp, r1
 80082fe:	464b      	mov	r3, r9
 8008300:	4640      	mov	r0, r8
 8008302:	4649      	mov	r1, r9
 8008304:	f7f8 f998 	bl	8000638 <__aeabi_dmul>
 8008308:	4b6b      	ldr	r3, [pc, #428]	; (80084b8 <__ieee754_pow+0x770>)
 800830a:	2200      	movs	r2, #0
 800830c:	4606      	mov	r6, r0
 800830e:	460f      	mov	r7, r1
 8008310:	f7f7 ffdc 	bl	80002cc <__adddf3>
 8008314:	4652      	mov	r2, sl
 8008316:	465b      	mov	r3, fp
 8008318:	f7f7 ffd8 	bl	80002cc <__adddf3>
 800831c:	2000      	movs	r0, #0
 800831e:	4604      	mov	r4, r0
 8008320:	460d      	mov	r5, r1
 8008322:	4602      	mov	r2, r0
 8008324:	460b      	mov	r3, r1
 8008326:	4640      	mov	r0, r8
 8008328:	4649      	mov	r1, r9
 800832a:	f7f8 f985 	bl	8000638 <__aeabi_dmul>
 800832e:	4b62      	ldr	r3, [pc, #392]	; (80084b8 <__ieee754_pow+0x770>)
 8008330:	4680      	mov	r8, r0
 8008332:	4689      	mov	r9, r1
 8008334:	2200      	movs	r2, #0
 8008336:	4620      	mov	r0, r4
 8008338:	4629      	mov	r1, r5
 800833a:	f7f7 ffc5 	bl	80002c8 <__aeabi_dsub>
 800833e:	4632      	mov	r2, r6
 8008340:	463b      	mov	r3, r7
 8008342:	f7f7 ffc1 	bl	80002c8 <__aeabi_dsub>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	4650      	mov	r0, sl
 800834c:	4659      	mov	r1, fp
 800834e:	f7f7 ffbb 	bl	80002c8 <__aeabi_dsub>
 8008352:	ec53 2b18 	vmov	r2, r3, d8
 8008356:	f7f8 f96f 	bl	8000638 <__aeabi_dmul>
 800835a:	4622      	mov	r2, r4
 800835c:	4606      	mov	r6, r0
 800835e:	460f      	mov	r7, r1
 8008360:	462b      	mov	r3, r5
 8008362:	ec51 0b19 	vmov	r0, r1, d9
 8008366:	f7f8 f967 	bl	8000638 <__aeabi_dmul>
 800836a:	4602      	mov	r2, r0
 800836c:	460b      	mov	r3, r1
 800836e:	4630      	mov	r0, r6
 8008370:	4639      	mov	r1, r7
 8008372:	f7f7 ffab 	bl	80002cc <__adddf3>
 8008376:	4606      	mov	r6, r0
 8008378:	460f      	mov	r7, r1
 800837a:	4602      	mov	r2, r0
 800837c:	460b      	mov	r3, r1
 800837e:	4640      	mov	r0, r8
 8008380:	4649      	mov	r1, r9
 8008382:	f7f7 ffa3 	bl	80002cc <__adddf3>
 8008386:	a33e      	add	r3, pc, #248	; (adr r3, 8008480 <__ieee754_pow+0x738>)
 8008388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838c:	2000      	movs	r0, #0
 800838e:	4604      	mov	r4, r0
 8008390:	460d      	mov	r5, r1
 8008392:	f7f8 f951 	bl	8000638 <__aeabi_dmul>
 8008396:	4642      	mov	r2, r8
 8008398:	ec41 0b18 	vmov	d8, r0, r1
 800839c:	464b      	mov	r3, r9
 800839e:	4620      	mov	r0, r4
 80083a0:	4629      	mov	r1, r5
 80083a2:	f7f7 ff91 	bl	80002c8 <__aeabi_dsub>
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	4630      	mov	r0, r6
 80083ac:	4639      	mov	r1, r7
 80083ae:	f7f7 ff8b 	bl	80002c8 <__aeabi_dsub>
 80083b2:	a335      	add	r3, pc, #212	; (adr r3, 8008488 <__ieee754_pow+0x740>)
 80083b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b8:	f7f8 f93e 	bl	8000638 <__aeabi_dmul>
 80083bc:	a334      	add	r3, pc, #208	; (adr r3, 8008490 <__ieee754_pow+0x748>)
 80083be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c2:	4606      	mov	r6, r0
 80083c4:	460f      	mov	r7, r1
 80083c6:	4620      	mov	r0, r4
 80083c8:	4629      	mov	r1, r5
 80083ca:	f7f8 f935 	bl	8000638 <__aeabi_dmul>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	4630      	mov	r0, r6
 80083d4:	4639      	mov	r1, r7
 80083d6:	f7f7 ff79 	bl	80002cc <__adddf3>
 80083da:	9a07      	ldr	r2, [sp, #28]
 80083dc:	4b37      	ldr	r3, [pc, #220]	; (80084bc <__ieee754_pow+0x774>)
 80083de:	4413      	add	r3, r2
 80083e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e4:	f7f7 ff72 	bl	80002cc <__adddf3>
 80083e8:	4682      	mov	sl, r0
 80083ea:	9805      	ldr	r0, [sp, #20]
 80083ec:	468b      	mov	fp, r1
 80083ee:	f7f8 f8b9 	bl	8000564 <__aeabi_i2d>
 80083f2:	9a07      	ldr	r2, [sp, #28]
 80083f4:	4b32      	ldr	r3, [pc, #200]	; (80084c0 <__ieee754_pow+0x778>)
 80083f6:	4413      	add	r3, r2
 80083f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083fc:	4606      	mov	r6, r0
 80083fe:	460f      	mov	r7, r1
 8008400:	4652      	mov	r2, sl
 8008402:	465b      	mov	r3, fp
 8008404:	ec51 0b18 	vmov	r0, r1, d8
 8008408:	f7f7 ff60 	bl	80002cc <__adddf3>
 800840c:	4642      	mov	r2, r8
 800840e:	464b      	mov	r3, r9
 8008410:	f7f7 ff5c 	bl	80002cc <__adddf3>
 8008414:	4632      	mov	r2, r6
 8008416:	463b      	mov	r3, r7
 8008418:	f7f7 ff58 	bl	80002cc <__adddf3>
 800841c:	2000      	movs	r0, #0
 800841e:	4632      	mov	r2, r6
 8008420:	463b      	mov	r3, r7
 8008422:	4604      	mov	r4, r0
 8008424:	460d      	mov	r5, r1
 8008426:	f7f7 ff4f 	bl	80002c8 <__aeabi_dsub>
 800842a:	4642      	mov	r2, r8
 800842c:	464b      	mov	r3, r9
 800842e:	f7f7 ff4b 	bl	80002c8 <__aeabi_dsub>
 8008432:	ec53 2b18 	vmov	r2, r3, d8
 8008436:	f7f7 ff47 	bl	80002c8 <__aeabi_dsub>
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	4650      	mov	r0, sl
 8008440:	4659      	mov	r1, fp
 8008442:	e610      	b.n	8008066 <__ieee754_pow+0x31e>
 8008444:	2401      	movs	r4, #1
 8008446:	e6a1      	b.n	800818c <__ieee754_pow+0x444>
 8008448:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008498 <__ieee754_pow+0x750>
 800844c:	e617      	b.n	800807e <__ieee754_pow+0x336>
 800844e:	bf00      	nop
 8008450:	4a454eef 	.word	0x4a454eef
 8008454:	3fca7e28 	.word	0x3fca7e28
 8008458:	93c9db65 	.word	0x93c9db65
 800845c:	3fcd864a 	.word	0x3fcd864a
 8008460:	a91d4101 	.word	0xa91d4101
 8008464:	3fd17460 	.word	0x3fd17460
 8008468:	518f264d 	.word	0x518f264d
 800846c:	3fd55555 	.word	0x3fd55555
 8008470:	db6fabff 	.word	0xdb6fabff
 8008474:	3fdb6db6 	.word	0x3fdb6db6
 8008478:	33333303 	.word	0x33333303
 800847c:	3fe33333 	.word	0x3fe33333
 8008480:	e0000000 	.word	0xe0000000
 8008484:	3feec709 	.word	0x3feec709
 8008488:	dc3a03fd 	.word	0xdc3a03fd
 800848c:	3feec709 	.word	0x3feec709
 8008490:	145b01f5 	.word	0x145b01f5
 8008494:	be3e2fe0 	.word	0xbe3e2fe0
 8008498:	00000000 	.word	0x00000000
 800849c:	3ff00000 	.word	0x3ff00000
 80084a0:	7ff00000 	.word	0x7ff00000
 80084a4:	43400000 	.word	0x43400000
 80084a8:	0003988e 	.word	0x0003988e
 80084ac:	000bb679 	.word	0x000bb679
 80084b0:	08008d00 	.word	0x08008d00
 80084b4:	3ff00000 	.word	0x3ff00000
 80084b8:	40080000 	.word	0x40080000
 80084bc:	08008d20 	.word	0x08008d20
 80084c0:	08008d10 	.word	0x08008d10
 80084c4:	a3b5      	add	r3, pc, #724	; (adr r3, 800879c <__ieee754_pow+0xa54>)
 80084c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ca:	4640      	mov	r0, r8
 80084cc:	4649      	mov	r1, r9
 80084ce:	f7f7 fefd 	bl	80002cc <__adddf3>
 80084d2:	4622      	mov	r2, r4
 80084d4:	ec41 0b1a 	vmov	d10, r0, r1
 80084d8:	462b      	mov	r3, r5
 80084da:	4630      	mov	r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	f7f7 fef3 	bl	80002c8 <__aeabi_dsub>
 80084e2:	4602      	mov	r2, r0
 80084e4:	460b      	mov	r3, r1
 80084e6:	ec51 0b1a 	vmov	r0, r1, d10
 80084ea:	f7f8 fb35 	bl	8000b58 <__aeabi_dcmpgt>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f47f ae04 	bne.w	80080fc <__ieee754_pow+0x3b4>
 80084f4:	4aa4      	ldr	r2, [pc, #656]	; (8008788 <__ieee754_pow+0xa40>)
 80084f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80084fa:	4293      	cmp	r3, r2
 80084fc:	f340 8108 	ble.w	8008710 <__ieee754_pow+0x9c8>
 8008500:	151b      	asrs	r3, r3, #20
 8008502:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008506:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800850a:	fa4a f303 	asr.w	r3, sl, r3
 800850e:	445b      	add	r3, fp
 8008510:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008514:	4e9d      	ldr	r6, [pc, #628]	; (800878c <__ieee754_pow+0xa44>)
 8008516:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800851a:	4116      	asrs	r6, r2
 800851c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008520:	2000      	movs	r0, #0
 8008522:	ea23 0106 	bic.w	r1, r3, r6
 8008526:	f1c2 0214 	rsb	r2, r2, #20
 800852a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800852e:	fa4a fa02 	asr.w	sl, sl, r2
 8008532:	f1bb 0f00 	cmp.w	fp, #0
 8008536:	4602      	mov	r2, r0
 8008538:	460b      	mov	r3, r1
 800853a:	4620      	mov	r0, r4
 800853c:	4629      	mov	r1, r5
 800853e:	bfb8      	it	lt
 8008540:	f1ca 0a00 	rsblt	sl, sl, #0
 8008544:	f7f7 fec0 	bl	80002c8 <__aeabi_dsub>
 8008548:	ec41 0b19 	vmov	d9, r0, r1
 800854c:	4642      	mov	r2, r8
 800854e:	464b      	mov	r3, r9
 8008550:	ec51 0b19 	vmov	r0, r1, d9
 8008554:	f7f7 feba 	bl	80002cc <__adddf3>
 8008558:	a37b      	add	r3, pc, #492	; (adr r3, 8008748 <__ieee754_pow+0xa00>)
 800855a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855e:	2000      	movs	r0, #0
 8008560:	4604      	mov	r4, r0
 8008562:	460d      	mov	r5, r1
 8008564:	f7f8 f868 	bl	8000638 <__aeabi_dmul>
 8008568:	ec53 2b19 	vmov	r2, r3, d9
 800856c:	4606      	mov	r6, r0
 800856e:	460f      	mov	r7, r1
 8008570:	4620      	mov	r0, r4
 8008572:	4629      	mov	r1, r5
 8008574:	f7f7 fea8 	bl	80002c8 <__aeabi_dsub>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4640      	mov	r0, r8
 800857e:	4649      	mov	r1, r9
 8008580:	f7f7 fea2 	bl	80002c8 <__aeabi_dsub>
 8008584:	a372      	add	r3, pc, #456	; (adr r3, 8008750 <__ieee754_pow+0xa08>)
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	f7f8 f855 	bl	8000638 <__aeabi_dmul>
 800858e:	a372      	add	r3, pc, #456	; (adr r3, 8008758 <__ieee754_pow+0xa10>)
 8008590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008594:	4680      	mov	r8, r0
 8008596:	4689      	mov	r9, r1
 8008598:	4620      	mov	r0, r4
 800859a:	4629      	mov	r1, r5
 800859c:	f7f8 f84c 	bl	8000638 <__aeabi_dmul>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f7f7 fe90 	bl	80002cc <__adddf3>
 80085ac:	4604      	mov	r4, r0
 80085ae:	460d      	mov	r5, r1
 80085b0:	4602      	mov	r2, r0
 80085b2:	460b      	mov	r3, r1
 80085b4:	4630      	mov	r0, r6
 80085b6:	4639      	mov	r1, r7
 80085b8:	f7f7 fe88 	bl	80002cc <__adddf3>
 80085bc:	4632      	mov	r2, r6
 80085be:	463b      	mov	r3, r7
 80085c0:	4680      	mov	r8, r0
 80085c2:	4689      	mov	r9, r1
 80085c4:	f7f7 fe80 	bl	80002c8 <__aeabi_dsub>
 80085c8:	4602      	mov	r2, r0
 80085ca:	460b      	mov	r3, r1
 80085cc:	4620      	mov	r0, r4
 80085ce:	4629      	mov	r1, r5
 80085d0:	f7f7 fe7a 	bl	80002c8 <__aeabi_dsub>
 80085d4:	4642      	mov	r2, r8
 80085d6:	4606      	mov	r6, r0
 80085d8:	460f      	mov	r7, r1
 80085da:	464b      	mov	r3, r9
 80085dc:	4640      	mov	r0, r8
 80085de:	4649      	mov	r1, r9
 80085e0:	f7f8 f82a 	bl	8000638 <__aeabi_dmul>
 80085e4:	a35e      	add	r3, pc, #376	; (adr r3, 8008760 <__ieee754_pow+0xa18>)
 80085e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ea:	4604      	mov	r4, r0
 80085ec:	460d      	mov	r5, r1
 80085ee:	f7f8 f823 	bl	8000638 <__aeabi_dmul>
 80085f2:	a35d      	add	r3, pc, #372	; (adr r3, 8008768 <__ieee754_pow+0xa20>)
 80085f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f8:	f7f7 fe66 	bl	80002c8 <__aeabi_dsub>
 80085fc:	4622      	mov	r2, r4
 80085fe:	462b      	mov	r3, r5
 8008600:	f7f8 f81a 	bl	8000638 <__aeabi_dmul>
 8008604:	a35a      	add	r3, pc, #360	; (adr r3, 8008770 <__ieee754_pow+0xa28>)
 8008606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860a:	f7f7 fe5f 	bl	80002cc <__adddf3>
 800860e:	4622      	mov	r2, r4
 8008610:	462b      	mov	r3, r5
 8008612:	f7f8 f811 	bl	8000638 <__aeabi_dmul>
 8008616:	a358      	add	r3, pc, #352	; (adr r3, 8008778 <__ieee754_pow+0xa30>)
 8008618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861c:	f7f7 fe54 	bl	80002c8 <__aeabi_dsub>
 8008620:	4622      	mov	r2, r4
 8008622:	462b      	mov	r3, r5
 8008624:	f7f8 f808 	bl	8000638 <__aeabi_dmul>
 8008628:	a355      	add	r3, pc, #340	; (adr r3, 8008780 <__ieee754_pow+0xa38>)
 800862a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862e:	f7f7 fe4d 	bl	80002cc <__adddf3>
 8008632:	4622      	mov	r2, r4
 8008634:	462b      	mov	r3, r5
 8008636:	f7f7 ffff 	bl	8000638 <__aeabi_dmul>
 800863a:	4602      	mov	r2, r0
 800863c:	460b      	mov	r3, r1
 800863e:	4640      	mov	r0, r8
 8008640:	4649      	mov	r1, r9
 8008642:	f7f7 fe41 	bl	80002c8 <__aeabi_dsub>
 8008646:	4604      	mov	r4, r0
 8008648:	460d      	mov	r5, r1
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	4640      	mov	r0, r8
 8008650:	4649      	mov	r1, r9
 8008652:	f7f7 fff1 	bl	8000638 <__aeabi_dmul>
 8008656:	2200      	movs	r2, #0
 8008658:	ec41 0b19 	vmov	d9, r0, r1
 800865c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008660:	4620      	mov	r0, r4
 8008662:	4629      	mov	r1, r5
 8008664:	f7f7 fe30 	bl	80002c8 <__aeabi_dsub>
 8008668:	4602      	mov	r2, r0
 800866a:	460b      	mov	r3, r1
 800866c:	ec51 0b19 	vmov	r0, r1, d9
 8008670:	f7f8 f90c 	bl	800088c <__aeabi_ddiv>
 8008674:	4632      	mov	r2, r6
 8008676:	4604      	mov	r4, r0
 8008678:	460d      	mov	r5, r1
 800867a:	463b      	mov	r3, r7
 800867c:	4640      	mov	r0, r8
 800867e:	4649      	mov	r1, r9
 8008680:	f7f7 ffda 	bl	8000638 <__aeabi_dmul>
 8008684:	4632      	mov	r2, r6
 8008686:	463b      	mov	r3, r7
 8008688:	f7f7 fe20 	bl	80002cc <__adddf3>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4620      	mov	r0, r4
 8008692:	4629      	mov	r1, r5
 8008694:	f7f7 fe18 	bl	80002c8 <__aeabi_dsub>
 8008698:	4642      	mov	r2, r8
 800869a:	464b      	mov	r3, r9
 800869c:	f7f7 fe14 	bl	80002c8 <__aeabi_dsub>
 80086a0:	460b      	mov	r3, r1
 80086a2:	4602      	mov	r2, r0
 80086a4:	493a      	ldr	r1, [pc, #232]	; (8008790 <__ieee754_pow+0xa48>)
 80086a6:	2000      	movs	r0, #0
 80086a8:	f7f7 fe0e 	bl	80002c8 <__aeabi_dsub>
 80086ac:	ec41 0b10 	vmov	d0, r0, r1
 80086b0:	ee10 3a90 	vmov	r3, s1
 80086b4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80086b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086bc:	da2b      	bge.n	8008716 <__ieee754_pow+0x9ce>
 80086be:	4650      	mov	r0, sl
 80086c0:	f000 f966 	bl	8008990 <scalbn>
 80086c4:	ec51 0b10 	vmov	r0, r1, d0
 80086c8:	ec53 2b18 	vmov	r2, r3, d8
 80086cc:	f7ff bbed 	b.w	8007eaa <__ieee754_pow+0x162>
 80086d0:	4b30      	ldr	r3, [pc, #192]	; (8008794 <__ieee754_pow+0xa4c>)
 80086d2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80086d6:	429e      	cmp	r6, r3
 80086d8:	f77f af0c 	ble.w	80084f4 <__ieee754_pow+0x7ac>
 80086dc:	4b2e      	ldr	r3, [pc, #184]	; (8008798 <__ieee754_pow+0xa50>)
 80086de:	440b      	add	r3, r1
 80086e0:	4303      	orrs	r3, r0
 80086e2:	d009      	beq.n	80086f8 <__ieee754_pow+0x9b0>
 80086e4:	ec51 0b18 	vmov	r0, r1, d8
 80086e8:	2200      	movs	r2, #0
 80086ea:	2300      	movs	r3, #0
 80086ec:	f7f8 fa16 	bl	8000b1c <__aeabi_dcmplt>
 80086f0:	3800      	subs	r0, #0
 80086f2:	bf18      	it	ne
 80086f4:	2001      	movne	r0, #1
 80086f6:	e447      	b.n	8007f88 <__ieee754_pow+0x240>
 80086f8:	4622      	mov	r2, r4
 80086fa:	462b      	mov	r3, r5
 80086fc:	f7f7 fde4 	bl	80002c8 <__aeabi_dsub>
 8008700:	4642      	mov	r2, r8
 8008702:	464b      	mov	r3, r9
 8008704:	f7f8 fa1e 	bl	8000b44 <__aeabi_dcmpge>
 8008708:	2800      	cmp	r0, #0
 800870a:	f43f aef3 	beq.w	80084f4 <__ieee754_pow+0x7ac>
 800870e:	e7e9      	b.n	80086e4 <__ieee754_pow+0x99c>
 8008710:	f04f 0a00 	mov.w	sl, #0
 8008714:	e71a      	b.n	800854c <__ieee754_pow+0x804>
 8008716:	ec51 0b10 	vmov	r0, r1, d0
 800871a:	4619      	mov	r1, r3
 800871c:	e7d4      	b.n	80086c8 <__ieee754_pow+0x980>
 800871e:	491c      	ldr	r1, [pc, #112]	; (8008790 <__ieee754_pow+0xa48>)
 8008720:	2000      	movs	r0, #0
 8008722:	f7ff bb30 	b.w	8007d86 <__ieee754_pow+0x3e>
 8008726:	2000      	movs	r0, #0
 8008728:	2100      	movs	r1, #0
 800872a:	f7ff bb2c 	b.w	8007d86 <__ieee754_pow+0x3e>
 800872e:	4630      	mov	r0, r6
 8008730:	4639      	mov	r1, r7
 8008732:	f7ff bb28 	b.w	8007d86 <__ieee754_pow+0x3e>
 8008736:	9204      	str	r2, [sp, #16]
 8008738:	f7ff bb7a 	b.w	8007e30 <__ieee754_pow+0xe8>
 800873c:	2300      	movs	r3, #0
 800873e:	f7ff bb64 	b.w	8007e0a <__ieee754_pow+0xc2>
 8008742:	bf00      	nop
 8008744:	f3af 8000 	nop.w
 8008748:	00000000 	.word	0x00000000
 800874c:	3fe62e43 	.word	0x3fe62e43
 8008750:	fefa39ef 	.word	0xfefa39ef
 8008754:	3fe62e42 	.word	0x3fe62e42
 8008758:	0ca86c39 	.word	0x0ca86c39
 800875c:	be205c61 	.word	0xbe205c61
 8008760:	72bea4d0 	.word	0x72bea4d0
 8008764:	3e663769 	.word	0x3e663769
 8008768:	c5d26bf1 	.word	0xc5d26bf1
 800876c:	3ebbbd41 	.word	0x3ebbbd41
 8008770:	af25de2c 	.word	0xaf25de2c
 8008774:	3f11566a 	.word	0x3f11566a
 8008778:	16bebd93 	.word	0x16bebd93
 800877c:	3f66c16c 	.word	0x3f66c16c
 8008780:	5555553e 	.word	0x5555553e
 8008784:	3fc55555 	.word	0x3fc55555
 8008788:	3fe00000 	.word	0x3fe00000
 800878c:	000fffff 	.word	0x000fffff
 8008790:	3ff00000 	.word	0x3ff00000
 8008794:	4090cbff 	.word	0x4090cbff
 8008798:	3f6f3400 	.word	0x3f6f3400
 800879c:	652b82fe 	.word	0x652b82fe
 80087a0:	3c971547 	.word	0x3c971547

080087a4 <__ieee754_sqrt>:
 80087a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087a8:	ec55 4b10 	vmov	r4, r5, d0
 80087ac:	4e55      	ldr	r6, [pc, #340]	; (8008904 <__ieee754_sqrt+0x160>)
 80087ae:	43ae      	bics	r6, r5
 80087b0:	ee10 0a10 	vmov	r0, s0
 80087b4:	ee10 3a10 	vmov	r3, s0
 80087b8:	462a      	mov	r2, r5
 80087ba:	4629      	mov	r1, r5
 80087bc:	d110      	bne.n	80087e0 <__ieee754_sqrt+0x3c>
 80087be:	ee10 2a10 	vmov	r2, s0
 80087c2:	462b      	mov	r3, r5
 80087c4:	f7f7 ff38 	bl	8000638 <__aeabi_dmul>
 80087c8:	4602      	mov	r2, r0
 80087ca:	460b      	mov	r3, r1
 80087cc:	4620      	mov	r0, r4
 80087ce:	4629      	mov	r1, r5
 80087d0:	f7f7 fd7c 	bl	80002cc <__adddf3>
 80087d4:	4604      	mov	r4, r0
 80087d6:	460d      	mov	r5, r1
 80087d8:	ec45 4b10 	vmov	d0, r4, r5
 80087dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e0:	2d00      	cmp	r5, #0
 80087e2:	dc10      	bgt.n	8008806 <__ieee754_sqrt+0x62>
 80087e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80087e8:	4330      	orrs	r0, r6
 80087ea:	d0f5      	beq.n	80087d8 <__ieee754_sqrt+0x34>
 80087ec:	b15d      	cbz	r5, 8008806 <__ieee754_sqrt+0x62>
 80087ee:	ee10 2a10 	vmov	r2, s0
 80087f2:	462b      	mov	r3, r5
 80087f4:	ee10 0a10 	vmov	r0, s0
 80087f8:	f7f7 fd66 	bl	80002c8 <__aeabi_dsub>
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	f7f8 f844 	bl	800088c <__aeabi_ddiv>
 8008804:	e7e6      	b.n	80087d4 <__ieee754_sqrt+0x30>
 8008806:	1512      	asrs	r2, r2, #20
 8008808:	d074      	beq.n	80088f4 <__ieee754_sqrt+0x150>
 800880a:	07d4      	lsls	r4, r2, #31
 800880c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008810:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008814:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008818:	bf5e      	ittt	pl
 800881a:	0fda      	lsrpl	r2, r3, #31
 800881c:	005b      	lslpl	r3, r3, #1
 800881e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008822:	2400      	movs	r4, #0
 8008824:	0fda      	lsrs	r2, r3, #31
 8008826:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800882a:	107f      	asrs	r7, r7, #1
 800882c:	005b      	lsls	r3, r3, #1
 800882e:	2516      	movs	r5, #22
 8008830:	4620      	mov	r0, r4
 8008832:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008836:	1886      	adds	r6, r0, r2
 8008838:	428e      	cmp	r6, r1
 800883a:	bfde      	ittt	le
 800883c:	1b89      	suble	r1, r1, r6
 800883e:	18b0      	addle	r0, r6, r2
 8008840:	18a4      	addle	r4, r4, r2
 8008842:	0049      	lsls	r1, r1, #1
 8008844:	3d01      	subs	r5, #1
 8008846:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800884a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800884e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008852:	d1f0      	bne.n	8008836 <__ieee754_sqrt+0x92>
 8008854:	462a      	mov	r2, r5
 8008856:	f04f 0e20 	mov.w	lr, #32
 800885a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800885e:	4281      	cmp	r1, r0
 8008860:	eb06 0c05 	add.w	ip, r6, r5
 8008864:	dc02      	bgt.n	800886c <__ieee754_sqrt+0xc8>
 8008866:	d113      	bne.n	8008890 <__ieee754_sqrt+0xec>
 8008868:	459c      	cmp	ip, r3
 800886a:	d811      	bhi.n	8008890 <__ieee754_sqrt+0xec>
 800886c:	f1bc 0f00 	cmp.w	ip, #0
 8008870:	eb0c 0506 	add.w	r5, ip, r6
 8008874:	da43      	bge.n	80088fe <__ieee754_sqrt+0x15a>
 8008876:	2d00      	cmp	r5, #0
 8008878:	db41      	blt.n	80088fe <__ieee754_sqrt+0x15a>
 800887a:	f100 0801 	add.w	r8, r0, #1
 800887e:	1a09      	subs	r1, r1, r0
 8008880:	459c      	cmp	ip, r3
 8008882:	bf88      	it	hi
 8008884:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008888:	eba3 030c 	sub.w	r3, r3, ip
 800888c:	4432      	add	r2, r6
 800888e:	4640      	mov	r0, r8
 8008890:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008894:	f1be 0e01 	subs.w	lr, lr, #1
 8008898:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800889c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80088a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80088a4:	d1db      	bne.n	800885e <__ieee754_sqrt+0xba>
 80088a6:	430b      	orrs	r3, r1
 80088a8:	d006      	beq.n	80088b8 <__ieee754_sqrt+0x114>
 80088aa:	1c50      	adds	r0, r2, #1
 80088ac:	bf13      	iteet	ne
 80088ae:	3201      	addne	r2, #1
 80088b0:	3401      	addeq	r4, #1
 80088b2:	4672      	moveq	r2, lr
 80088b4:	f022 0201 	bicne.w	r2, r2, #1
 80088b8:	1063      	asrs	r3, r4, #1
 80088ba:	0852      	lsrs	r2, r2, #1
 80088bc:	07e1      	lsls	r1, r4, #31
 80088be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80088c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80088c6:	bf48      	it	mi
 80088c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80088cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80088d0:	4614      	mov	r4, r2
 80088d2:	e781      	b.n	80087d8 <__ieee754_sqrt+0x34>
 80088d4:	0ad9      	lsrs	r1, r3, #11
 80088d6:	3815      	subs	r0, #21
 80088d8:	055b      	lsls	r3, r3, #21
 80088da:	2900      	cmp	r1, #0
 80088dc:	d0fa      	beq.n	80088d4 <__ieee754_sqrt+0x130>
 80088de:	02cd      	lsls	r5, r1, #11
 80088e0:	d50a      	bpl.n	80088f8 <__ieee754_sqrt+0x154>
 80088e2:	f1c2 0420 	rsb	r4, r2, #32
 80088e6:	fa23 f404 	lsr.w	r4, r3, r4
 80088ea:	1e55      	subs	r5, r2, #1
 80088ec:	4093      	lsls	r3, r2
 80088ee:	4321      	orrs	r1, r4
 80088f0:	1b42      	subs	r2, r0, r5
 80088f2:	e78a      	b.n	800880a <__ieee754_sqrt+0x66>
 80088f4:	4610      	mov	r0, r2
 80088f6:	e7f0      	b.n	80088da <__ieee754_sqrt+0x136>
 80088f8:	0049      	lsls	r1, r1, #1
 80088fa:	3201      	adds	r2, #1
 80088fc:	e7ef      	b.n	80088de <__ieee754_sqrt+0x13a>
 80088fe:	4680      	mov	r8, r0
 8008900:	e7bd      	b.n	800887e <__ieee754_sqrt+0xda>
 8008902:	bf00      	nop
 8008904:	7ff00000 	.word	0x7ff00000

08008908 <with_errno>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	4604      	mov	r4, r0
 800890c:	460d      	mov	r5, r1
 800890e:	4616      	mov	r6, r2
 8008910:	f7fe fc34 	bl	800717c <__errno>
 8008914:	4629      	mov	r1, r5
 8008916:	6006      	str	r6, [r0, #0]
 8008918:	4620      	mov	r0, r4
 800891a:	bd70      	pop	{r4, r5, r6, pc}

0800891c <xflow>:
 800891c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800891e:	4614      	mov	r4, r2
 8008920:	461d      	mov	r5, r3
 8008922:	b108      	cbz	r0, 8008928 <xflow+0xc>
 8008924:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008928:	e9cd 2300 	strd	r2, r3, [sp]
 800892c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008930:	4620      	mov	r0, r4
 8008932:	4629      	mov	r1, r5
 8008934:	f7f7 fe80 	bl	8000638 <__aeabi_dmul>
 8008938:	2222      	movs	r2, #34	; 0x22
 800893a:	b003      	add	sp, #12
 800893c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008940:	f7ff bfe2 	b.w	8008908 <with_errno>

08008944 <__math_uflow>:
 8008944:	b508      	push	{r3, lr}
 8008946:	2200      	movs	r2, #0
 8008948:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800894c:	f7ff ffe6 	bl	800891c <xflow>
 8008950:	ec41 0b10 	vmov	d0, r0, r1
 8008954:	bd08      	pop	{r3, pc}

08008956 <__math_oflow>:
 8008956:	b508      	push	{r3, lr}
 8008958:	2200      	movs	r2, #0
 800895a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800895e:	f7ff ffdd 	bl	800891c <xflow>
 8008962:	ec41 0b10 	vmov	d0, r0, r1
 8008966:	bd08      	pop	{r3, pc}

08008968 <fabs>:
 8008968:	ec51 0b10 	vmov	r0, r1, d0
 800896c:	ee10 2a10 	vmov	r2, s0
 8008970:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008974:	ec43 2b10 	vmov	d0, r2, r3
 8008978:	4770      	bx	lr

0800897a <finite>:
 800897a:	b082      	sub	sp, #8
 800897c:	ed8d 0b00 	vstr	d0, [sp]
 8008980:	9801      	ldr	r0, [sp, #4]
 8008982:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008986:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800898a:	0fc0      	lsrs	r0, r0, #31
 800898c:	b002      	add	sp, #8
 800898e:	4770      	bx	lr

08008990 <scalbn>:
 8008990:	b570      	push	{r4, r5, r6, lr}
 8008992:	ec55 4b10 	vmov	r4, r5, d0
 8008996:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800899a:	4606      	mov	r6, r0
 800899c:	462b      	mov	r3, r5
 800899e:	b99a      	cbnz	r2, 80089c8 <scalbn+0x38>
 80089a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80089a4:	4323      	orrs	r3, r4
 80089a6:	d036      	beq.n	8008a16 <scalbn+0x86>
 80089a8:	4b39      	ldr	r3, [pc, #228]	; (8008a90 <scalbn+0x100>)
 80089aa:	4629      	mov	r1, r5
 80089ac:	ee10 0a10 	vmov	r0, s0
 80089b0:	2200      	movs	r2, #0
 80089b2:	f7f7 fe41 	bl	8000638 <__aeabi_dmul>
 80089b6:	4b37      	ldr	r3, [pc, #220]	; (8008a94 <scalbn+0x104>)
 80089b8:	429e      	cmp	r6, r3
 80089ba:	4604      	mov	r4, r0
 80089bc:	460d      	mov	r5, r1
 80089be:	da10      	bge.n	80089e2 <scalbn+0x52>
 80089c0:	a32b      	add	r3, pc, #172	; (adr r3, 8008a70 <scalbn+0xe0>)
 80089c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c6:	e03a      	b.n	8008a3e <scalbn+0xae>
 80089c8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80089cc:	428a      	cmp	r2, r1
 80089ce:	d10c      	bne.n	80089ea <scalbn+0x5a>
 80089d0:	ee10 2a10 	vmov	r2, s0
 80089d4:	4620      	mov	r0, r4
 80089d6:	4629      	mov	r1, r5
 80089d8:	f7f7 fc78 	bl	80002cc <__adddf3>
 80089dc:	4604      	mov	r4, r0
 80089de:	460d      	mov	r5, r1
 80089e0:	e019      	b.n	8008a16 <scalbn+0x86>
 80089e2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80089e6:	460b      	mov	r3, r1
 80089e8:	3a36      	subs	r2, #54	; 0x36
 80089ea:	4432      	add	r2, r6
 80089ec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80089f0:	428a      	cmp	r2, r1
 80089f2:	dd08      	ble.n	8008a06 <scalbn+0x76>
 80089f4:	2d00      	cmp	r5, #0
 80089f6:	a120      	add	r1, pc, #128	; (adr r1, 8008a78 <scalbn+0xe8>)
 80089f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089fc:	da1c      	bge.n	8008a38 <scalbn+0xa8>
 80089fe:	a120      	add	r1, pc, #128	; (adr r1, 8008a80 <scalbn+0xf0>)
 8008a00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a04:	e018      	b.n	8008a38 <scalbn+0xa8>
 8008a06:	2a00      	cmp	r2, #0
 8008a08:	dd08      	ble.n	8008a1c <scalbn+0x8c>
 8008a0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a12:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008a16:	ec45 4b10 	vmov	d0, r4, r5
 8008a1a:	bd70      	pop	{r4, r5, r6, pc}
 8008a1c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008a20:	da19      	bge.n	8008a56 <scalbn+0xc6>
 8008a22:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008a26:	429e      	cmp	r6, r3
 8008a28:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008a2c:	dd0a      	ble.n	8008a44 <scalbn+0xb4>
 8008a2e:	a112      	add	r1, pc, #72	; (adr r1, 8008a78 <scalbn+0xe8>)
 8008a30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d1e2      	bne.n	80089fe <scalbn+0x6e>
 8008a38:	a30f      	add	r3, pc, #60	; (adr r3, 8008a78 <scalbn+0xe8>)
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	f7f7 fdfb 	bl	8000638 <__aeabi_dmul>
 8008a42:	e7cb      	b.n	80089dc <scalbn+0x4c>
 8008a44:	a10a      	add	r1, pc, #40	; (adr r1, 8008a70 <scalbn+0xe0>)
 8008a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d0b8      	beq.n	80089c0 <scalbn+0x30>
 8008a4e:	a10e      	add	r1, pc, #56	; (adr r1, 8008a88 <scalbn+0xf8>)
 8008a50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a54:	e7b4      	b.n	80089c0 <scalbn+0x30>
 8008a56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a5a:	3236      	adds	r2, #54	; 0x36
 8008a5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a60:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008a64:	4620      	mov	r0, r4
 8008a66:	4b0c      	ldr	r3, [pc, #48]	; (8008a98 <scalbn+0x108>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	e7e8      	b.n	8008a3e <scalbn+0xae>
 8008a6c:	f3af 8000 	nop.w
 8008a70:	c2f8f359 	.word	0xc2f8f359
 8008a74:	01a56e1f 	.word	0x01a56e1f
 8008a78:	8800759c 	.word	0x8800759c
 8008a7c:	7e37e43c 	.word	0x7e37e43c
 8008a80:	8800759c 	.word	0x8800759c
 8008a84:	fe37e43c 	.word	0xfe37e43c
 8008a88:	c2f8f359 	.word	0xc2f8f359
 8008a8c:	81a56e1f 	.word	0x81a56e1f
 8008a90:	43500000 	.word	0x43500000
 8008a94:	ffff3cb0 	.word	0xffff3cb0
 8008a98:	3c900000 	.word	0x3c900000

08008a9c <_init>:
 8008a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9e:	bf00      	nop
 8008aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa2:	bc08      	pop	{r3}
 8008aa4:	469e      	mov	lr, r3
 8008aa6:	4770      	bx	lr

08008aa8 <_fini>:
 8008aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aaa:	bf00      	nop
 8008aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aae:	bc08      	pop	{r3}
 8008ab0:	469e      	mov	lr, r3
 8008ab2:	4770      	bx	lr
