Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto 38aefec80be74e62ab5380708166142d --debug typical --relax -L axi_bram_ctrl_v4_0 -L xil_defaultlib -L lib_pkg_v1_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L lib_srl_fifo_v1_0 -L lib_cdc_v1_0 -L axi_datamover_v5_1 -L axi_sg_v4_1 -L axi_dma_v7_1 -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot decompression_backend_tb_behav xil_defaultlib.decompression_backend_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package axi_dma_v7_1.axi_dma_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.sng_port_arb [\sng_port_arb(15)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wrap_brst [\wrap_brst(15,5,256)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture imp of entity axi_bram_ctrl_v4_0.SRL_FIFO [\SRL_FIFO(1,8,false)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wr_chnl [\wr_chnl(15,5,256,1,0,"AXI4",1,0...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.rd_chnl [\rd_chnl(15,5,256,1,0,"AXI4",1,0...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.full_axi [\full_axi(15,256,1,"AXI4",0,1,32...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(10,15,256,1,"...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl [\axi_bram_ctrl("EXTERNAL",1024,1...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.dma_controller
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_sofeof_gen [\axi_dma_sofeof_gen(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reset [\axi_dma_reset(0,0,0,100000000,1...]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_rst_module [\axi_dma_rst_module(1,0,0,0,0,10...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_lite_if [\axi_dma_lite_if(23,0,10,32)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_register [\axi_dma_register(12,0,14,32,32,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_reg_module [\axi_dma_reg_module(1,0,0,14,0,1...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_smple_sm [\axi_dma_smple_sm(32,14,0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(32,1,0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_sts_mngr [\axi_dma_mm2s_sts_mngr(0)\]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(0,4,0,0,1,14,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(0,4,32,0,0,1,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(3,"virtex...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(4,8,"virtex7")(1,7)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,4,"virtex7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(8,4,"virtex7")(1,7)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,4,0,2,"vir...]
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling architecture implementation of entity lib_fifo_v1_0.sync_fifo_fg [\sync_fifo_fg("virtex7",9,0,1,1,...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(291,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_sf [\axi_datamover_rd_sf(256,64,0,1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_skid_buf [\axi_datamover_skid_buf(256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_reset [\axi_datamover_reset(0)\]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(8,1,0,2,"vir...]
Compiling architecture imp of entity axi_datamover_v5_1.axi_datamover_fifo [\axi_datamover_fifo(68,1,0,2,"vi...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_cmd_status [\axi_datamover_cmd_status(32,1,1...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rd_status_cntl [\axi_datamover_rd_status_cntl(8,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(0,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(1,32,5,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_pcc [\axi_datamover_pcc(1,1,5,32,256,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(1,32,0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rdmux [\axi_datamover_rdmux(5,256,256)\]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(0,1,5...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(1,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover_s2mm_omit_wrap [\axi_datamover_s2mm_omit_wrap(0,...]
Compiling architecture implementation of entity axi_datamover_v5_1.axi_datamover [\axi_datamover(1,0,4,32,256,256,...]
Compiling architecture implementation of entity axi_dma_v7_1.axi_dma [\axi_dma(10,32,125,0,0,0,0,14,32...]
Compiling architecture axi_dma_0_arch of entity xil_defaultlib.axi_dma_0 [axi_dma_0_default]
Compiling module xil_defaultlib.backend_top
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.decompression_backend_tb
Compiling module xil_defaultlib.glbl
Waiting for 3 sub-compilation(s) to finish...
Built simulation snapshot decompression_backend_tb_behav
