  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/jjh/RL_test/for_ironman/synthesis/./script_tmp.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project_tmp 
WARNING: [HLS 200-2182] The 'project_tmp' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/synthesis/project_tmp'.
INFO: [HLS 200-1510] Running: set_top case_9 
INFO: [HLS 200-1510] Running: add_files case_9.cc 
INFO: [HLS 200-10] Adding design file 'case_9.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution_tmp -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.92 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.99 seconds; current allocated memory: 247.770 MB.
INFO: [HLS 200-10] Analyzing design file 'case_9.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.78 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.4 seconds; current allocated memory: 249.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,588 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,333 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 978 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 967 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 967 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,643 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,027 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,071 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,088 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,003 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,142 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_9.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_15' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_14' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_13' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_12' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_11' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_10' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_9' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_8' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_7' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_6' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_5' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_4' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_3' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_2' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_1' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_0' with compact=bit mode in 3-bits (case_9.cc:12:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n1_2> at case_9.cc:114:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s1_1> at case_9.cc:149:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n2_2> at case_9.cc:159:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n3_2> at case_9.cc:167:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n4_2> at case_9.cc:189:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n5_2> at case_9.cc:226:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n6_3> at case_9.cc:233:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s2_1> at case_9.cc:240:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s3_1> at case_9.cc:254:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s4_1> at case_9.cc:265:13 
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_15' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_14' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_13' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_12' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_11' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_10' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_9' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_8' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_7' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_6' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_5' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_4' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_3' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_2' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_1' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_0' since this interface mode only supports scalar types (case_9.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_scalar' since this interface mode only supports scalar types (case_9.cc:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.68 seconds. CPU system time: 0.55 seconds. Elapsed time: 9.02 seconds; current allocated memory: 259.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.016 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'case_9' (case_9.cc:7:13)...82 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 288.059 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n1_1'(case_9.cc:113:13) and 'L_n1_2'(case_9.cc:114:17) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n2_1'(case_9.cc:158:13) and 'L_n2_2'(case_9.cc:159:17) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n3_1'(case_9.cc:166:13) and 'L_n3_2'(case_9.cc:167:17) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n4_1'(case_9.cc:188:13) and 'L_n4_2'(case_9.cc:189:17) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n5_1'(case_9.cc:225:13) and 'L_n5_2'(case_9.cc:226:17) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n6_2'(case_9.cc:232:17) and 'L_n6_3'(case_9.cc:233:21) in function 'case_9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n6_1'(case_9.cc:231:13) and 'L_n6_2'(case_9.cc:232:17) in function 'case_9' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n1_1' (case_9.cc:113:13) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n2_1' (case_9.cc:158:13) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n3_1' (case_9.cc:166:13) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n4_1' (case_9.cc:188:13) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n5_1' (case_9.cc:225:13) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n6_2' (case_9.cc:232:17) in function 'case_9'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n6_1' (case_9.cc:231:13) in function 'case_9'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 374.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'case_9' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_n1_1_L_n1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln146_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln146_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n1_1_L_n1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L_n1_1_L_n1_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 376.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_s1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_s1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'L_s1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 376.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_n2_1_L_n2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n2_1_L_n2_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n2_1_L_n2_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 377.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 377.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_n3_1_L_n3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n3_1_L_n3_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L_n3_1_L_n3_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 378.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 378.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_n4_1_L_n4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln222_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln222_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln222) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n4_1_L_n4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L_n4_1_L_n4_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 379.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 379.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_n5_1_L_n5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n5_1_L_n5_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_n5_1_L_n5_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 379.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 379.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_n6_1_L_n6_2_L_n6_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n6_1_L_n6_2_L_n6_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n6_1_L_n6_2_L_n6_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_s2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln252_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln252) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_s2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L_s2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_s3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln263_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln263) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_s3_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'L_s3_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 381.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9_Pipeline_L_s4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_s4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_s4_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_n1_1_L_n1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_n1_1_L_n1_2' pipeline 'L_n1_1_L_n1_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_3s_5s_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_7s_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_2s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_n1_1_L_n1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 384.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_s1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_s1_1' pipeline 'L_s1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3s_12s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_s1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 388.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_n2_1_L_n2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_n2_1_L_n2_2' pipeline 'L_n2_1_L_n2_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_n2_1_L_n2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 389.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_n3_1_L_n3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_n3_1_L_n3_2' pipeline 'L_n3_1_L_n3_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12s_3s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_n3_1_L_n3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 390.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_n4_1_L_n4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_n4_1_L_n4_2' pipeline 'L_n4_1_L_n4_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_5s_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3s_5s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_3s_8s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_n4_1_L_n4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 394.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_n5_1_L_n5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_n5_1_L_n5_2' pipeline 'L_n5_1_L_n5_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_n5_1_L_n5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_n6_1_L_n6_2_L_n6_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_n6_1_L_n6_2_L_n6_3' pipeline 'L_n6_1_L_n6_2_L_n6_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_n6_1_L_n6_2_L_n6_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 398.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_s2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_s2_1' pipeline 'L_s2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3s_3s_16s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_4s_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_s2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 400.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_s3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_s3_1' pipeline 'L_s3_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4s_3s_12s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3s_12s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_s3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 402.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9_Pipeline_L_s4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_9_Pipeline_L_s4_1' pipeline 'L_s4_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9_Pipeline_L_s4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 404.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_data_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/in_scalar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_9/out_data_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_9' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_9/in_data_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_9/in_data_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_15s_4s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_2s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.031 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 412.344 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 421.027 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_9.
INFO: [VLOG 209-307] Generating Verilog RTL for case_9.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.92 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:21; Allocated memory: 173.258 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jan 21 17:26:48 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/solution_tmp_data.json outdir=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip srcdir=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/misc
INFO: Copied 47 verilog file(s) to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/hdl/verilog
INFO: Copied 47 vhdl file(s) to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/hdl/vhdl/case_9.vhd (case_9)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface in_data_0_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add data interface in_data_0_q0
INFO: Add data interface in_data_1_address0
INFO: Add data interface in_data_1_d0
INFO: Add data interface in_data_1_q0
INFO: Add data interface in_data_1_address1
INFO: Add data interface in_data_1_d1
INFO: Add data interface in_data_1_q1
INFO: Add data interface in_data_2_address0
INFO: Add data interface in_data_2_q0
INFO: Add data interface in_data_3_address0
INFO: Add data interface in_data_3_d0
INFO: Add data interface in_data_3_q0
INFO: Add data interface in_data_3_address1
INFO: Add data interface in_data_3_d1
INFO: Add data interface in_data_3_q1
INFO: Add data interface in_data_4_address0
INFO: Add data interface in_data_4_q0
INFO: Add data interface in_data_5_address0
INFO: Add data interface in_data_5_d0
INFO: Add data interface in_data_5_q0
INFO: Add data interface in_data_5_address1
INFO: Add data interface in_data_5_d1
INFO: Add data interface in_data_5_q1
INFO: Add data interface in_data_6_address0
INFO: Add data interface in_data_6_q0
INFO: Add data interface in_data_7_address0
INFO: Add data interface in_data_7_d0
INFO: Add data interface in_data_7_q0
INFO: Add data interface in_data_7_address1
INFO: Add data interface in_data_7_d1
INFO: Add data interface in_data_7_q1
INFO: Add data interface in_data_8_address0
INFO: Add data interface in_data_8_q0
INFO: Add data interface in_data_9_address0
INFO: Add data interface in_data_9_d0
INFO: Add data interface in_data_9_q0
INFO: Add data interface in_data_9_address1
INFO: Add data interface in_data_9_d1
INFO: Add data interface in_data_9_q1
INFO: Add data interface in_data_10_address0
INFO: Add data interface in_data_10_q0
INFO: Add data interface in_data_11_address0
INFO: Add data interface in_data_11_d0
INFO: Add data interface in_data_11_q0
INFO: Add data interface in_data_11_address1
INFO: Add data interface in_data_11_d1
INFO: Add data interface in_data_11_q1
INFO: Add data interface in_data_12_address0
INFO: Add data interface in_data_12_q0
INFO: Add data interface in_data_13_address0
INFO: Add data interface in_data_13_d0
INFO: Add data interface in_data_13_q0
INFO: Add data interface in_data_13_address1
INFO: Add data interface in_data_13_d1
INFO: Add data interface in_data_13_q1
INFO: Add data interface in_data_14_address0
INFO: Add data interface in_data_14_q0
INFO: Add data interface in_data_15_address0
INFO: Add data interface in_data_15_d0
INFO: Add data interface in_data_15_q0
INFO: Add data interface in_data_15_address1
INFO: Add data interface in_data_15_d1
INFO: Add data interface in_data_15_q1
INFO: Add data interface in_scalar_address0
INFO: Add data interface in_scalar_q0
INFO: Add data interface in_scalar_address1
INFO: Add data interface in_scalar_q1
INFO: Add data interface out_data_0
INFO: Add data interface out_data_1
INFO: Add data interface out_data_2
INFO: Add data interface out_data_3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/component.xml
INFO: Created IP archive /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/xilinx_com_hls_case_9_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 17:26:54 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jan 21 17:27:17 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module case_9
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "12.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:case_9:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_tmp
# dict set report_options hls_solution solution_tmp
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "case_9"
# dict set report_options funcmodules {case_9_case_9_Pipeline_L_n1_1_L_n1_2 case_9_case_9_Pipeline_L_s1_1 case_9_case_9_Pipeline_L_n2_1_L_n2_2 case_9_case_9_Pipeline_L_n3_1_L_n3_2 case_9_case_9_Pipeline_L_n4_1_L_n4_2 case_9_case_9_Pipeline_L_n5_1_L_n5_2 case_9_case_9_Pipeline_L_n6_1_L_n6_2_L_n6_3 case_9_case_9_Pipeline_L_s2_1 case_9_case_9_Pipeline_L_s3_1 case_9_case_9_Pipeline_L_s4_1}
# dict set report_options bindmodules {case_9_mul_3s_3s_3_1_1 case_9_mul_3s_3s_6_1_1 case_9_mul_8s_3s_11_1_1 case_9_mul_8s_8s_8_1_1 case_9_mul_2s_2s_2_1_1 case_9_mul_4s_3s_7_1_1 case_9_mul_3s_2s_4_1_1 case_9_mul_9s_4s_10_1_1 case_9_mac_muladd_4s_3s_7s_8_4_1 case_9_mac_muladd_3s_3s_5s_6_4_1 case_9_flow_control_loop_pipe_sequential_init case_9_mul_4s_3s_4_1_1 case_9_mac_muladd_8s_3s_12s_13_4_1 case_9_mul_6s_3s_6_1_1 case_9_mul_12s_3s_15_1_1 case_9_mul_5s_3s_5_1_1 case_9_mul_9s_3s_9_1_1 case_9_mul_7s_3s_7_1_1 case_9_mul_8s_7s_15_1_1 case_9_mac_muladd_9s_3s_8s_12_4_1 case_9_mac_muladd_4s_3s_5s_8_4_1 case_9_mac_muladd_8s_3s_5s_11_4_1 case_9_mac_muladd_4s_3s_4s_7_4_1 case_9_mac_muladd_3s_3s_16s_17_4_1 case_9_mul_5s_3s_6_1_1 case_9_mul_8s_3s_10_1_1 case_9_mac_muladd_4s_3s_12s_12_4_1 case_9_mac_muladd_8s_3s_12s_12_4_1 case_9_mul_8s_5s_12_1_1 case_9_mul_6s_2s_8_1_1 case_9_mul_8s_4s_12_1_1 case_9_mul_6s_6s_6_1_1 case_9_mul_8s_2s_10_1_1 case_9_mul_4s_5s_5_1_1 case_9_mul_15s_4s_16_1_1 case_9_mul_7s_7s_7_1_1}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1675.070 ; gain = 48.023 ; free physical = 104848 ; free virtual = 120213
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-01-21 17:27:34 KST
# if { $has_subcore } { report_ip_status }
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jan 21 17:27:34 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jan 21 17:27:34 2026] Launched synth_1...
Run output will be captured here: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Wed Jan 21 17:27:34 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jan 21 17:29:13 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2196415
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.645 ; gain = 440.797 ; free physical = 103485 ; free virtual = 118862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-2196281-woong-Super-Server/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-2196281-woong-Super-Server/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.582 ; gain = 520.734 ; free physical = 103410 ; free virtual = 118788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2243.395 ; gain = 538.547 ; free physical = 103410 ; free virtual = 118788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2243.395 ; gain = 538.547 ; free physical = 103410 ; free virtual = 118788
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.395 ; gain = 0.000 ; free physical = 103410 ; free virtual = 118788
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
Finished Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.320 ; gain = 0.000 ; free physical = 103427 ; free virtual = 118804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2292.355 ; gain = 0.000 ; free physical = 103427 ; free virtual = 118804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2292.355 ; gain = 587.508 ; free physical = 103466 ; free virtual = 118843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.324 ; gain = 595.477 ; free physical = 103466 ; free virtual = 118843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.324 ; gain = 595.477 ; free physical = 103466 ; free virtual = 118843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.324 ; gain = 595.477 ; free physical = 103466 ; free virtual = 118844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2300.324 ; gain = 595.477 ; free physical = 103463 ; free virtual = 118841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2387.324 ; gain = 682.477 ; free physical = 103365 ; free virtual = 118744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2388.324 ; gain = 683.477 ; free physical = 103365 ; free virtual = 118744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2397.340 ; gain = 692.492 ; free physical = 103357 ; free virtual = 118736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.152 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2573.152 ; gain = 819.344 ; free physical = 103200 ; free virtual = 118578
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2573.160 ; gain = 868.305 ; free physical = 103200 ; free virtual = 118578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.160 ; gain = 0.000 ; free physical = 103200 ; free virtual = 118578
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.160 ; gain = 0.000 ; free physical = 103381 ; free virtual = 118759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e8026495
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2573.188 ; gain = 1043.074 ; free physical = 103381 ; free virtual = 118759
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1775.549; main = 1749.873; forked = 274.703
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3311.438; main = 2573.156; forked = 960.109
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 17:30:07 2026...
[Wed Jan 21 17:30:27 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:39 ; elapsed = 00:02:53 . Memory (MB): peak = 1675.070 ; gain = 0.000 ; free physical = 104877 ; free virtual = 120254
TIMESTAMP: HLS-REPORT: synthesis open_run: 2026-01-21 17:30:27 KST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1840.734 ; gain = 0.000 ; free physical = 104667 ; free virtual = 120044
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
Finished Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.152 ; gain = 0.000 ; free physical = 104565 ; free virtual = 119942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.188 ; gain = 302.117 ; free physical = 104565 ; free virtual = 119942
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2026-01-21 17:30:34 KST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/case_9_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/case_9_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/case_9_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.012 ; gain = 579.824 ; free physical = 104130 ; free virtual = 119507
INFO: HLS-REPORT: Running report: report_power -file ./report/case_9_power_synth.rpt -xpe ./case_9_power.xpe
Command: report_power -file ./report/case_9_power_synth.rpt -xpe ./case_9_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/case_9_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/case_9_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/case_9_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.97%  | OK     |
#  | FD                                                        | 50%       | 1.63%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
#  | MUXF7                                                     | 15%       | 0.02%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 48     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.43   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/report/case_9_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2026-01-21 17:30:50 KST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2026-01-21 17:30:50 KST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2026-01-21 17:30:50 KST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2026-01-21 17:30:50 KST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2026-01-21 17:30:50 KST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2026-01-21 17:30:50 KST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2026-01-21 17:30:50 KST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 2113 1730 0 0 0 9 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 2113 AVAIL_FF 106400 FF 1730 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 9 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/report/verilog/case_9_export.rpt


Implementation tool: Xilinx Vivado v.2025.1
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Jan 21 17:30:50 KST 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2113
FF:            1730
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              9
CLB:              0

#=== Final timing ===
CP required:                     12.000
CP achieved post-synthesis:      7.636
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2026-01-21 17:30:50 KST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2740.070 ; gain = 0.000 ; free physical = 103996 ; free virtual = 119373
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Jan 21 17:30:50 2026] Launched impl_1...
Run output will be captured here: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Wed Jan 21 17:30:50 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jan 21 17:30:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1716.691 ; gain = 0.000 ; free physical = 103336 ; free virtual = 118714
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1785.473 ; gain = 1.000 ; free physical = 103237 ; free virtual = 118616
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.004 ; gain = 0.000 ; free physical = 102706 ; free virtual = 118085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2364.039 ; gain = 932.984 ; free physical = 102706 ; free virtual = 118085
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2536.160 ; gain = 166.219 ; free physical = 102621 ; free virtual = 118000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 5301fb92

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.160 ; gain = 0.000 ; free physical = 102621 ; free virtual = 118000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 5301fb92

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102329 ; free virtual = 117707

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 5301fb92

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102329 ; free virtual = 117707
Phase 1 Initialization | Checksum: 5301fb92

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102329 ; free virtual = 117707

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 5301fb92

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102328 ; free virtual = 117706

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 5301fb92

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102328 ; free virtual = 117706
Phase 2 Timer Update And Timing Data Collection | Checksum: 5301fb92

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102328 ; free virtual = 117706

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c38b421f

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
Retarget | Checksum: 1c38b421f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 195a87acb

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
Constant propagation | Checksum: 195a87acb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
Phase 5 Sweep | Checksum: 122aed0a7

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2756.973 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
Sweep | Checksum: 122aed0a7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 122aed0a7

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2788.988 ; gain = 32.016 ; free physical = 102320 ; free virtual = 117699
BUFG optimization | Checksum: 122aed0a7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 122aed0a7

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2788.988 ; gain = 32.016 ; free physical = 102320 ; free virtual = 117699
Shift Register Optimization | Checksum: 122aed0a7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 122aed0a7

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2788.988 ; gain = 32.016 ; free physical = 102320 ; free virtual = 117699
Post Processing Netlist | Checksum: 122aed0a7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13b54013f

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2813.000 ; gain = 56.027 ; free physical = 102320 ; free virtual = 117699

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.000 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13b54013f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2813.000 ; gain = 56.027 ; free physical = 102320 ; free virtual = 117699
Phase 9 Finalization | Checksum: 13b54013f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2813.000 ; gain = 56.027 ; free physical = 102320 ; free virtual = 117699
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13b54013f

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2813.000 ; gain = 56.027 ; free physical = 102320 ; free virtual = 117699

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13b54013f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2813.000 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b54013f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.000 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.000 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
Ending Netlist Obfuscation Task | Checksum: 13b54013f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.000 ; gain = 0.000 ; free physical = 102320 ; free virtual = 117699
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2813.000 ; gain = 443.059 ; free physical = 102320 ; free virtual = 117699
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 102312 ; free virtual = 117691
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.398 ; gain = 0.000 ; free physical = 102279 ; free virtual = 117659
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 504ec638

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.398 ; gain = 0.000 ; free physical = 102279 ; free virtual = 117659
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.398 ; gain = 0.000 ; free physical = 102279 ; free virtual = 117659

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1074ed476

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2920.398 ; gain = 0.000 ; free physical = 102277 ; free virtual = 117657

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12cd56698

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102277 ; free virtual = 117657

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12cd56698

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102277 ; free virtual = 117657
Phase 1 Placer Initialization | Checksum: 12cd56698

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102277 ; free virtual = 117657

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f29a716f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102312 ; free virtual = 117692

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d58ac49c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102312 ; free virtual = 117692

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d58ac49c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102312 ; free virtual = 117692

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bb114c59

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102371 ; free virtual = 117751

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1bb114c59

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102371 ; free virtual = 117751

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 89 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 38 nets or LUTs. Breaked 0 LUT, combined 38 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.441 ; gain = 0.000 ; free physical = 102371 ; free virtual = 117751

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             38  |                    38  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             38  |                    38  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 12e1a0031

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102369 ; free virtual = 117749
Phase 2.5 Global Place Phase2 | Checksum: 8c5029ed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102369 ; free virtual = 117749
Phase 2 Global Placement | Checksum: 8c5029ed

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102369 ; free virtual = 117749

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 128b7e15a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102368 ; free virtual = 117747

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b5af9b1c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102367 ; free virtual = 117747

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14deb98bf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102367 ; free virtual = 117747

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e769ab98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.441 ; gain = 39.043 ; free physical = 102367 ; free virtual = 117747

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1caa6ded2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102366 ; free virtual = 117745

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 102172a41

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102366 ; free virtual = 117745

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ab9722d2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102366 ; free virtual = 117745
Phase 3 Detail Placement | Checksum: 1ab9722d2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102366 ; free virtual = 117745

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 231d2d52b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.887 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 28e7a7def

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102365 ; free virtual = 117744
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 274dcbd76

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102365 ; free virtual = 117744
Phase 4.1.1.1 BUFG Insertion | Checksum: 231d2d52b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.887. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ff1c5291

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744
Phase 4.1 Post Commit Optimization | Checksum: 1ff1c5291

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff1c5291

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ff1c5291

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744
Phase 4.3 Placer Reporting | Checksum: 1ff1c5291

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102365 ; free virtual = 117744

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193c4447b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744
Ending Placer Task | Checksum: 11e7f7459

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 47.047 ; free physical = 102365 ; free virtual = 117744
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2967.445 ; gain = 122.430 ; free physical = 102365 ; free virtual = 117744
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102358 ; free virtual = 117738
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102341 ; free virtual = 117720
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102341 ; free virtual = 117721
Wrote PlaceDB: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102334 ; free virtual = 117717
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102334 ; free virtual = 117717
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102334 ; free virtual = 117717
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102334 ; free virtual = 117718
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102334 ; free virtual = 117719
Write Physdb Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102334 ; free virtual = 117719
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102328 ; free virtual = 117710
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.887 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102327 ; free virtual = 117709
Wrote PlaceDB: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102315 ; free virtual = 117700
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102315 ; free virtual = 117700
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102315 ; free virtual = 117700
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102315 ; free virtual = 117701
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102315 ; free virtual = 117702
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2967.445 ; gain = 0.000 ; free physical = 102315 ; free virtual = 117702
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 78641f53 ConstDB: 0 ShapeSum: 9021e216 RouteDB: 15f972f0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_2_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_2_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_4_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_4_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_12_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_12_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_0_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_0_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_10_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_10_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_10_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_10_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_10_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_10_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_scalar_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_scalar_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_6_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_6_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_6_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_6_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_6_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_6_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 2694dc6e | NumContArr: 5eaba9c9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20a927b71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3024.199 ; gain = 56.754 ; free physical = 102181 ; free virtual = 117565

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20a927b71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3024.199 ; gain = 56.754 ; free physical = 102181 ; free virtual = 117565

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20a927b71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3024.199 ; gain = 56.754 ; free physical = 102181 ; free virtual = 117565
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 198f413b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 3052.215 ; gain = 84.770 ; free physical = 102157 ; free virtual = 117540
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.014  | TNS=0.000  | WHS=0.104  | THS=0.000  |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1a2b6971b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3318
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3318
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a2b6971b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a2b6971b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 280e755b2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538
Phase 4 Initial Routing | Checksum: 280e755b2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.720  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b8cac36e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538
Phase 5 Rip-up And Reroute | Checksum: 2b8cac36e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2b8cac36e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b8cac36e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538
Phase 6 Delay and Skew Optimization | Checksum: 2b8cac36e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.720  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 268c9d2ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538
Phase 7 Post Hold Fix | Checksum: 268c9d2ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.443978 %
  Global Horizontal Routing Utilization  = 0.545639 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 268c9d2ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 268c9d2ae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117538

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20a638fef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117537

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20a638fef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117537

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.720  | TNS=0.000  | WHS=0.119  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20a638fef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117537
Total Elapsed time in route_design: 35.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 24dc95747

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117537
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 24dc95747

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117537

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3076.277 ; gain = 108.832 ; free physical = 102154 ; free virtual = 117537
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3214.969 ; gain = 138.691 ; free physical = 102038 ; free virtual = 117424
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102038 ; free virtual = 117425
Wrote PlaceDB: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102035 ; free virtual = 117425
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102035 ; free virtual = 117425
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102035 ; free virtual = 117425
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102035 ; free virtual = 117425
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102035 ; free virtual = 117426
Write Physdb Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3214.969 ; gain = 0.000 ; free physical = 102035 ; free virtual = 117426
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 17:32:20 2026...
[Wed Jan 21 17:32:40 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:50 . Memory (MB): peak = 2740.070 ; gain = 0.000 ; free physical = 104024 ; free virtual = 119412
TIMESTAMP: HLS-REPORT: implementation open_run: 2026-01-21 17:32:40 KST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2740.070 ; gain = 0.000 ; free physical = 104024 ; free virtual = 119412
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2740.070 ; gain = 0.000 ; free physical = 103992 ; free virtual = 119380
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103898 ; free virtual = 119285
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103898 ; free virtual = 119285
Read PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103889 ; free virtual = 119277
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103889 ; free virtual = 119277
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103889 ; free virtual = 119277
Read Physdb Files: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103889 ; free virtual = 119277
Restored from archive | CPU: 0.330000 secs | Memory: 4.357895 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103889 ; free virtual = 119277
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.148 ; gain = 0.000 ; free physical = 103889 ; free virtual = 119277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2026-01-21 17:32:43 KST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/case_9_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/case_9_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/case_9_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/case_9_power_routed.rpt -xpe ./case_9_power.xpe
Command: report_power -file ./report/case_9_power_routed.rpt -xpe ./case_9_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_route_status -file ./report/case_9_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/case_9_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/case_9_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/case_9_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.90%  | OK     |
#  | FD                                                        | 50%       | 1.63%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
#  | MUXF7                                                     | 15%       | 0.02%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 48     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.43   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/report/case_9_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2026-01-21 17:32:49 KST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2026-01-21 17:32:49 KST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2026-01-21 17:32:49 KST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2026-01-21 17:32:50 KST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2026-01-21 17:32:50 KST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2026-01-21 17:32:50 KST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2026-01-21 17:32:50 KST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 688 2073 1730 0 0 0 9 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 688 AVAIL_LUT 53200 LUT 2073 AVAIL_FF 106400 FF 1730 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 9 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/report/verilog/case_9_export.rpt


Implementation tool: Xilinx Vivado v.2025.1
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Jan 21 17:32:50 KST 2026

#=== Post-Implementation Resource usage ===
SLICE:          688
LUT:           2073
FF:            1730
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              9
CLB:              0

#=== Final timing ===
CP required:                     12.000
CP achieved post-synthesis:      7.636
CP achieved post-implementation: 8.279
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2026-01-21 17:32:50 KST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=3.721444, worst hold slack (WHS)=0.121518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2026-01-21 17:32:50 KST
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 17:32:50 2026...
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:06:26; Allocated memory: 7.625 MB.
INFO: [HLS 200-112] Total CPU user time: 268.91 seconds. Total CPU system time: 15.8 seconds. Total elapsed time: 409.77 seconds; peak allocated memory: 428.652 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 6m 51s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
