/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. DiwaliP SoC";
	compatible = "qcom,diwalip";
	qcom,msm-id = <0x223 0x10000>;
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	qcom,board-id = <0x00 0x00>;

	chosen {
		stdout-path = "/soc/qcom,qup_uart@994000:115200n8";
		bootargs = "boot_cpus=0,1,console=ttyMSM0,115200n8 loglevel=6 log_buf_len=256K kernel.panic_on_rcu_stall=1 loop.max_part=7 pcie_ports=compat msm_rtb.filter=0x237 allow_mismatched_32bit_el0 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 ftrace_dump_on_oops pstore.compress=none kpti=0 swiotlb=noforce cgroup.memory=nokmem,nosocket cpufreq.default_governor=walt page_poison=on kswapd_per_node=2 fsa4480_i2c.async_probe=1 can.stats_timer=0 allow_file_spec_access disable_dma32=on";
		phandle = <0x21b>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	ddr-regions {
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x21c>;

		hyp_region@80000000 {
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x21d>;
		};

		xbl_dtlog_region@80600000 {
			no-map;
			reg = <0x00 0x80600000 0x00 0x40000>;
			phandle = <0x21e>;
		};

		xbl_ramdump_region@80640000 {
			no-map;
			reg = <0x00 0x80640000 0x00 0x1c0000>;
			phandle = <0x21f>;
		};

		aop_image_region@80800000 {
			no-map;
			reg = <0x00 0x80800000 0x00 0x60000>;
			phandle = <0x220>;
		};

		aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0x00 0x80860000 0x00 0x20000>;
			phandle = <0x221>;
		};

		aop_config_region@80880000 {
			no-map;
			reg = <0x00 0x80880000 0x00 0x20000>;
			phandle = <0x222>;
		};

		tme_crash_dump_region@808a0000 {
			no-map;
			reg = <0x00 0x808a0000 0x00 0x40000>;
			phandle = <0x223>;
		};

		tme_log_region@808e0000 {
			no-map;
			reg = <0x00 0x808e0000 0x00 0x4000>;
			phandle = <0x224>;
		};

		uefi_log_region@808e4000 {
			no-map;
			reg = <0x00 0x808e4000 0x00 0x10000>;
			phandle = <0x225>;
		};

		smem_region@80900000 {
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x59>;
		};

		cpucp_fw_region@80b00000 {
			no-map;
			reg = <0x00 0x80b00000 0x00 0x100000>;
			phandle = <0x226>;
		};

		cdsp_secure_heap_region@80c00000 {
			no-map;
			reg = <0x00 0x80c00000 0x00 0x1e00000>;
			phandle = <0x1e8>;
		};

		wlan_fw_region@82a00000 {
			no-map;
			reg = <0x00 0x82a00000 0x00 0xc00000>;
			phandle = <0x71>;
		};

		camera_region@84e00000 {
			no-map;
			reg = <0x00 0x84e00000 0x00 0x500000>;
			phandle = <0x227>;
		};

		wpss_region@85300000 {
			no-map;
			reg = <0x00 0x85300000 0x00 0x1900000>;
			phandle = <0x6d>;
		};

		video_region@86c00000 {
			no-map;
			reg = <0x00 0x86c00000 0x00 0x700000>;
			phandle = <0x228>;
		};

		adsp_region@87300000 {
			no-map;
			reg = <0x00 0x87300000 0x00 0x2800000>;
			phandle = <0x61>;
		};

		cdsp_region@89b00000 {
			no-map;
			reg = <0x00 0x89b00000 0x00 0x2000000>;
			phandle = <0x65>;
		};

		ipa_fw_region@8bb00000 {
			no-map;
			reg = <0x00 0x8bb00000 0x00 0x10000>;
			phandle = <0x229>;
		};

		ipa_gsi_region@8bb10000 {
			no-map;
			reg = <0x00 0x8bb10000 0x00 0xa000>;
			phandle = <0xc3>;
		};

		gpu_microcode_region@8bb1a000 {
			no-map;
			reg = <0x00 0x8bb1a000 0x00 0x2000>;
			phandle = <0x212>;
		};

		crash_record_region@8BB1C000 {
			no-map;
			reg = <0x00 0x8bb1c000 0x00 0x1000>;
			phandle = <0x22a>;
		};

		mpss_region@8bc00000 {
			no-map;
			reg = <0x00 0x8bc00000 0x00 0x13200000>;
			phandle = <0x69>;
		};

		cvp_region@9ee00000 {
			no-map;
			reg = <0x00 0x9ee00000 0x00 0x500000>;
			phandle = <0x22b>;
		};

		xbl_sc_region@a6e00000 {
			no-map;
			reg = <0x00 0xa6e00000 0x00 0x40000>;
			phandle = <0x22c>;
		};

		global_sync_region@a6f00000 {
			no-map;
			reg = <0x00 0xa6f00000 0x00 0x100000>;
			phandle = <0x22d>;
		};

		cpusys_vm_region@e0600000 {
			no-map;
			reg = <0x00 0xe0600000 0x00 0x400000>;
			phandle = <0xb7>;
		};

		trust_ui_vm_region@e0b00000 {
			no-map;
			reg = <0x00 0xe0b00000 0x00 0x4af3000>;
			phandle = <0xb6>;
		};

		trust_ui_vm_qrtr@e55f3000 {
			no-map;
			reg = <0x00 0xe55f3000 0x00 0x9000>;
			phandle = <0xbb>;
		};

		trust_ui_vm_vblk0_ring@e55fc000 {
			no-map;
			reg = <0x00 0xe55fc000 0x00 0x4000>;
			gunyah-label = <0x11>;
			phandle = <0xb8>;
		};

		trust_ui_vm_swiotlb@e5600000 {
			no-map;
			reg = <0x00 0xe5600000 0x00 0x100000>;
			gunyah-label = <0x12>;
			phandle = <0xb9>;
		};

		tz_stat_region@e8800000 {
			no-map;
			reg = <0x00 0xe8800000 0x00 0x100000>;
			phandle = <0x22e>;
		};

		tags_region@e8900000 {
			no-map;
			reg = <0x00 0xe8900000 0x00 0x1200000>;
			phandle = <0x22f>;
		};

		qtee_region@e9b00000 {
			no-map;
			reg = <0x00 0xe9b00000 0x00 0x500000>;
			phandle = <0x230>;
		};

		trusted_apps_region@ea000000 {
			no-map;
			reg = <0x00 0xea000000 0x00 0x3900000>;
			phandle = <0x231>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
			phandle = <0x6a>;
		};

		ramoops_region {
			compatible = "ramoops";
			alloc-ranges = <0x00 0x00 0xffffffff 0xffffffff>;
			size = <0x00 0x200000>;
			pmsg-size = <0x200000>;
			mem-type = <0x02>;
			phandle = <0x232>;
		};

		non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			size = <0x00 0x5c00000>;
			alignment = <0x00 0x400000>;
			phandle = <0x1ea>;
		};

		demura_heap_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			size = <0x00 0x1400000>;
			alignment = <0x00 0x400000>;
			phandle = <0x1eb>;
		};

		va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			size = <0x00 0x1000000>;
			phandle = <0x51>;
		};

		cdsp_cvp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x233>;
		};

		audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0x1ec>;
		};

		adsp_heap_region {
			compatible = "removed-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			no-map;
			alignment = <0x00 0x400000>;
			size = <0x00 0xc00000>;
			phandle = <0xc0>;
		};

		sdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x1e9>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x56>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1c00000>;
			phandle = <0x54>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			phandle = <0x55>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x01 0x00 0xfffffffe 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0x106>;
		};
	};

	aliases {
		serial0 = "/soc/qcom,qup_uart@994000";
		hsuart0 = "/soc/qcom,qup_uart@99c000";
		ufshc1 = "/soc/ufshc@1d84000";
		mmc1 = "/soc/sdhci@8804000";
		i2c0 = "/soc/i2c@980000";
		i2c1 = "/soc/i2c@988000";
		i2c2 = "/soc/i2c@98c000";
		i2c3 = "/soc/i2c@990000";
		i2c4 = "/soc/i2c@a84000";
		i2c5 = "/soc/i2c@a94000";
		phandle = <0x234>;
	};

	sram@17D09400 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mmio-sram";
		reg = <0x00 0x17d09400 0x00 0x200>;
		ranges = <0x00 0x00 0x00 0x17d09400 0x00 0x200>;
		phandle = <0x235>;

		scp-shmem@0 {
			compatible = "arm,scp-shmem";
			reg = <0x00 0x00 0x00 0x400>;
			phandle = <0x36>;
		};
	};

	firmware {
		phandle = <0x236>;

		qcom_scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x02 0x13000>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};
			};
		};
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x03>;
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x06>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x03>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x08>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x03>;
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x09>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x0a>;
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0b>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x19>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x0a>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			next-level-cache = <0x0a>;
			cpu-idle-states = <0x04 0x05>;
			power-domains = <0x0c>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x00 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x1a>;
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <0x104>;
			next-level-cache = <0x0d>;
			cpu-idle-states = <0x0e 0x0f>;
			power-domains = <0x10>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x1b>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x0d>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <0x104>;
			next-level-cache = <0x11>;
			cpu-idle-states = <0x0e 0x0f>;
			power-domains = <0x12>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x1c>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x11>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x8cd>;
			dynamic-power-coefficient = <0x104>;
			next-level-cache = <0x13>;
			cpu-idle-states = <0x0e 0x0f>;
			power-domains = <0x14>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x01 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x1d>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x13>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x952>;
			dynamic-power-coefficient = <0x18c>;
			next-level-cache = <0x15>;
			cpu-idle-states = <0x0e 0x0f>;
			power-domains = <0x16>;
			power-domain-names = "psci";
			qcom,freq-domain = <0x07 0x02 0x04>;
			#cooling-cells = <0x02>;
			phandle = <0x1e>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x08>;
				phandle = <0x15>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};

				core3 {
					cpu = <0x1a>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x1b>;
				};

				core1 {
					cpu = <0x1c>;
				};

				core2 {
					cpu = <0x1d>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1e>;
				};
			};
		};
	};

	idle-states {
		entry-method = "psci";

		silver-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x15e>;
			exit-latency-us = <0x384>;
			min-residency-us = <0x6ee>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x04>;
		};

		silver-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x320>;
			exit-latency-us = <0x2ee>;
			min-residency-us = <0xffa>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x05>;
		};

		gold-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <0x190>;
			exit-latency-us = <0x60e>;
			min-residency-us = <0x89f>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
			phandle = <0x0e>;
		};

		gold-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <0x258>;
			exit-latency-us = <0x60e>;
			min-residency-us = <0x12b7>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
			phandle = <0x0f>;
		};

		cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <0x41a>;
			exit-latency-us = <0x9c4>;
			min-residency-us = <0x14bd>;
			arm,psci-suspend-param = <0x41000044>;
			phandle = <0x20>;
		};

		cx-ret {
			compatible = "domain-idle-state";
			idle-state-name = "cx-ret";
			entry-latency-us = <0x619>;
			exit-latency-us = <0xaf1>;
			min-residency-us = <0x2166>;
			arm,psci-suspend-param = <0x41001344>;
			phandle = <0x21>;
		};

		cluster-e3 {
			compatible = "domain-idle-state";
			idle-state-name = "llcc-off";
			entry-latency-us = <0xa8c>;
			exit-latency-us = <0xdac>;
			min-residency-us = <0x3687>;
			arm,psci-suspend-param = <0x4100b344>;
			phandle = <0x22>;
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x237>;

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cpu-pd0 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x06>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x09>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x0b>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x0c>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x10>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x12>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x14>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x00>;
				power-domains = <0x1f>;
				phandle = <0x16>;
			};

			cluster-pd {
				#power-domain-cells = <0x00>;
				domain-idle-states = <0x20 0x21 0x22>;
				phandle = <0x1f>;
			};
		};

		bamdma@3304000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam\0bam_remote_mem";
			num-channels = <0x1f>;
			interrupts = <0x00 0xa4 0x04>;
			#dma-cells = <0x01>;
			qcom,ee = <0x01>;
			qcom,num-ees = <0x02>;
			phandle = <0x23>;
		};

		slim@3340000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl\0slimbus_remote_mem";
			interrupts = <0x00 0xa3 0x04>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x400>;
			dmas = <0x23 0x03 0x23 0x04>;
			dma-names = "rx\0tx";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "ok";
			phandle = <0x238>;

			ngd@1 {
				reg = <0x01>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				btfmslim-driver {
					compatible = "slim217,221";
					reg = <0x01 0x00>;
					phandle = <0x239>;
				};
			};
		};

		bt_wcn6x5x {
			compatible = "qcom,wcn6750-bt";
			pinctrl-names = "default";
			pinctrl-0 = <0x24>;
			qcom,bt-reset-gpio = <0x25 0x72 0x00>;
			qcom,bt-sw-ctrl-gpio = <0x25 0x53 0x00>;
			qcom,wl-reset-gpio = <0x25 0x31 0x00>;
			tsens = "quiet-therm";
			qcom,bt-vdd-io-supply = <0x26>;
			qcom,bt-vdd-aon-supply = <0x27>;
			qcom,bt-vdd-dig-supply = <0x27>;
			qcom,bt-vdd-rfacmn-supply = <0x27>;
			qcom,bt-vdd-rfa-0p8-supply = <0x27>;
			qcom,bt-vdd-rfa1-supply = <0x28>;
			qcom,bt-vdd-rfa2-supply = <0x29>;
			qcom,bt-vdd-ipa-2p2-supply = <0x2a>;
			qcom,bt-vdd-asd-supply = <0x2b>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1e8480 0x00 0x01>;
			qcom,bt-vdd-aon-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-dig-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfacmn-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfa-0p8-config = <0xc92c0 0x111700 0x00 0x01>;
			qcom,bt-vdd-rfa1-config = <0x1c9080 0x1f20c0 0x00 0x01>;
			qcom,bt-vdd-rfa2-config = <0x132a40 0x16e360 0x00 0x01>;
			qcom,bt-vdd-ipa-2p2-config = <0x2191c0 0x21b8d0 0x00 0x01>;
			qcom,bt-vdd-asd-config = <0x2ab980 0x3613c0 0x00 0x01>;
			phandle = <0x23a>;
		};

		interrupt-controller@17100000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			ranges;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			interrupts = <0x01 0x09 0x08>;
			phandle = <0x01>;

			msi-controller@17140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <0x01>;
				reg = <0x17140000 0x20000>;
				phandle = <0x200>;
			};
		};

		pinctrl@f000000 {
			compatible = "qcom,diwali-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x00 0xd0 0x04>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			wakeup-parent = <0x2c>;
			qcom,gpios-reserved = <0x2c 0x2d 0x2e 0x2f 0x38 0x39 0x3a 0x3b>;
			phandle = <0x25>;

			qupv3_se5_2uart_pins {
				phandle = <0x23b>;

				qupv3_se5_2uart_active {
					phandle = <0xc8>;

					mux {
						pins = "gpio22\0gpio23";
						function = "qup0_se5";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_2uart_sleep {
					phandle = <0xc9>;

					mux {
						pins = "gpio22\0gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22\0gpio23";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			trigout_a {
				phandle = <0x1d6>;

				mux {
					pins = "gpio52";
					function = "qdss_cti";
				};

				config {
					pins = "gpio52";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sdc2_on {
				phandle = <0x23c>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};

				sd-cd {
					pins = "gpio19";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_off {
				phandle = <0x23d>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};

				sd-cd {
					pins = "gpio19";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x23e>;

				qupv3_se0_i2c_active {
					phandle = <0xcb>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup0_se0";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xcc>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x23f>;

				qupv3_se0_spi_active {
					phandle = <0xce>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup0_se0";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xcf>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x240>;

				qupv3_se1_i2c_active {
					phandle = <0xd0>;

					mux {
						pins = "gpio4\0gpio5";
						function = "qup0_se1";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xd1>;

					mux {
						pins = "gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x241>;

				qupv3_se1_spi_active {
					phandle = <0xd2>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "qup0_se1";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xd3>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x242>;

				qupv3_se2_i2c_active {
					phandle = <0xd4>;

					mux {
						pins = "gpio8\0gpio9";
						function = "qup0_se2";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xd5>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x243>;

				qupv3_se2_spi_active {
					phandle = <0xd6>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "qup0_se2";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xd7>;

					mux {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9\0gpio10\0gpio11";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x244>;

				qupv3_se3_i2c_active {
					phandle = <0xd8>;

					mux {
						pins = "gpio12\0gpio13";
						function = "qup0_se3";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xd9>;

					mux {
						pins = "gpio12\0gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x245>;

				qupv3_se3_spi_active {
					phandle = <0xda>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "qup0_se3";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xdb>;

					mux {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio12\0gpio13\0gpio14\0gpio15";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x246>;

				qupv3_se4_i2c_active {
					phandle = <0xdc>;

					mux {
						pins = "gpio16\0gpio17";
						function = "qup0_se4";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xdd>;

					mux {
						pins = "gpio16\0gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x247>;

				qupv3_se4_spi_active {
					phandle = <0xde>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "qup0_se4";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0xdf>;

					mux {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio16\0gpio17\0gpio18\0gpio19";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x248>;

				qupv3_se6_i2c_active {
					phandle = <0xe0>;

					mux {
						pins = "gpio24\0gpio25";
						function = "qup0_se6";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xe1>;

					mux {
						pins = "gpio24\0gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x249>;

				qupv3_se6_spi_active {
					phandle = <0xe2>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "qup0_se6";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xe3>;

					mux {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio24\0gpio25\0gpio26\0gpio27";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_4uart_pins {
				phandle = <0x24a>;

				qupv3_se7_default_cts {
					phandle = <0xe4>;

					mux {
						pins = "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_default_rtsrx {
					phandle = <0xe5>;

					mux {
						pins = "gpio29\0gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio29\0gpio31";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se7_default_tx {
					phandle = <0xe6>;

					mux {
						pins = "gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_cts {
					phandle = <0xe7>;

					mux {
						pins = "gpio28";
						function = "qup0_se7";
					};

					config {
						pins = "gpio28";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_rts {
					phandle = <0xe8>;

					mux {
						pins = "gpio29";
						function = "qup0_se7";
					};

					config {
						pins = "gpio29";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se7_tx {
					phandle = <0xe9>;

					mux {
						pins = "gpio30";
						function = "qup0_se7";
					};

					config {
						pins = "gpio30";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se7_rx_wake {
					phandle = <0xeb>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_rx_active {
					phandle = <0xea>;

					mux {
						pins = "gpio31";
						function = "qup0_se7";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x24b>;

				qupv3_se8_i2c_active {
					phandle = <0xec>;

					mux {
						pins = "gpio32\0gpio33";
						function = "qup1_se0";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xed>;

					mux {
						pins = "gpio32\0gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x24c>;

				qupv3_se8_spi_active {
					phandle = <0xf0>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "qup1_se0";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0xf1>;

					mux {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio32\0gpio33\0gpio34\0gpio35";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x24d>;

				qupv3_se9_i2c_active {
					phandle = <0xf2>;

					mux {
						pins = "gpio36\0gpio37";
						function = "qup1_se1";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xf3>;

					mux {
						pins = "gpio36\0gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x24e>;

				qupv3_se9_spi_active {
					phandle = <0xf4>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "qup1_se1";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0xf5>;

					mux {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio36\0gpio37\0gpio38\0gpio39";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x24f>;

				qupv3_se10_i2c_active {
					phandle = <0xf6>;

					mux {
						pins = "gpio40\0gpio41";
						function = "qup1_se2";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xf7>;

					mux {
						pins = "gpio40\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x250>;

				qupv3_se10_spi_active {
					phandle = <0xf8>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "qup1_se2";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xf9>;

					mux {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio40\0gpio41\0gpio42\0gpio43";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x251>;

				qupv3_se11_i2c_active {
					phandle = <0x252>;

					mux {
						pins = "gpio44\0gpio45";
						function = "qup1_se3";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x253>;

					mux {
						pins = "gpio44\0gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x254>;

				qupv3_se11_spi_active {
					phandle = <0x255>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "qup1_se3";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x256>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x257>;

				qupv3_se12_i2c_active {
					phandle = <0xfa>;

					mux {
						pins = "gpio48\0gpio49";
						function = "qup1_se4";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0xfb>;

					mux {
						pins = "gpio48\0gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x258>;

				qupv3_se12_spi_active {
					phandle = <0xfc>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "qup1_se4";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0xfd>;

					mux {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio49\0gpio50\0gpio51";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x259>;

				qupv3_se13_i2c_active {
					phandle = <0xfe>;

					mux {
						pins = "gpio52\0gpio53";
						function = "qup1_se5";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0xff>;

					mux {
						pins = "gpio52\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x25a>;

				qupv3_se13_spi_active {
					phandle = <0x100>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "qup1_se5";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x101>;

					mux {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						function = "gpio";
					};

					config {
						pins = "gpio52\0gpio53\0gpio54\0gpio55";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x25b>;

				qupv3_se14_i2c_active {
					phandle = <0x102>;

					mux {
						pins = "gpio56\0gpio57";
						function = "qup1_se6";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x103>;

					mux {
						pins = "gpio56\0gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x25c>;

				qupv3_se14_spi_active {
					phandle = <0x104>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "qup1_se6";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x105>;

					mux {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						function = "gpio";
					};

					config {
						pins = "gpio56\0gpio57\0gpio58\0gpio59";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc-ven {
					phandle = <0x25d>;

					mux {
						pins = "gpio38";
						function = "gpio";
					};

					config {
						pins = "gpio38";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};

				nfc-firm {
					phandle = <0x25e>;

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};

				nfc-irq {
					phandle = <0x25f>;

					mux {
						pins = "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				nfc-clkreq {
					phandle = <0x260>;

					mux {
						pins = "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				nfc-coldreset {
					phandle = <0x261>;

					mux {
						pins = "gpio68";
						funtion = "gpio";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc-ldoen {
					phandle = <0x262>;

					mux {
						pins = "gpio6";
						funtion = "gpio";
					};

					config {
						pins = "gpio6";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x263>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x264>;

					mux {
						pins = "gpio127";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x265>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x266>;

					mux {
						pins = "gpio130";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x267>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x268>;

					mux {
						pins = "gpio128";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x269>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x26a>;

					mux {
						pins = "gpio129";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_clk_sleep {
					phandle = <0x26b>;

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_clk_active {
					phandle = <0x26c>;

					mux {
						pins = "gpio60";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_aux_pcm_ws_sleep {
					phandle = <0x26d>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_ws_active {
					phandle = <0x26e>;

					mux {
						pins = "gpio62";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x26f>;

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x270>;

					mux {
						pins = "gpio61";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x271>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x272>;

					mux {
						pins = "gpio63";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x273>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x274>;

					mux {
						pins = "gpio127";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x275>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x276>;

					mux {
						pins = "gpio130";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x277>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x278>;

					mux {
						pins = "gpio128";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x279>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x27a>;

					mux {
						pins = "gpio129";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_clk_sleep {
					phandle = <0x27b>;

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_clk_active {
					phandle = <0x27c>;

					mux {
						pins = "gpio60";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};

				tert_tdm_ws_sleep {
					phandle = <0x27d>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_ws_active {
					phandle = <0x27e>;

					mux {
						pins = "gpio62";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x27f>;

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x280>;

					mux {
						pins = "gpio61";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x281>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x282>;

					mux {
						pins = "gpio63";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x283>;

					mux {
						pins = "gpio126";
						function = "gpio";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x284>;

					mux {
						pins = "gpio126";
						function = "mi2s_mclk0";
					};

					config {
						pins = "gpio126";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x285>;

					mux {
						pins = "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x286>;

					mux {
						pins = "gpio127";
						function = "mi2s0_sck";
					};

					config {
						pins = "gpio127";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x287>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x288>;

					mux {
						pins = "gpio130";
						function = "mi2s0_ws";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x289>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x28a>;

					mux {
						pins = "gpio128";
						function = "mi2s0_data0";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x28b>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x28c>;

					mux {
						pins = "gpio129";
						function = "mi2s0_data1";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x28d>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x28e>;

					mux {
						pins = "gpio124";
						function = "mi2s_mclk1";
					};

					config {
						pins = "gpio124";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_sleep {
					phandle = <0x28f>;

					mux {
						pins = "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sck_active {
					phandle = <0x290>;

					mux {
						pins = "gpio60";
						function = "mi2s2_sck";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep {
					phandle = <0x291>;

					mux {
						pins = "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_ws_active {
					phandle = <0x292>;

					mux {
						pins = "gpio62";
						function = "mi2s2_ws";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x293>;

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x294>;

					mux {
						pins = "gpio61";
						function = "mi2s2_data0";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x295>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x296>;

					mux {
						pins = "gpio63";
						function = "mi2s2_data1";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x297>;

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x298>;

					mux {
						pins = "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio50";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x299>;

					mux {
						pins = "gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x29a>;

					mux {
						pins = "gpio18";
						function = "gpio";
					};

					config {
						pins = "gpio18";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active {
				phandle = <0x29b>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd_reset_sleep {
				phandle = <0x29c>;

				mux {
					pins = "gpio54";
					function = "gpio";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x29d>;

					mux {
						pins = "gpio14\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio51";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x29e>;

					mux {
						pins = "gpio14";
						function = "gpio";
					};

					config {
						pins = "gpio14";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x29f>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x2a0>;

					mux {
						pins = "gpio14\0gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio14\0gpio51";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			usb_phy_ps {
				phandle = <0x2a1>;

				usb3phy_portselect_default {
					phandle = <0x20e>;

					mux {
						pins = "gpio122";
						function = "usb0_phy";
					};

					config {
						pins = "gpio122";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x2a2>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			bt_en_sleep {
				phandle = <0x24>;

				mux {
					pins = "gpio114";
					function = "gpio";
				};

				config {
					pins = "gpio114";
					drive-strength = <0x02>;
					output-low;
					bias-pull-down;
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0x2a3>;

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0x2a4>;

					mux {
						pins = "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio49";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			pcie0 {

				pcie0_perst_default {
					phandle = <0x201>;

					mux {
						pins = "gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio117";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default {
					phandle = <0x202>;

					mux {
						pins = "gpio118";
						function = "pcie0_clk";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_wake_default {
					phandle = <0x203>;

					mux {
						pins = "gpio119";
						function = "gpio";
					};

					config {
						pins = "gpio119";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x204>;

					mux {
						pins = "gpio118";
						function = "gpio";
					};

					config {
						pins = "gpio118";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_1_se3_spi_pins {
				phandle = <0x2a5>;

				qupv3_1_se3_spi_active {
					phandle = <0x2a6>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "qup1_se3";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_1_se3_spi_sleep {
					phandle = <0x2a7>;

					mux {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio44\0gpio45\0gpio46\0gpio47";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;
			tlmm-vm-gpio-list;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x0d 0xff08 0x01 0x0e 0xff08 0x01 0x0b 0xff08 0x01 0x0c 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x2a8>;
		};

		rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0\0drv-1\0drv-2";
			interrupts = <0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x03 0x00 0x02 0x01 0x02 0x03 0x00 0x04 0x01>;
			power-domains = <0x1f>;
			phandle = <0x2a9>;

			qcom,rpmhclk {
				compatible = "qcom,diwali-rpmh-clk";
				#clock-cells = <0x01>;
				phandle = <0x37>;
			};

			bcm_voter {
				compatible = "qcom,bcm-voter";
				phandle = <0x77>;
			};

			qcom,dcvs-fp {
				compatible = "qcom,dcvs-fp";
				qcom,ddr-bcm-name = "MC3";
				qcom,llcc-bcm-name = "SH5";
				phandle = <0x40>;
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l1 {
					regulator-name = "pm7325_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xcaa30>;
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-voltage = <0xdea80>;
					qcom,init-mode = <0x04>;
					phandle = <0x20d>;
				};
			};

			rpmh-regulator-ldob2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm7325-l2 {
					regulator-name = "pm7325_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2ee000>;
					qcom,init-mode = <0x04>;
					phandle = <0x20c>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l3 {
					regulator-name = "pm7325_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x72bf0>;
					regulator-max-microvolt = <0x9eb10>;
					qcom,init-voltage = <0x7b0c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2aa>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm7325-l4-level {
					regulator-name = "pm7325_l4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x60>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm7325-l5-level {
					regulator-name = "pm7325_l5_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x5f>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l6 {
					regulator-name = "pm7325_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x116520>;
					regulator-max-microvolt = <0x1339e0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x206>;
				};

				regulator-pm7325-l6-ao {
					regulator-name = "pm7325_l6_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x02>;
					phandle = <0x216>;
				};

				regulator-pm7325-l6-so {
					regulator-name = "pm7325_l6_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm7325-l7 {
					regulator-name = "pm7325_l7";
					qcom,set = <0x03>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ab>;
				};
			};

			rpmh-regulator-ldob8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l8 {
					regulator-name = "pm7325_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xd4670>;
					regulator-max-microvolt = <0xecd10>;
					qcom,init-voltage = <0xdcb40>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ac>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l9 {
					regulator-name = "pm7325_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ad>;
				};
			};

			rpmh-regulator-ldob11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm7325-l11 {
					regulator-name = "pm7325_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x16f300>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ae>;
				};
			};

			rpmh-regulator-ldob12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l12 {
					regulator-name = "pm7325_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xb7598>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xb7598>;
					qcom,init-mode = <0x04>;
					phandle = <0x2af>;
				};
			};

			rpmh-regulator-ldob13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l13 {
					regulator-name = "pm7325_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x81650>;
					regulator-max-microvolt = "\0\r/";
					qcom,init-voltage = <0x81650>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b0>;
				};
			};

			rpmh-regulator-ldob14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l14 {
					regulator-name = "pm7325_l14";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x107ac0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b1>;
				};
			};

			rpmh-regulator-ldob15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l15 {
					regulator-name = "pm7325_l15";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xcd140>;
					regulator-max-microvolt = <0xe7ef0>;
					qcom,init-voltage = <0xcd140>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b2>;
				};
			};

			rpmh-regulator-ldob16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm7325-l16 {
					regulator-name = "pm7325_l16";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x4c2c0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x4c2c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b3>;
				};
			};

			rpmh-regulator-ldob17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob17";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm7325-l17 {
					regulator-name = "pm7325_l17";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b4>;
				};
			};

			rpmh-regulator-ldob18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob18";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm7325-l18 {
					regulator-name = "pm7325_l18";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x26>;
				};
			};

			rpmh-regulator-ldob19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob19";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm7325-l19 {
					regulator-name = "pm7325_l19";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1dc130>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b5>;
				};
			};

			rpmh-regulator-smpb1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb1";

				regulator-pm7325-s1 {
					regulator-name = "pm7325_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1f20c0>;
					qcom,init-voltage = <0x1c9080>;
					phandle = <0x28>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				regulator-pm7325-s2-level {
					regulator-name = "pm7325_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2b6>;
				};
			};

			rpmh-regulator-smpb7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb7";

				regulator-pm7325-s7 {
					regulator-name = "pm7325_s7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x91ff0>;
					regulator-max-microvolt = <0x111700>;
					qcom,init-voltage = <0xed4e0>;
					phandle = <0x27>;
				};
			};

			rpmh-regulator-smpb8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb8";

				regulator-pm7325-s8 {
					regulator-name = "pm7325_s8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x5d430>;
					regulator-max-microvolt = <0x170a70>;
					qcom,init-voltage = <0x1368c0>;
					phandle = <0x29>;
				};
			};

			rpmh-regulator-bobc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobc1";
				qcom,regulator-type = "pmic5-bob";
				qcom,supported-modes = <0x00 0x03>;
				qcom,mode-threshold-currents = <0x00 0xf4240>;
				qcom,send-defaults;

				regulator-pm8350c-bob {
					regulator-name = "pm8350c_bob";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = "\02K";
					qcom,init-mode = <0x00>;
					phandle = <0x2b7>;
				};

				regulator-pm8350c-bob-ao {
					regulator-name = "pm8350c_bob_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x2de600>;
					regulator-max-microvolt = <0x3c6cc0>;
					qcom,init-voltage = <0x2de600>;
					qcom,init-mode = <0x03>;
					phandle = <0x2b8>;
				};
			};

			rpmh-regulator-ldoc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l1 {
					regulator-name = "pm8350c_l1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x20b>;
				};
			};

			rpmh-regulator-ldoc2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l2 {
					regulator-name = "pm8350c_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b9>;
				};
			};

			rpmh-regulator-ldoc3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l3 {
					regulator-name = "pm8350c_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x325aa0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ba>;
				};
			};

			rpmh-regulator-ldoc4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l4 {
					regulator-name = "pm8350c_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x2bb>;
				};
			};

			rpmh-regulator-ldoc5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l5 {
					regulator-name = "pm8350c_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x2bc>;
				};
			};

			rpmh-regulator-ldoc6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l6 {
					regulator-name = "pm8350c_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x2e8a10>;
					qcom,init-voltage = <0x1adb00>;
					qcom,init-mode = <0x04>;
					phandle = <0x2bd>;
				};
			};

			rpmh-regulator-ldoc7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l7 {
					regulator-name = "pm8350c_l7";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2be>;
				};
			};

			rpmh-regulator-ldoc8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l8 {
					regulator-name = "pm8350c_l8";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x04>;
					phandle = <0x2bf>;
				};
			};

			rpmh-regulator-ldoc9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l9 {
					regulator-name = "pm8350c_l9";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2c0>;
				};
			};

			rpmh-regulator-ldoc10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pm8350c-l10 {
					regulator-name = "pm8350c_l10";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x100590>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x04>;
					phandle = <0x207>;
				};

				regulator-pm8350c-l10-ao {
					regulator-name = "pm8350c_l10_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					phandle = <0x215>;
				};

				regulator-pm8350c-l10-so {
					regulator-name = "pm8350c_l10_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0xd6d80>;
					regulator-max-microvolt = <0xd6d80>;
					qcom,init-voltage = <0xd6d80>;
					qcom,init-mode = <0x02>;
					qcom,init-enable = <0x00>;
				};
			};

			rpmh-regulator-ldoc11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l11 {
					regulator-name = "pm8350c_l11";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x192d50>;
					qcom,init-mode = <0x04>;
					phandle = <0x2b>;
				};
			};

			rpmh-regulator-ldoc12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l12 {
					regulator-name = "pm8350c_l12";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x192d50>;
					qcom,init-mode = <0x04>;
					phandle = <0x2c1>;
				};
			};

			rpmh-regulator-ldoc13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoc13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pm8350c-l13 {
					regulator-name = "pm8350c_l13";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2c2>;
				};
			};

			rpmh-regulator-smpc1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpc1";

				regulator-pm8350c-s1 {
					regulator-name = "pm8350c_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0x2191c0>;
					qcom,init-voltage = <0xcf850>;
					phandle = <0x2a>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm8350c-s2-level {
					regulator-name = "pm8350c_s2_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2f>;
				};
			};

			rpmh-regulator-mxclvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <0x2d>;

				regulator-pm8350c-s4-level {
					regulator-name = "pm8350c_s4_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x2d>;
				};

				regulator-pm8350c-s4-level-ao {
					regulator-name = "pm8350c_s4_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2c3>;
				};

				regulator-pm8350c-s4-mmcx-voter-level {
					regulator-name = "pm8350c_s3_mmcx_voter_level";
					vin-supply = <0x2e>;
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x2c4>;
				};

				regulator-pm8350c-s4-gfx-voter-level {
					regulator-name = "pm8350c_s4_gfx_voter_level";
					pm8350c_s4_gfx_voter_level-parent-supply = <0x2f>;
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x2c5>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <0x30>;

				regulator-pm8350c-s8-level {
					regulator-name = "pm8350c_s8_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x30>;
				};

				regulator-pm8350c-s8-level-ao {
					regulator-name = "pm8350c_s8_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2c6>;
				};

				regulator-pm8350c-s8-mmcx-sup-level {
					regulator-name = "pm8350c_s8_mmcx_sup_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x30>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x30>;
					phandle = <0x31>;
				};
			};

			rpmh-regulator-mmcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <0x2e>;

				regulator-pm8350c-s5-level {
					regulator-name = "pm8350c_s5_level";
					qcom,set = <0x03>;
					pm8350c_s5_level-parent-supply = <0x31>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x100>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x100 0xffff>;
					phandle = <0x2e>;
				};

				regulator-pm8350c-s5-level-ao {
					regulator-name = "pm8350c_s5_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
					phandle = <0x2c7>;
				};

				regulator-pm8350c-s5-level-so {
					regulator-name = "pm8350c_s5_level_so";
					qcom,set = <0x02>;
					regulator-min-microvolt = <0x40>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x40>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm8350c-s6-level {
					regulator-name = "pm8350c_s6_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x68>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <0x32>;

				regulator-pm8350c-s10-level {
					regulator-name = "pm8350c_s10_level";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0xffff>;
					phandle = <0x32>;
				};

				regulator-pm8350c-s10-level-ao {
					regulator-name = "pm8350c_s10_level_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2c8>;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l2 {
					regulator-name = "pmr735a_l2";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x116520>;
					regulator-max-microvolt = <0x12dc20>;
					qcom,init-voltage = <0x116520>;
					qcom,init-mode = <0x04>;
					phandle = <0x2c9>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l3 {
					regulator-name = "pmr735a_l3";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xcae18>;
					regulator-max-microvolt = <0xe53f8>;
					qcom,init-voltage = <0xcae18>;
					qcom,init-mode = <0x04>;
					phandle = <0x2ca>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x2710>;

				regulator-pmr735a-l4 {
					regulator-name = "pmr735a_l4";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x1c4a30>;
					qcom,init-voltage = <0x1a17b0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2cb>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l5 {
					regulator-name = "pmr735a_l5";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xb98c0>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xb98c0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2cc>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x02 0x04>;
				qcom,mode-threshold-currents = <0x00 0x7530>;

				regulator-pmr735a-l6 {
					regulator-name = "pmr735a_l6";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x8f8e0>;
					regulator-max-microvolt = "\0\f5";
					qcom,init-voltage = <0x8f8e0>;
					qcom,init-mode = <0x04>;
					phandle = <0x2cd>;
				};
			};

			rpmh-regulator-smpk1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpk1";

				regulator-pmg1110-s1 {
					regulator-name = "pmg1110_s1";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0xf6950>;
					regulator-max-microvolt = <0x11da50>;
					qcom,init-voltage = <0x108a60>;
					phandle = <0x2ce>;
				};
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x1f>;
		};

		rsc@af20000 {
			lable = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x00 0x81 0x04>;
			clocks = <0x33 0x4a>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x02 0x00 0x00 0x01 0x01 0x01 0x03 0x00 0x04 0x00>;
			phandle = <0x2cf>;

			bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <0x01>;
				phandle = <0x78>;
			};
		};

		interrupt-controller@b220000 {
			compatible = "qcom,diwali-pdc\0qcom,pdc";
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
			reg-names = "pdc-interrupt-base\0apps-shared-spi-cfg";
			qcom,pdc-ranges = <0x00 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x01 0x7e 0x2cc 0x0c>;
			#interrupt-cells = <0x02>;
			interrupt-parent = <0x01>;
			interrupt-controller;
			phandle = <0x2c>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 0x04 0x17810054 0x04 0x17820054 0x04 0x17830054 0x04 0x17840054 0x04 0x17850054 0x04 0x17860054 0x04 0x17870054 0x04 0x178a0098 0x04 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0\0seq_lpm_cntr_cfg_cpu1\0seq_lpm_cntr_cfg_cpu2\0seq_lpm_cntr_cfg_cpu3\0seq_lpm_cntr_cfg_cpu4\0seq_lpm_cntr_cfg_cpu5\0seq_lpm_cntr_cfg_cpu6\0seq_lpm_cntr_cfg_cpu7\0l3_seq_lpm_cntr_cfg\0apss_seq_mem_base";
			num-cpus = <0x08>;
		};

		rpmh-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 0x400>;
			ss-name = "modem\0adsp\0adsp_island\0cdsp\0apss\0wpss";
			mboxes = <0x34 0x00>;
			ddr-freq-update;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators\0qcom,sys-pm-diwali";
			reg = <0xc320000 0x400>;
			mboxes = <0x34 0x00>;
			mbox-names = "aop";
		};

		subsystem-sleep-stats {
			compatible = "qcom,subsystem-sleep-stats";
			reg = <0xc3f0000 0x400>;
			ddr-freq-update;
		};

		timer@17420000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x2d0>;

			frame@17421000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		qcom,rimps@17400000 {
			#address-cells = <0x02>;
			#size-cells = <0x02>;
			compatible = "qcom,rimps";
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
			#mbox-cells = <0x01>;
			interrupts = <0x00 0x3e 0x04>;
			phandle = <0x35>;
		};

		qcom,scmi {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "arm,scmi";
			mboxes = <0x35 0x00>;
			mbox-names = "tx";
			shmem = <0x36>;
			phandle = <0x2d1>;

			protocol@81 {
				reg = <0x81>;
				#clock-cells = <0x01>;
				phandle = <0x2d2>;
			};

			protocol@85 {
				reg = <0x85>;
				#clock-cells = <0x01>;
				phandle = <0x2d3>;
			};

			protocol@87 {
				reg = <0x87>;
				#clock-cells = <0x01>;
				phandle = <0x2d4>;
			};

			protocol@88 {
				reg = <0x88>;
				#clock-cells = <0x01>;
				phandle = <0x2d5>;
			};
		};

		qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			reg = <0x17d09c00 0x200 0x17d09e00 0x200>;
			mboxes = <0x35 0x01>;
			phandle = <0x2d6>;
		};

		qcom,ipcc@ed18000 {
			compatible = "qcom,ipcc";
			reg = <0xed18000 0x1000>;
			interrupts = <0x00 0xe5 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x03>;
			#mbox-cells = <0x02>;
			phandle = <0x5b>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
			phandle = <0x02>;
		};

		clocks {

			xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x00>;
				phandle = <0x2d7>;
			};

			sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0x00>;
				phandle = <0x38>;
			};

			pcie_0_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x208>;
			};

			ufs_phy_rx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				#clock-cells = <0x00>;
				phandle = <0x3a>;
			};

			ufs_phy_rx_symbol_1_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				#clock-cells = <0x00>;
				phandle = <0x3b>;
			};

			ufs_phy_tx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				#clock-cells = <0x00>;
				phandle = <0x3c>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x3e8>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0x00>;
				phandle = <0x3d>;
			};
		};

		clock-controller@ad00000 {
			compatible = "qcom,diwali-camcc\0syscon";
			reg = <0xad00000 0x20000>;
			reg-name = "cc_base";
			vdd_cam_cx-supply = <0x2e>;
			vdd_mxa-supply = <0x32>;
			vdd_mxc-supply = <0x2d>;
			clocks = <0x37 0x00 0x37 0x01 0x38 0x39 0x08>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x4d>;
		};

		clock-controller@af00000 {
			compatible = "qcom,diwali-dispcc\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x30>;
			clocks = <0x37 0x00 0x37 0x01 0x38 0x39 0x10>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x33>;
		};

		clock-controller@100000 {
			compatible = "qcom,diwali-gcc\0syscon";
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x30>;
			vdd_mxa-supply = <0x32>;
			clocks = <0x37 0x00 0x38 0x3a 0x3b 0x3c 0x3d>;
			clock-names = "bi_tcxo\0sleep_clk\0ufs_phy_rx_symbol_0_clk\0ufs_phy_rx_symbol_1_clk\0ufs_phy_tx_symbol_0_clk\0usb3_phy_wrapper_gcc_usb30_pipe_clk";
			protected-clocks = <0x0f 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x33>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x39>;
		};

		clock-controller@3d90000 {
			compatible = "qcom,diwali-gpucc\0syscon";
			reg = <0x3d90000 0xa000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x30>;
			vdd_mxa-supply = <0x32>;
			clocks = <0x37 0x00 0x39 0x1c 0x39 0x1d>;
			clock-names = "bi_tcxo\0gpll0_out_main\0gpll0_out_main_div";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x4e>;
		};

		clock-controller@aaf0000 {
			compatible = "qcom,diwali-videocc\0syscon";
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x30>;
			vdd_mxc-supply = <0x2d>;
			clocks = <0x37 0x00 0x37 0x01 0x38 0x39 0x80>;
			clock-names = "bi_tcxo\0bi_tcxo_ao\0sleep_clk\0iface";
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x4c>;
		};

		llcc-pmu@19095000 {
			compatible = "qcom,llcc-pmu-ver2";
			reg = <0x19095000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x2d8>;
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			qcom,long-counter;
			qcom,pmu-events-tbl = <0x08 0xff 0x02 0xff 0x11 0xff 0x01 0xff 0x17 0xff 0xff 0xff 0x18 0xff 0xff 0xff 0x37 0xff 0xff 0xff 0x2b 0xff 0xff 0xff 0x4005 0xff 0x03 0xff 0x1000 0xff 0xff 0xff>;
			phandle = <0x2d9>;
		};

		ddr-freq-table {
			phandle = <0x3e>;

			ddr4 {
				qcom,ddr-type = <0x07>;
				qcom,freq-tbl = <0x858b8 0xbb800 0xf84a8 0x14a780 0x17ba38 0x1a0fe0 0x1febe0>;
			};

			ddr5 {
				qcom,ddr-type = <0x08>;
				qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
			};
		};

		llcc-freq-table {
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
			phandle = <0x41>;
		};

		ddrqos-freq-table {
			qcom,freq-tbl = <0x00 0x01>;
			phandle = <0x43>;
		};

		qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			phandle = <0x2da>;

			l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x02>;
				qcom,bus-width = <0x20>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base\0l3tbl-base";
				phandle = <0x48>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					qcom,shared-offset = <0x90>;
					phandle = <0x49>;
				};
			};

			ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x00>;
				qcom,bus-width = <0x04>;
				qcom,freq-tbl = <0x3e>;
				phandle = <0x44>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x3f 0x03 0x3f 0x200>;
					phandle = <0x2db>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x01>;
					qcom,fp-voter = <0x40>;
					phandle = <0x45>;
				};
			};

			llcc {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x01>;
				qcom,bus-width = <0x10>;
				qcom,freq-tbl = <0x41>;
				phandle = <0x46>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x42 0x02 0x42 0x230>;
					phandle = <0x2dc>;
				};

				fp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x01>;
					qcom,fp-voter = <0x40>;
					phandle = <0x47>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0x03>;
				qcom,bus-width = <0x01>;
				qcom,freq-tbl = <0x43>;
				phandle = <0x4a>;

				sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0x00>;
					interconnects = <0x3f 0x03 0x3f 0x200>;
					phandle = <0x4b>;
				};
			};
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			qcom,be-stall-ev = <0x4005>;
			phandle = <0x2dd>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x44>;
				qcom,sampling-path = <0x45>;
				qcom,miss-ev = <0x1000>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x17 0x18 0x19 0x1a>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x17bb00 0xbb800 0x1b8a00 0xf84a8>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x17bb00 0xbb800 0x1b8a00 0x17ba38>;
					};
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xf84a8 0x193200 0x17ba38 0x21b100 0x1a0fe0 0x240900 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xbb800 0x193200 0x17ba38 0x1b8a00 0x1a0fe0 0x21b100 0x1febe0 0x240900 0x30c460>;
					};
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x10b300 0xf84a8 0x189c00 0x17ba38 0x211b00 0x1a0fe0 0x249f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x10b300 0xbb800 0x189c00 0x17ba38 0x1e2d00 0x1a0fe0 0x211b00 0x1febe0 0x249f00 0x30c460>;
					};
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x17 0x18 0x19 0x1a>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0x17bb00 0x858b8 0x1b8a00 0xbb800>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0x17ae80 0x858b8 0x1b8a00 0xbb800>;
					};
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d 0x1e>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xbb800 0x193200 0xf84a8 0x1b8a00 0x17ba38 0x21b100 0x1a0fe0 0x240900 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0xe5b00 0x858b8 0x114900 0xbb800 0x193200 0x17ba38 0x1b8a00 0x1a0fe0 0x21b100 0x1febe0 0x240900 0x30c460>;
					};
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <0x07>;
						qcom,cpufreq-memfreq-tbl = <0x22dd00 0x858b8 0x294f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <0x08>;
						qcom,cpufreq-memfreq-tbl = <0x22dd00 0x858b8 0x294f00 0x30c460>;
					};
				};
			};

			llcc {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x46>;
				qcom,sampling-path = <0x47>;
				qcom,miss-ev = <0x37>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x17 0x18 0x19 0x1a>;
					qcom,cpufreq-memfreq-tbl = <0x10b300 0x493e0 0x17bb00 0x71c50 0x1b8a00 0x927c0>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d 0x1e>;
					qcom,cpufreq-memfreq-tbl = <0x9f600 0x493e0 0xe5b00 0x71c50 0x151800 0x927c0 0x193200 0xc4c70 0x249f00 0xe3c88 0x294f00 0x104410>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d 0x1e>;
					qcom,cpufreq-memfreq-tbl = <0x1e2d00 0x493e0 0x294f00 0x927c0>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x48>;
				qcom,sampling-path = <0x49>;
				qcom,miss-ev = <0x17>;
				qcom,wb-ev = <0x18>;
				qcom,access-ev = <0x2b>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x17 0x18 0x19 0x1a>;
					qcom,cpufreq-memfreq-tbl = <0x62700 0x4b000 0x96000 0x83400 0xc4e00 0x9f600 0xdc500 0xb6d00 0x10b300 0xce400 0x12c000 0x101d00 0x14cd00 0x127500 0x17bb00 0x148200 0x193200 0x189c00 0x1b8a00 0x197d00>;
					qcom,sampling-enabled;
				};

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d>;
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0xe5b00 0x83400 0x114900 0xb6d00 0x151800 0xef100 0x193200 0x127500 0x1b8a00 0x148200 0x1f5900 0x189c00 0x21b100 0x197d00>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e>;
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x4b000 0x10b300 0x83400 0x156300 0xb6d00 0x1af400 0x127500 0x1e2d00 0x148200 0x211b00 0x189c00 0x249f00 0x197d00>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e>;
					qcom,cpufreq-memfreq-tbl = <0x1e2d00 0x4b000 0x294f00 0x148200>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <0x4a>;
				qcom,sampling-path = <0x4b>;
				qcom,miss-ev = <0x1000>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1b 0x1c 0x1d 0x1e>;
					qcom,cpufreq-memfreq-tbl = <0x493e0 0x00 0x294f00 0x01>;
					qcom,sampling-enabled;
					phandle = <0x2de>;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <0x1e>;
					qcom,cpufreq-memfreq-tbl = <0x1f0e00 0x00 0x294f00 0x01>;
					qcom,sampling-enabled;
					phandle = <0x2df>;
				};
			};
		};

		qcom,bwmon-llcc@190b6400 {
			compatible = "qcom,bwmon4";
			reg = <0x190b6400 0x300 0x190b6300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x46>;
			phandle = <0x2e0>;
		};

		qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			reg = <0x19091000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <0x44>;
			phandle = <0x2e1>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d09804 0x04 0x17d09808 0x04 0x17d0980c 0x04>;
			reg-names = "freq-domain0\0freq-domain1\0freq-domain2\0pdmem-domain0\0pdmem-domain1\0pdmem-domain2";
			clocks = <0x37 0x00 0x39 0x00>;
			clock-names = "xo\0alternate";
			qcom,lut-row-size = <0x04>;
			qcom,skip-enable-check;
			qcom,perf-lock-support;
			interrupts = <0x00 0x1e 0x04 0x00 0x1f 0x04 0x00 0x13 0x04>;
			interrupt-names = "dcvsh0_int\0dcvsh1_int\0dcvsh2_int";
			#freq-domain-cells = <0x02>;
			phandle = <0x07>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x07 0x00 0x07 0x01 0x07 0x02>;
		};

		syscon@17a80000 {
			compatible = "syscon";
			reg = <0x17a80000 0x21000>;
			phandle = <0x4f>;
		};

		syscon@190ba000 {
			compatible = "syscon";
			reg = <0x190ba000 0x54>;
			phandle = <0x50>;
		};

		debug-clock-controller@0 {
			compatible = "qcom,diwali-debugcc";
			qcom,gcc = <0x39>;
			qcom,videocc = <0x4c>;
			qcom,dispcc = <0x33>;
			qcom,camcc = <0x4d>;
			qcom,gpucc = <0x4e>;
			qcom,apsscc = <0x4f>;
			qcom,mccc = <0x50>;
			clocks = <0x37 0x00 0x39 0x00 0x4d 0x00 0x33 0x00 0x4e 0x00 0x4c 0x00>;
			clock-names = "xo_clk_src\0gcc\0camcc\0dispcc\0gpucc\0videocc";
			#clock-cells = <0x01>;
			phandle = <0x2e2>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x07 0x04>;
			phandle = <0x2e3>;
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x2e4>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x2e5>;
		};

		mini_dump_node {
			compatible = "qcom,minidump";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x51>;
			status = "ok";
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x04>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		cache-controller@19200000 {
			compatible = "qcom,diwali-llcc\0qcom,llcc-v21";
			reg = <0x19200000 0x180000 0x19a00000 0x80000>;
			reg-names = "llcc_base\0llcc_broadcast_base";
			interrupts = <0x00 0x10a 0x04>;
			cap-based-alloc-and-pwr-collapse;

			llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x52 0x00>;
				clock-names = "qdss_clk";
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x53>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x53 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x5a>;
		};

		tz-log@146AA720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			tmecrashdump-address-offset = <0x808a0000>;
			phandle = <0x2e6>;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0x54>;
			qseecom_mem = <0x54>;
			qseecom_ta_mem = <0x55>;
			user_contig_mem = <0x56>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x2e7>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x57 0x25 0x3f 0x200>;
			iommus = <0x58 0x484 0x11>;
			qcom,iommu-dma = "atomic";
			dma-coherent;
			phandle = <0x2e8>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x58 0x488 0x00 0x58 0x49a 0x00 0x58 0x49f 0x00 0x58 0x498 0x05>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x58 0x492 0x00 0x58 0x497 0x00 0x58 0x49b 0x00 0x58 0x49e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10c3000 0x1000>;
			qcom,no-qrng-config;
			qcom,no-clock-support;
			phandle = <0x2e9>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x59>;
			hwlocks = <0x5a 0x03>;
			phandle = <0x2ea>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x5b>;
			interrupts = <0x03 0x02 0x01>;
			mboxes = <0x5b 0x03 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x63>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x62>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x5c>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x5d>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x217>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x218>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x5c 0x00>;
			interrupt-parent = <0x5d>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x5b>;
			interrupts = <0x06 0x02 0x01>;
			mboxes = <0x5b 0x06 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x67>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x66>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x219>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x21a>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x5b>;
			interrupts = <0x02 0x02 0x01>;
			mboxes = <0x5b 0x02 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x6c>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x6b>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xc4>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xc5>;
			};
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x5b>;
			interrupts = <0x18 0x02 0x01>;
			mboxes = <0x5b 0x18 0x02>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0d>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x6f>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x6e>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x75>;
			};

			qcom,smp2p-wlan-1-out {
				qcom,entry-name = "wlan";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x72>;
			};

			qcom,smp2p-wlan-2-in {
				qcom,entry-name = "wlan_soc_wake";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x76>;
			};

			qcom,smp2p-wlan-2-out {
				qcom,entry-name = "wlan_soc_wake";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x73>;
			};

			qcom,smp2p-wlan-3-out {
				qcom,entry-name = "wlan_ep_power_save";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x74>;
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		power-controller@c300000 {
			compatible = "qcom,diwali-aoss-qmp";
			reg = <0xc300000 0x400>;
			interrupt-parent = <0x5b>;
			interrupts = <0x00 0x00 0x01>;
			mboxes = <0x5b 0x00 0x00>;
			#power-domain-cells = <0x01>;
			#clock-cells = <0x00>;
			phandle = <0x52>;
		};

		qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <0x52>;
			label = "aop";
			#mbox-cells = <0x01>;
			phandle = <0x34>;
		};

		qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <0x0e>;
			mboxes = <0x5b 0x17 0x00>;
			mbox-names = "tme_qmp";
			interrupt-parent = <0x5b>;
			interrupts = <0x17 0x00 0x01>;
			label = "tme";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x5e>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <0x5e 0x00>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <0x5e>;
		};

		remoteproc-adsp@03000000 {
			compatible = "qcom,diwali-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			clocks = <0x37 0x00>;
			clock-names = "xo";
			cx-supply = <0x5f>;
			cx-uV-uA = <0x180 0x00>;
			mx-supply = <0x60>;
			mx-uV-uA = <0x180 0x00>;
			reg-names = "cx\0mx";
			interconnects = <0x57 0x25 0x3f 0x200>;
			interconnect-names = "crypto_ddr";
			qcom,qmp = <0x52>;
			memory-region = <0x61>;
			interrupts-extended = <0x2c 0x06 0x01 0x62 0x00 0x00 0x62 0x02 0x00 0x62 0x01 0x00 0x62 0x03 0x00 0x62 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x63 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x2eb>;

			glink-edge {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x5b 0x03 0x00>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x03 0x00 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x2ec>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		remoteproc-cdsp@32300000 {
			compatible = "qcom,diwali-cdsp-pas";
			reg = <0x32300000 0x10000>;
			status = "ok";
			clocks = <0x37 0x00>;
			clock-names = "xo";
			cx-supply = <0x30>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x2d>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			interconnects = <0x64 0x28 0x3f 0x200 0x57 0x25 0x3f 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			qcom,qmp = <0x52>;
			memory-region = <0x65>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x66 0x00 0x00 0x66 0x02 0x00 0x66 0x01 0x00 0x66 0x03 0x00 0x66 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x67 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0xbf>;

			glink-edge {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x5b 0x06 0x00>;
				mbox-names = "cdsp_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x06 0x00 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-cores = <0x00 0x01 0x02 0x03>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x2ed>;
					};
				};
			};
		};

		remoteproc-mss@04080000 {
			compatible = "qcom,diwali-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x37 0x00>;
			clock-names = "xo";
			cx-supply = <0x30>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x68>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			interconnects = <0x3f 0x03 0x3f 0x200 0x57 0x25 0x3f 0x200>;
			interconnect-names = "rproc_ddr\0crypto_ddr";
			qcom,qmp = <0x52>;
			memory-region = <0x69 0x6a>;
			interrupts-extended = <0x01 0x00 0x108 0x01 0x6b 0x00 0x00 0x6b 0x02 0x00 0x6b 0x01 0x00 0x6b 0x03 0x00 0x6b 0x07 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack\0shutdown-ack";
			qcom,smem-states = <0x6c 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x2ee>;

			glink-edge {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x5b 0x02 0x00>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x02 0x00 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};
			};
		};

		remoteproc-wpss@08a00000 {
			compatible = "qcom,diwali-wpss-pas";
			reg = <0x8a00000 0x10000>;
			status = "ok";
			memory-region = <0x6d>;
			clocks = <0x37 0x00>;
			clock-names = "xo";
			cx-supply = <0x30>;
			cx-uV-uA = <0x180 0x186a0>;
			mx-supply = <0x32>;
			mx-uV-uA = <0x180 0x186a0>;
			reg-names = "cx\0mx";
			qcom,qmp = <0x52>;
			interrupts-extended = <0x01 0x00 0x24b 0x01 0x6e 0x00 0x00 0x6e 0x02 0x00 0x6e 0x01 0x00 0x6e 0x03 0x00>;
			interrupt-names = "wdog\0fatal\0handover\0ready\0stop-ack";
			qcom,smem-states = <0x6f 0x00>;
			qcom,smem-state-names = "stop";
			phandle = <0x70>;

			glink-edge {
				qcom,remote-pid = <0x0d>;
				transport = "smem";
				mboxes = <0x5b 0x18 0x00>;
				mbox-names = "wpss_smem";
				interrupt-parent = <0x5b>;
				interrupts = <0x18 0x00 0x01>;
				label = "wpss";
				qcom,glink-label = "wpss";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};
			};
		};

		qcom,wcn6750 {
			compatible = "qcom,wcn6750";
			reg = <0x17110040 0x00 0xb0000000 0x10000>;
			reg-names = "msi_addr\0smmu_iova_ipa";
			qcom,rproc-handle = <0x70>;
			iommus = <0x58 0x1c00 0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			dma-coherent;
			qcom,fw-prefix;
			qcom,wlan;
			tsens = "quiet-therm";
			qcom,wlan-msa-fixed-region = <0x71>;
			vdd-cx-mx-supply = <0x27>;
			qcom,vdd-cx-mx-config = <0xc92c0 0x111700 0x00 0x00 0x01>;
			vdd-1.8-xo-supply = <0x28>;
			qcom,vdd-1.8-xo-config = <0x1c9080 0x1f20c0 0x00 0x00 0x00>;
			vdd-1.3-rfa-supply = <0x29>;
			qcom,vdd-1.3-rfa-config = <0x132a40 0x16e360 0x00 0x00 0x00>;
			qcom,smem-states = <0x72 0x00 0x73 0x00 0x74 0x00>;
			qcom,smem-state-names = "wlan-smp2p-out\0wlan-soc-wake-smp2p-out\0wlan-ep-powersave-smp2p-out";
			mboxes = <0x34 0x00>;
			qcom,vreg_ol_cpr = "s7b";
			phandle = <0x2ef>;

			qcom,icnss_cdev1 {
				#cooling-cells = <0x02>;
				phandle = <0x2f0>;
			};

			qcom,icnss_cdev2 {
				#cooling-cells = <0x02>;
				phandle = <0x2f1>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x75 0x00 0x00 0x75 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};

			qcom,smp2p_map_wlan_2_in {
				interrupts-extended = <0x76 0x00 0x00>;
				interrupt-names = "qcom,smp2p-soc-wake-ack";
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x2c>;
			interrupts = <0x0b 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base\0eud_mode_mgr2";
			clocks = <0x39 0x14>;
			clock-names = "eud_clkref_clk";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0x2f2>;
		};

		interconnect@0 {
			compatible = "qcom,diwali-clk_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0xc6>;
		};

		interconnect@1 {
			compatible = "qcom,diwali-mc_virt";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x77 0x78>;
			phandle = <0x3f>;
		};

		interconnect@1500000 {
			reg = <0x1500000 0x1c000>;
			compatible = "qcom,diwali-config_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0x7a>;
		};

		interconnect@1680000 {
			reg = <0x1680000 0x1e200>;
			compatible = "qcom,diwali-system_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0xc7>;
		};

		interconnect@16c0000 {
			reg = <0x16c0000 0xe280>;
			compatible = "qcom,diwali-pcie_anoc";
			#interconnect-cells = <0x01>;
			clocks = <0x39 0x04 0x39 0x0c>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0x1fc>;
		};

		interconnect@16e0000 {
			reg = <0x16e0000 0x1c080>;
			compatible = "qcom,diwali-aggre1_noc";
			#interconnect-cells = <0x01>;
			clocks = <0x39 0x05 0x39 0x06>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0x7d>;
		};

		interconnect@1700000 {
			reg = <0x1700000 0x31080>;
			compatible = "qcom,diwali-aggre2_noc";
			#interconnect-cells = <0x01>;
			clocks = <0x39 0x05 0x37 0x16>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0x57>;
		};

		interconnect@1740000 {
			reg = <0x1740000 0x1f080>;
			compatible = "qcom,diwali-mmss_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x77 0x78>;
			phandle = <0x1fa>;
		};

		interconnect@19100000 {
			reg = <0x19100000 0xbb800>;
			compatible = "qcom,diwali-gem_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos\0disp";
			qcom,bcm-voters = <0x77 0x78>;
			phandle = <0x42>;
		};

		interconnect@320C0000 {
			reg = <0x320c0000 0x10000>;
			compatible = "qcom,diwali-nsp_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0x64>;
		};

		interconnect@3c40000 {
			reg = <0x3c40000 0x17200>;
			compatible = "qcom,diwali-lpass_ag_noc";
			#interconnect-cells = <0x01>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x77>;
			phandle = <0x1fb>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_aux_clk\0qref_clk\0rx_sym0_mux_clk\0rx_sym1_mux_clk\0tx_sym0_mux_clk\0rx_sym0_phy_clk\0rx_sym1_phy_clk\0tx_sym0_phy_clk";
			clocks = <0x37 0x00 0x39 0x6a 0x39 0x64 0x39 0x6d 0x39 0x6f 0x39 0x71 0x3a 0x3b 0x3c>;
			resets = <0x79 0x00>;
			status = "disabled";
			phandle = <0x7c>;
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x7b>;

			opp-100000000 {
				opp-hz = <0x00 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
				opp-avg-kBps = <0xc350 0x00>;
			};

			opp-202000000 {
				opp-hz = <0x00 0xc0a4680>;
				opp-peak-kBps = <0x7a1200 0x16e360>;
				opp-avg-kBps = <0x19640 0x00>;
			};
		};

		sdhci@8804000 {
			status = "disabled";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcf 0x04 0x00 0xdf 0x04>;
			interrupt-names = "hc_irq\0pwr_irq";
			bus-width = <0x04>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			clocks = <0x39 0x60 0x39 0x61>;
			clock-names = "iface\0core";
			qcom,dll-hsr-list = <0x7642c 0xa800 0x10 0x2c010800 0x80040868>;
			iommus = <0x58 0x540 0x00>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			interconnects = <0x57 0x2e 0x3f 0x200 0x42 0x02 0x7a 0x220>;
			interconnect-names = "sdhc-ddr\0cpu-sdhc";
			operating-points-v2 = <0x7b>;
			phandle = <0x2f3>;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem\0ufs_ice\0ufs_ice_hwkm";
			interrupts = <0x00 0x109 0x04>;
			phys = <0x7c>;
			phy-names = "ufsphy";
			#reset-cells = <0x01>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x39 0x66 0x39 0x05 0x39 0x65 0x39 0x72 0x39 0x68 0x37 0x00 0x39 0x70 0x39 0x6c 0x39 0x6e>;
			freq-table-hz = <0x47868c0 0x18054ac0 0x00 0x00 0x00 0x00 0x47868c0 0x23c34600 0x47868c0 0x23c34600 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			interconnects = <0x7d 0x2f 0x3f 0x200 0x42 0x02 0x7a 0x224>;
			interconnect-names = "ufs-ddr\0cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1a>;
			qcom,ufs-bus-bw,num-paths = <0x02>;
			qcom,ufs-bus-bw,vectors-KBps = <0x00 0x00 0x00 0x00 0x39a 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x734 0x00 0x3e8 0x00 0xe68 0x00 0x3e8 0x00 0x1cd0 0x00 0x3e8 0x00 0x39a0 0x00 0x3e8 0x00 0x1f334 0x00 0x3e8 0x00 0x3e667 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x3e667 0x00 0x3e8 0x00 0x7cccd 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x00 0x2c7b80 0x00 0x64000 0x00 0x247ae 0x00 0x3e8 0x00 0x48ccd 0x00 0x3e8 0x00 0x16c666 0x00 0x19000 0x00 0x2c7b80 0x00 0x32000 0x00 0x48ccd 0x00 0x3e8 0x00 0x9199a 0x00 0x3e8 0x00 0x16c666 0x00 0x32000 0x64000 0x2c7b80 0x00 0x64000 0x64000 0x74a000 0xc34cf2 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G4_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RA_G4_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G4_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0HS_RB_G4_L2\0MAX";
			reset-gpios = <0x25 0xaa 0x01>;
			resets = <0x39 0x0e>;
			reset-names = "rst";
			iommus = <0x58 0x20 0x00>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			multi-level-clk-scaling-support;
			axi-turbo-clk-freq = <0x18054ac0>;
			axi-turbo-l1-clk-freq = <0x18054ac0>;
			ice-turbo-clk-freq = <0x23c34600>;
			ice-turbo-l1-clk-freq = <0x23c34600>;
			unipro-turbo-clk-freq = <0x23c34600>;
			unipro-turbo-l1-clk-freq = <0x23c34600>;
			disable-cgc;
			status = "disabled";
			phandle = <0x79>;

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
				perf;
			};

			qos1 {
				mask = <0x0f>;
				vote = <0x2c>;
			};
		};

		thermal-zones {
			phandle = <0x2f4>;

			pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x00>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x01>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x1f>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x20>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x26>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x27>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x2d>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr-mmw-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x1d>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x2e>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x2f>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x30>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x31>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_pa1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x1a>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_pa2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x1b>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw_pa3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x1c>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mmw-ific0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x32>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x33>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x34>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x35>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x36>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x37>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr2_cc {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x38>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x40>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdr1-pa {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7e 0x41>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x2f5>;
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x2f6>;
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x80>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x80>;
						cooling-device = <0x81 0x01 0x01>;
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x06>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x82>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x82>;
						cooling-device = <0x81 0x01 0x01>;
					};
				};
			};

			cpu-1-4 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x07>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x83>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0x83>;
						cooling-device = <0x84 0x01 0x01>;
					};
				};
			};

			cpu-1-5 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x08>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x85>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0x85>;
						cooling-device = <0x84 0x01 0x01>;
					};
				};
			};

			cpu-1-6 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x09>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x86>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0x86>;
						cooling-device = <0x87 0x01 0x01>;
					};
				};
			};

			cpu-1-7 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x0a>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x88>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0x88>;
						cooling-device = <0x87 0x01 0x01>;
					};
				};
			};

			gpuss-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x0b>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x89>;
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x8b>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x8f>;
					};
				};

				cooling-maps {

					gpu0_cdev {
						trip = <0x89>;
						cooling-device = <0x8a 0x00 0xffffffff>;
					};

					gpu0_fs1_cdev0 {
						trip = <0x8b>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					gpu0_fs1_cdev1 {
						trip = <0x8b>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					gpu0_fs1_cdev2 {
						trip = <0x8b>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					gpu0_fs1_cdev3 {
						trip = <0x8b>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					gpu0_fs2_cdev0 {
						trip = <0x8f>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			gpuss-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x0c>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x91>;
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x92>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x93>;
					};
				};

				cooling-maps {

					gpu1_cdev {
						trip = <0x91>;
						cooling-device = <0x8a 0x00 0xffffffff>;
					};

					gpu1_fs1_cdev0 {
						trip = <0x92>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					gpu1_fs1_cdev1 {
						trip = <0x92>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					gpu1_fs1_cdev2 {
						trip = <0x92>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					gpu1_fs1_cdev3 {
						trip = <0x92>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					gpu1_fs2_cdev0 {
						trip = <0x93>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			camera-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x0d>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x94>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x95>;
					};
				};

				cooling-maps {

					camera0_fs1_cdev0 {
						trip = <0x94>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					camera0_fs1_cdev1 {
						trip = <0x94>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					camera0_fs1_cdev2 {
						trip = <0x94>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					camera0_fs1_cdev3 {
						trip = <0x94>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					camera0_fs2_cdev0 {
						trip = <0x95>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			camera-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x7f 0x0e>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x96>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0x97>;
					};
				};

				cooling-maps {

					camera1_fs1_cdev0 {
						trip = <0x96>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					camera1_fs1_cdev1 {
						trip = <0x96>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					camera1_fs1_cdev2 {
						trip = <0x96>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					camera1_fs1_cdev3 {
						trip = <0x96>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					camera1_fs2_cdev0 {
						trip = <0x97>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x00>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x01>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu0-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x99>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x99>;
						cooling-device = <0x9a 0x01 0x01>;
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x02>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu1-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x9b>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x9b>;
						cooling-device = <0x9c 0x01 0x01>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x03>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu2-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x9d>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x9d>;
						cooling-device = <0x9e 0x01 0x01>;
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x04>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu3-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x9f>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x9f>;
						cooling-device = <0xa0 0x01 0x01>;
					};
				};
			};

			nspss-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x05>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xa1>;
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xa2>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xa3>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0xa1>;
						cooling-device = <0x8c 0xffffffff 0xffffffff>;
					};

					nspss0_fs1_cdev0 {
						trip = <0xa2>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					nspss0_fs1_cdev1 {
						trip = <0xa2>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					nspss0_fs1_cdev2 {
						trip = <0xa2>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					nspss0_fs1_cdev3 {
						trip = <0xa2>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					nspss0_fs2_cdev0 {
						trip = <0xa3>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			nspss-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x06>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xa4>;
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xa5>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xa6>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0xa4>;
						cooling-device = <0x8c 0xffffffff 0xffffffff>;
					};

					nspss1_fs1_cdev0 {
						trip = <0xa5>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					nspss1_fs1_cdev1 {
						trip = <0xa5>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					nspss1_fs1_cdev2 {
						trip = <0xa5>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					nspss1_fs1_cdev3 {
						trip = <0xa5>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					nspss1_fs2_cdev0 {
						trip = <0xa6>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			nspss-2 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x07>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					junction-config {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xa7>;
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xa8>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xa9>;
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <0xa7>;
						cooling-device = <0x8c 0xffffffff 0xffffffff>;
					};

					nspss2_fs1_cdev0 {
						trip = <0xa8>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					nspss2_fs1_cdev1 {
						trip = <0xa8>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					nspss2_fs1_cdev2 {
						trip = <0xa8>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					nspss2_fs1_cdev3 {
						trip = <0xa8>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					nspss2_fs2_cdev0 {
						trip = <0xa9>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			video {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x08>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xaa>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xab>;
					};
				};

				cooling-maps {

					video_fs1_cdev0 {
						trip = <0xaa>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					video_fs1_cdev1 {
						trip = <0xaa>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					video_fs1_cdev2 {
						trip = <0xaa>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					video_fs1_cdev3 {
						trip = <0xaa>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					video_fs2_cdev0 {
						trip = <0xab>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			ddr {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x09>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					ddr0-config {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xac>;
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					gold_cdev0 {
						trip = <0xac>;
						cooling-device = <0x1b 0xffffffff 0xffffffff>;
					};

					gold_cdev1 {
						trip = <0xac>;
						cooling-device = <0x1c 0xffffffff 0xffffffff>;
					};

					gold_cdev2 {
						trip = <0xac>;
						cooling-device = <0x1d 0xffffffff 0xffffffff>;
					};

					gold_plus_cdev {
						trip = <0xac>;
						cooling-device = <0x1e 0xffffffff 0xffffffff>;
					};

					ddr_cdev {
						trip = <0xac>;
						cooling-device = <0xad 0x01 0x01>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x0a>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xae>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xaf>;
					};
				};

				cooling-maps {

					mdmss0_fs1_cdev0 {
						trip = <0xae>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					mdmss0_fs1_cdev1 {
						trip = <0xae>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					mdmss0_fs1_cdev2 {
						trip = <0xae>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					mdmss0_fs1_cdev3 {
						trip = <0xae>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					mdmss0_fs2_cdev0 {
						trip = <0xaf>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x0b>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xb0>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xb1>;
					};
				};

				cooling-maps {

					mdmss1_fs1_cdev0 {
						trip = <0xb0>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					mdmss1_fs1_cdev1 {
						trip = <0xb0>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					mdmss1_fs1_cdev2 {
						trip = <0xb0>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					mdmss1_fs1_cdev3 {
						trip = <0xb0>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					mdmss1_fs2_cdev0 {
						trip = <0xb1>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x0c>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xb2>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xb3>;
					};
				};

				cooling-maps {

					mdmss2_fs1_cdev0 {
						trip = <0xb2>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					mdmss2_fs1_cdev1 {
						trip = <0xb2>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					mdmss2_fs1_cdev2 {
						trip = <0xb2>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					mdmss2_fs1_cdev3 {
						trip = <0xb2>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					mdmss2_fs2_cdev0 {
						trip = <0xb3>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0x98 0x0d>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					fail_safe1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xb4>;
					};

					fail_safe2 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "active";
						phandle = <0xb5>;
					};
				};

				cooling-maps {

					mdmss3_fs1_cdev0 {
						trip = <0xb4>;
						cooling-device = <0x8a 0x02 0xffffffff>;
					};

					mdmss3_fs1_cdev1 {
						trip = <0xb4>;
						cooling-device = <0x8c 0x06 0x06>;
					};

					mdmss3_fs1_cdev2 {
						trip = <0xb4>;
						cooling-device = <0x8d 0x01 0x01>;
					};

					mdmss3_fs1_cdev3 {
						trip = <0xb4>;
						cooling-device = <0x8e 0xff 0xff>;
					};

					mdmss3_fs2_cdev0 {
						trip = <0xb5>;
						cooling-device = <0x90 0x01 0x01>;
					};
				};
			};
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x03>;
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
			qcom,isolate-cpus;
			qcom,reserved-cpus = <0x05 0x06>;
			qcom,unisolate-timeout-ms = <0x2ee0>;
			qcom,firmware-name = "trustedvm";
			memory-region = <0xb6>;
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <0xb7>;
		};

		qcom,trust_ui_vm@e55fc000 {
			reg = <0xe55fc000 0x104000>;
			vm_name = "trustedvm";
			shared-buffers = <0xb8 0xb9>;
			phandle = <0xba>;
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,vm = <0xba>;
			qcom,label = <0x11>;
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <0x03>;
			peer-name = <0x02>;
			shared-buffer = <0xbb>;
		};

		qfprom@221c8000 {
			compatible = "qcom,qfprom";
			reg = <0x221c8000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x2f7>;

			adsp_variant@114 {
				reg = <0x117 0x01>;
				bits = <0x02 0x06>;
				phandle = <0xbc>;
			};

			feat_conf12@0130 {
				reg = <0x130 0x04>;
				phandle = <0xbd>;
			};

			feat_conf13@0134 {
				reg = <0x134 0x04>;
				phandle = <0xbe>;
			};

			gpu_speed_bin@119 {
				reg = <0x119 0x02>;
				bits = <0x05 0x08>;
				phandle = <0x20f>;
			};

			gpu_gaming_bin@130 {
				reg = <0x130 0x01>;
				bits = <0x06 0x01>;
				phandle = <0x210>;
			};

			gpu_model_bin@119 {
				reg = <0x119 0x02>;
				bits = <0x05 0x08>;
				phandle = <0x211>;
			};
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <0xbc 0xbd 0xbe>;
			nvmem-cell-names = "adsp_variant\0feat_conf12\0feat_conf13";
			phandle = <0x2f8>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <0xbf>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xc0>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x00 0x01 0x02 0x03>;
			phandle = <0x2f9>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2161 0x400 0x58 0x1021 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2162 0x400 0x58 0x1022 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2163 0x400 0x58 0x1023 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2164 0x400 0x58 0x1024 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2165 0x400 0x58 0x1025 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2166 0x400 0x58 0x1026 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2167 0x400 0x58 0x1027 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x2168 0x400 0x58 0x1028 0x420>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x58 0x2169 0x400 0x58 0x1029 0x420>;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				qcom,iommu-vmid = <0x0a>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x58 0x1803 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x58 0x1804 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x58 0x1805 0x00>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
				shared-cb = <0x05>;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x102b 0x420 0x58 0x216b 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x102c 0x420 0x58 0x216c 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x102d 0x420 0x58 0x216d 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x58 0x102e 0x420 0x58 0x216e 0x400>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
				dma-coherent;
			};
		};

		mhi_qrtr_cnss {
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
			qcom,net-id = <0x00>;
			qcom,low-latency;
		};

		qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x2c 0x01 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x00>;
			phandle = <0xc1>;
		};

		qcom,spmi@c432000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg\0core\0chnls\0obsrvr\0intr";
			interrupts-extended = <0x2c 0x03 0x04>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <0x04>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			qcom,bus-id = <0x01>;
			depends-on-supply = <0xc1>;
			phandle = <0xc2>;
		};

		qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 0x60 0x221c8784 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x52>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <0x12>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			depends-on-supply = <0xc2>;
			phandle = <0x2fa>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm7325-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8350c-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pmr735a-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
				phandle = <0x2fb>;
			};

			qcom,pmg1110-debug@a {
				compatible = "qcom,spmi-pmic";
				reg = <0x0a 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg\0msm/adsp/charger_pd";
			depends-on-supply = <0x5b>;
			status = "disabled";

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				status = "disabled";
				phandle = <0x2fc>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				status = "disabled";
				phandle = <0x2fd>;
			};

			qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <0x01>;
				status = "disabled";
				phandle = <0x2fe>;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			status = "disabled";
		};

		qcom,ipa@3e00000 {
			compatible = "qcom,ipa";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base\0gsi-base";
			pas-ids = <0x0f>;
			firmware-names = "ipa_fws";
			memory-regions = <0xc3>;
			qcom,ipa-cfg-offset = <0x140000>;
			interrupts = <0x00 0x28e 0x04 0x00 0x1b0 0x04>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x16>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,platform-type = <0x01>;
			qcom,ee = <0x00>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-ulso-wa;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,rmnet-ll-enable;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-holb-monitor-poll-period = <0x05>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0x0a>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0x0a>;
			qcom,register-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,non-tn-collection-on-crash;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ipa-gen-rx-cmn-page-pool-sz-factor = <0x03>;
			qcom,ipa-gen-rx-cmn-temp-pool-sz-factor = <0x01>;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ulso-supported;
			qcom,ulso-ip-id-min-linux-val = <0x00>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-windows-val = <0x00>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,max_num_smmu_cb = <0x04>;
			clock-names = "core_clk";
			clocks = <0x37 0x16>;
			qcom,interconnect,num-cases = <0x05>;
			qcom,interconnect,num-paths = <0x03>;
			interconnects = <0x57 0x26 0x42 0x230 0x3f 0x03 0x3f 0x200 0x42 0x02 0x7a 0x210>;
			interconnect-names = "ipa_to_llcc\0llcc_to_ebi1\0appss_to_ipa";
			qcom,no-vote = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,svs2 = <0x00 0x00 0x00 0x1cfde0 0x00 0x12c00>;
			qcom,svs = <0x124f80 0x00 0x124f80 0x2ab980 0x00 0x249f0>;
			qcom,nominal = <0x249f00 0x00 0x249f00 0x53ec60 0x00 0x61a80>;
			qcom,turbo = <0x36ee80 0x00 0x36ee80 0x53ec60 0x00 0x61a80>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			qcom,scaling-exceptions;
			status = "disabled";
			phandle = <0x2ff>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xc4 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xc5 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x58 0x4a0 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x300>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x58 0x4a1 0x00>;
				qcom,iommu-dma = "atomic";
				phandle = <0x301>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x58 0x4a2 0x00>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x302>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0x58 0x4a3 0x00>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x303>;
			};
		};

		qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
			phandle = <0x304>;
		};

		qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0xc6 0x23 0xc6 0x23b 0xc7 0x0d 0x42 0x230 0x57 0x08 0x3f 0x200>;
			iommus = <0x58 0x523 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0xca>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x58 0x536 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04 0x00 0xf9 0x04 0x00 0xfa 0x04 0x00 0xfb 0x04 0x00 0xfc 0x04 0x00 0xfd 0x04 0x00 0xfe 0x04 0x00 0xff 0x04>;
			qcom,static-gpii-mask = <0x01>;
			qcom,gpii-mask = <0x7e>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0xcd>;
		};

		qcom,qup_uart@994000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x994000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25e 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x44 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xc8>;
			pinctrl-1 = <0xc9>;
			qcom,wrapper-core = <0xca>;
			status = "ok";
			phandle = <0x305>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x3a 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xcb>;
			pinctrl-1 = <0xcc>;
			dmas = <0xcd 0x00 0x00 0x03 0x40 0x02 0xcd 0x01 0x00 0x03 0x40 0x02>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x306>;
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x259 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x3a 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xce>;
			pinctrl-1 = <0xcf>;
			dmas = <0xcd 0x00 0x00 0x01 0x40 0x02 0xcd 0x01 0x00 0x01 0x40 0x02>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x307>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x3c 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd0>;
			pinctrl-1 = <0xd1>;
			dmas = <0xcd 0x00 0x01 0x03 0x40 0x00 0xcd 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x308>;
		};

		spi@984000 {
			compatible = "qcom,spi-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25a 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x3c 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd2>;
			pinctrl-1 = <0xd3>;
			dmas = <0xcd 0x00 0x01 0x01 0x40 0x00 0xcd 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x309>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x3e 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd4>;
			pinctrl-1 = <0xd5>;
			dmas = <0xcd 0x00 0x02 0x03 0x40 0x00 0xcd 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xca>;
			qcom,shared;
			status = "ok";
			phandle = <0x30a>;

			nq@64 {
				compatible = "rtc6226";
				reg = <0x64>;
				fmint-gpio = <0x25 0x7d 0x00>;
				vdd-supply = <0x2b>;
				rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
				rtc6226,vdd-load = <0x3a98>;
				vio-supply = <0x26>;
				rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
			};

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				phandle = <0x30b>;
			};
		};

		spi@988000 {
			compatible = "qcom,spi-geni";
			reg = <0x988000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x3e 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd6>;
			pinctrl-1 = <0xd7>;
			dmas = <0xcd 0x00 0x02 0x01 0x40 0x00 0xcd 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x30c>;
		};

		i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x40 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xd8>;
			pinctrl-1 = <0xd9>;
			dmas = <0xcd 0x00 0x03 0x03 0x40 0x00 0xcd 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x30d>;
		};

		spi@98c000 {
			compatible = "qcom,spi-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25c 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x40 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xda>;
			pinctrl-1 = <0xdb>;
			dmas = <0xcd 0x00 0x03 0x01 0x40 0x00 0xcd 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x30e>;
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x42 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xdc>;
			pinctrl-1 = <0xdd>;
			dmas = <0xcd 0x00 0x04 0x03 0x40 0x00 0xcd 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x30f>;
		};

		spi@990000 {
			compatible = "qcom,spi-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25d 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x42 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xde>;
			pinctrl-1 = <0xdf>;
			dmas = <0xcd 0x00 0x04 0x01 0x40 0x00 0xcd 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x310>;
		};

		i2c@998000 {
			compatible = "qcom,i2c-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x25f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x46 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe0>;
			pinctrl-1 = <0xe1>;
			dmas = <0xcd 0x00 0x06 0x03 0x40 0x00 0xcd 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x311>;
		};

		spi@998000 {
			compatible = "qcom,spi-geni";
			reg = <0x998000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x25f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x46 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xe2>;
			pinctrl-1 = <0xe3>;
			dmas = <0xcd 0x00 0x06 0x01 0x40 0x00 0xcd 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xca>;
			status = "disabled";
			phandle = <0x312>;
		};

		qcom,qup_uart@99c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x99c000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x01 0x00 0x260 0x04 0x25 0x1f 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x48 0x39 0x5c 0x39 0x5d>;
			pinctrl-names = "default\0active\0sleep\0shutdown";
			pinctrl-0 = <0xe4 0xe5 0xe6>;
			pinctrl-1 = <0xe7 0xe8 0xe9 0xea>;
			pinctrl-2 = <0xe7 0xe8 0xe9 0xeb>;
			pinctrl-3 = <0xe4 0xe5 0xe6>;
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xca>;
			status = "ok";
			phandle = <0x313>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x03>;
			interconnect-names = "qup-core\0snoc-llcc\0qup-ddr";
			interconnects = <0xc6 0x24 0xc6 0x23c 0xc7 0x0c 0x42 0x230 0x7d 0x09 0x3f 0x200>;
			iommus = <0x58 0x03 0x00>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
			phandle = <0xef>;
		};

		qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x05>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x58 0x16 0x00>;
			qcom,max-num-gpii = <0x0c>;
			interrupts = <0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x11b 0x04 0x00 0x11c 0x04 0x00 0x125 0x04 0x00 0x126 0x04 0x00 0x127 0x04 0x00 0x128 0x04 0x00 0x129 0x04 0x00 0x12a 0x04>;
			qcom,gpii-mask = <0x4f>;
			qcom,ev-factor = <0x02>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0xee>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x4c 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xec>;
			pinctrl-1 = <0xed>;
			dmas = <0xee 0x00 0x00 0x03 0x40 0x00 0xee 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x314>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x161 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x4c 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf0>;
			pinctrl-1 = <0xf1>;
			dmas = <0xee 0x00 0x00 0x01 0x40 0x00 0xee 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x315>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x4e 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf2>;
			pinctrl-1 = <0xf3>;
			dmas = <0xee 0x00 0x01 0x03 0x40 0x00 0xee 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x316>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x162 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x4e 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf4>;
			pinctrl-1 = <0xf5>;
			dmas = <0xee 0x00 0x01 0x01 0x40 0x00 0xee 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x317>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x50 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf6>;
			pinctrl-1 = <0xf7>;
			dmas = <0xee 0x00 0x02 0x03 0x40 0x00 0xee 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x318>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			reg = <0xa88000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x163 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x50 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xf8>;
			pinctrl-1 = <0xf9>;
			dmas = <0xee 0x00 0x02 0x01 0x40 0x00 0xee 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x319>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x54 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfa>;
			pinctrl-1 = <0xfb>;
			dmas = <0xee 0x00 0x04 0x03 0x40 0x00 0xee 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x31a>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x165 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x54 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfc>;
			pinctrl-1 = <0xfd>;
			dmas = <0xee 0x00 0x04 0x01 0x40 0x00 0xee 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x31b>;
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x166 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x56 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			dmas = <0xee 0x00 0x05 0x03 0x40 0x00 0xee 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x31c>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			reg = <0xa94000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x166 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x56 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x100>;
			pinctrl-1 = <0x101>;
			dmas = <0xee 0x00 0x05 0x01 0x40 0x00 0xee 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x31d>;
		};

		i2c@a98000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			interrupts = <0x00 0x16b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x58 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			dmas = <0xee 0x00 0x06 0x03 0x40 0x00 0xee 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x31e>;
		};

		spi@a98000 {
			compatible = "qcom,spi-geni";
			reg = <0xa98000 0x4000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "se_phys";
			interrupts = <0x00 0x16b 0x04>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x39 0x58 0x39 0x5e 0x39 0x5f>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x104>;
			pinctrl-1 = <0x105>;
			dmas = <0xee 0x00 0x06 0x01 0x40 0x00 0xee 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xef>;
			status = "disabled";
			phandle = <0x31f>;
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0x00>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x00>;
			phandle = <0x320>;

			link_list_0 {
				qcom,curr-link-list = <0x06>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0xc222004 0x01 0x00 0x00 0xc263014 0x01 0x00 0x00 0xc2630e0 0x01 0x00 0x00 0xc2630ec 0x01 0x00 0x00 0xc2630a0 0x10 0x00 0x00 0xc2630e8 0x01 0x00 0x00 0xc26313c 0x01 0x00 0x00 0xc223004 0x01 0x00 0x00 0xc265014 0x01 0x00 0x00 0xc2650e0 0x01 0x00 0x00 0xc2650ec 0x01 0x00 0x00 0xc2650a0 0x10 0x00 0x00 0xc2650e8 0x01 0x00 0x00 0xc26513c 0x01 0x00 0x00 0x1780005c 0x01 0x00 0x00 0x1781005c 0x01 0x00 0x00 0x1782005c 0x01 0x00 0x00 0x1783005c 0x01 0x00 0x00 0x1784005c 0x01 0x00 0x00 0x1785005c 0x01 0x00 0x00 0x1786005c 0x01 0x00 0x00 0x1787005c 0x01 0x00 0x00 0x1740003c 0x01 0x00 0x00 0x17600238 0x01 0x00 0x00 0x17600240 0x0b 0x00 0x00 0x17600530 0x01 0x00 0x00 0x1760051c 0x01 0x00 0x00 0x17600524 0x01 0x00 0x00 0x1760052c 0x01 0x00 0x00 0x17600518 0x01 0x00 0x00 0x17600520 0x01 0x00 0x00 0x17600528 0x01 0x00 0x00 0x17600404 0x03 0x00 0x00 0x1760041c 0x03 0x00 0x00 0x17600434 0x01 0x00 0x00 0x1760043c 0x02 0x00 0x00 0x17400438 0x01 0x00 0x00 0x17600044 0x01 0x00 0x00 0x17600500 0x01 0x00 0x00 0x17600504 0x05 0x00 0x00 0x17900908 0x01 0x00 0x00 0x17900c18 0x01 0x00 0x00 0x17901908 0x01 0x00 0x00 0x17901c18 0x01 0x00 0x00 0x17b90810 0x01 0x00 0x00 0x17b90c50 0x01 0x00 0x00 0x17b90814 0x01 0x00 0x00 0x17b90c54 0x01 0x00 0x00 0x17b90818 0x01 0x00 0x00 0x17b90c58 0x01 0x00 0x00 0x17b93a84 0x02 0x00 0x00 0x17ba0810 0x01 0x00 0x00 0x17ba0c50 0x01 0x00 0x00 0x17ba0814 0x01 0x00 0x00 0x17ba0c54 0x01 0x00 0x00 0x17ba0818 0x01 0x00 0x00 0x17ba0c58 0x01 0x00 0x00 0x17ba3a84 0x02 0x00 0x00 0x17b93500 0x50 0x00 0x00 0x17ba3500 0x50 0x00 0x00 0x17a80000 0x10 0x00 0x00 0x17a82000 0x10 0x00 0x00 0x17a84000 0x10 0x00 0x00 0x17a86000 0x10 0x00 0x00 0x17aa0000 0x2c 0x00 0x00 0x17aa00fc 0x10 0x00 0x00 0x17aa0200 0x02 0x00 0x00 0x17aa0300 0x01 0x00 0x00 0x17aa0400 0x01 0x00 0x00 0x17aa0500 0x01 0x00 0x00 0x17aa0600 0x01 0x00 0x00 0x17aa0700 0x05 0x00 0x01 0x17a80000 0x8007 0x00 0x00 0x17a80000 0x01 0x00 0x01 0x17a80024 0x00 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x80 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0xc0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x100 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x140 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x180 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x1c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x200 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x240 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x280 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x2c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x300 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x340 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x380 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x3c0 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80024 0x4000 0x00 0x00 0x17a80024 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x01 0x17a80020 0x00 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a80020 0x40 0x00 0x00 0x17a80020 0x01 0x00 0x00 0x17a80038 0x01 0x00 0x01 0x17a82000 0x8007 0x00 0x00 0x17a82000 0x01 0x00 0x01 0x17a82024 0x00 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x80 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0xc0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x100 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x140 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x180 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x1c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x200 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x240 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x280 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x2c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x300 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x340 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x380 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x3c0 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82024 0x4000 0x00 0x00 0x17a82024 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x01 0x17a82020 0x00 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a82020 0x40 0x00 0x00 0x17a82020 0x01 0x00 0x00 0x17a82038 0x01 0x00 0x01 0x17a84000 0x8007 0x00 0x00 0x17a84000 0x01 0x00 0x01 0x17a84024 0x00 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x80 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0xc0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x100 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x140 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x180 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x1c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x200 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x240 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x280 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x2c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x300 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x340 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x380 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x3c0 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84024 0x4000 0x00 0x00 0x17a84024 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x01 0x17a84020 0x00 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a84020 0x40 0x00 0x00 0x17a84020 0x01 0x00 0x00 0x17a84038 0x01 0x00 0x01 0x17a86000 0x8007 0x00 0x00 0x17a86000 0x01 0x00 0x01 0x17a86024 0x00 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x80 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0xc0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x100 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x140 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x180 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x1c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x200 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x240 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x280 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x2c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x300 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x340 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x380 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x3c0 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86024 0x4000 0x00 0x00 0x17a86024 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x01 0x17a86020 0x00 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x01 0x17a86020 0x40 0x00 0x00 0x17a86020 0x01 0x00 0x00 0x17a86038 0x01 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x17b00000 0x01 0x00 0x00 0x17a94030 0x01 0x00 0x00 0x17a9408c 0x01 0x00 0x01 0x17a9409c 0x78 0x00 0x01 0x17a9409c 0x00 0x00 0x01 0x17a94048 0x01 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x01 0x17a94048 0x1d 0x00 0x01 0x17a94090 0x00 0x00 0x01 0x17a94090 0x25 0x00 0x00 0x17a94098 0x01 0x00 0x00 0x17a90030 0x01 0x00 0x00 0x17a9008c 0x01 0x00 0x01 0x17a9009c 0x78 0x00 0x01 0x17a9009c 0x00 0x00 0x01 0x17a90048 0x01 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x01 0x17a90048 0x1d 0x00 0x01 0x17a90090 0x00 0x00 0x01 0x17a90090 0x25 0x00 0x00 0x17a90098 0x01 0x00 0x00 0x17a92030 0x01 0x00 0x00 0x17a9208c 0x01 0x00 0x01 0x17a9209c 0x78 0x00 0x01 0x17a9209c 0x00 0x00 0x01 0x17a92048 0x01 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x01 0x17a92048 0x1d 0x00 0x01 0x17a92090 0x00 0x00 0x01 0x17a92090 0x25 0x00 0x00 0x17a92098 0x01 0x00 0x00 0x17a96030 0x01 0x00 0x00 0x17a9608c 0x01 0x00 0x01 0x17a9609c 0x78 0x00 0x01 0x17a9609c 0x00 0x00 0x01 0x17a96048 0x01 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x01 0x17a96048 0x1d 0x00 0x01 0x17a96090 0x00 0x00 0x01 0x17a96090 0x25 0x00 0x00 0x17a96098 0x01 0x00 0x00 0x17d98020 0x01 0x00 0x00 0x13822000 0x01 0x00 0x00 0x221c21c4 0x01 0x00 0x00 0x1fc8000 0x01 0x00 0x00 0x17400038 0x01 0x00 0x00 0x17d91020 0x01 0x00 0x00 0x17d92020 0x01 0x00 0x00 0x17d93020 0x01 0x00 0x00 0x17d90020 0x01 0x00 0x00 0x17d9134c 0x01 0x00 0x00 0x17d9234c 0x01 0x00 0x00 0x17d9334c 0x01 0x00 0x00 0x17d9034c 0x01 0x00 0x00 0x17d91300 0x01 0x00 0x00 0x17d92300 0x01 0x00 0x00 0x17d93300 0x01 0x00 0x00 0x17d90300 0x01 0x00 0x00 0x191b0040 0x01 0x00 0x00 0x191b0048 0x01 0x00 0x00 0x19180010 0x01 0x00 0x00 0x19180020 0x06 0x00 0x00 0x19181010 0x01 0x00 0x00 0x19181020 0x06 0x00 0x00 0x19100010 0x01 0x00 0x00 0x19100020 0x06 0x00 0x00 0x19140010 0x01 0x00 0x00 0x19140020 0x06 0x00 0x00 0x19180410 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x19180438 0x01 0x00 0x00 0x19180430 0x02 0x00 0x00 0x19180430 0x02 0x00 0x00 0x19180430 0x02 0x00 0x00 0x19180430 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19180408 0x02 0x00 0x00 0x19181410 0x01 0x00 0x02 0x10 0x00 0x00 0x00 0x19181438 0x01 0x00 0x00 0x19181430 0x02 0x00 0x00 0x19181430 0x02 0x00 0x00 0x19181430 0x02 0x00 0x00 0x19181430 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19181408 0x02 0x00 0x00 0x19100410 0x01 0x00 0x02 0x40 0x00 0x00 0x00 0x19100438 0x01 0x00 0x00 0x19100430 0x02 0x00 0x00 0x19100430 0x02 0x00 0x00 0x19100430 0x02 0x00 0x00 0x19100430 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19100408 0x02 0x00 0x00 0x19140410 0x01 0x00 0x02 0x40 0x00 0x00 0x00 0x19140438 0x01 0x00 0x00 0x19140430 0x02 0x00 0x00 0x19140430 0x02 0x00 0x00 0x19140430 0x02 0x00 0x00 0x19140430 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x19140408 0x02 0x00 0x00 0x19191018 0x01 0x00 0x00 0x19191008 0x01 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x19191010 0x02 0x00 0x00 0x1914d018 0x01 0x00 0x00 0x1914d008 0x01 0x00 0x00 0x1914d010 0x02 0x00 0x00 0x1914d010 0x02 0x00 0x00 0x1914d010 0x02 0x00 0x00 0x1914d010 0x02 0x00 0x00 0x1914d010 0x02 0x00 0x00 0x1910d018 0x01 0x00 0x00 0x1910d008 0x01 0x00 0x00 0x1910d010 0x02 0x00 0x00 0x1910d010 0x02 0x00 0x00 0x1910d010 0x02 0x00 0x00 0x1910d010 0x02 0x00 0x00 0x1910d010 0x02 0x00 0x00 0x19190018 0x01 0x00 0x00 0x19190008 0x01 0x00 0x00 0x19190010 0x02 0x00 0x00 0x19190010 0x02 0x00 0x00 0x19190010 0x02 0x00 0x00 0x1914c018 0x01 0x00 0x00 0x1914c008 0x01 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1914c010 0x02 0x00 0x00 0x1910c018 0x01 0x00 0x00 0x1910c008 0x01 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x1910c010 0x02 0x00 0x00 0x19121010 0x01 0x00 0x00 0x19123010 0x01 0x00 0x00 0x191a1010 0x01 0x00 0x00 0x191a4010 0x01 0x00 0x00 0x191a5010 0x01 0x00 0x00 0x191a0010 0x01 0x00 0x00 0x19160010 0x01 0x00 0x00 0x19120010 0x01 0x00 0x00 0x191a6010 0x01 0x00 0x00 0x19122010 0x01 0x00 0x00 0x191a2010 0x01 0x00 0x00 0x191a3010 0x01 0x00 0x00 0x19161010 0x01 0x00 0x00 0x19162010 0x01 0x00 0x00 0x19163010 0x01 0x00 0x00 0x3d0201c 0x01 0x00 0x00 0x3d00000 0x01 0x00 0x00 0x3d00008 0x01 0x00 0x00 0x3d00044 0x01 0x00 0x00 0x3d00058 0x06 0x00 0x00 0x3d0007c 0x14 0x00 0x00 0x3d000e0 0x05 0x00 0x00 0x3d00108 0x01 0x00 0x00 0x3d00110 0x01 0x00 0x00 0x3d0011c 0x01 0x00 0x00 0x3d00124 0x02 0x00 0x00 0x3d00140 0x01 0x00 0x00 0x3d00158 0x01 0x00 0x00 0x3d002b4 0x02 0x00 0x00 0x3d002c0 0x01 0x00 0x00 0x3d002d0 0x01 0x00 0x00 0x3d002e0 0x01 0x00 0x00 0x3d002f0 0x01 0x00 0x00 0x3d00300 0x01 0x00 0x00 0x3d00310 0x01 0x00 0x00 0x3d00320 0x01 0x00 0x00 0x3d00330 0x01 0x00 0x00 0x3d00340 0x01 0x00 0x00 0x3d00350 0x01 0x00 0x00 0x3d00360 0x01 0x00 0x00 0x3d00370 0x01 0x00 0x00 0x3d00380 0x01 0x00 0x00 0x3d00390 0x01 0x00 0x00 0x3d003a0 0x01 0x00 0x00 0x3d003b0 0x01 0x00 0x00 0x3d003c0 0x01 0x00 0x00 0x3d003d0 0x01 0x00 0x00 0x3d003e0 0x01 0x00 0x00 0x3d00400 0x01 0x00 0x00 0x3d00410 0x08 0x00 0x00 0x3d0043c 0x0f 0x00 0x00 0x3d00800 0x0e 0x00 0x00 0x3d00840 0x04 0x00 0x00 0x3d00854 0x29 0x00 0x00 0x3d01444 0x01 0x00 0x00 0x3d014d4 0x01 0x00 0x00 0x3d017f0 0x04 0x00 0x00 0x3d99800 0x08 0x00 0x00 0x3d99828 0x01 0x00 0x00 0x3d9983c 0x01 0x00 0x00 0x3d998ac 0x01 0x00 0x00 0x18101c 0x02 0x00 0x00 0x3d94000 0x02 0x00 0x00 0x3d95000 0x04 0x00 0x00 0x3d96000 0x04 0x00 0x00 0x3d97000 0x04 0x00 0x00 0x3d98000 0x04 0x00 0x00 0x3d99000 0x06 0x00 0x00 0x3d99050 0x0a 0x00 0x00 0x3d990a8 0x02 0x00 0x00 0x3d990b8 0x03 0x00 0x00 0x3d990c8 0x01 0x00 0x00 0x3d99104 0x08 0x00 0x00 0x3d99130 0x02 0x00 0x00 0x3d9913c 0x07 0x00 0x00 0x3d99198 0x03 0x00 0x00 0x3d991e0 0x03 0x00 0x00 0x3d99224 0x02 0x00 0x00 0x3d99280 0x04 0x00 0x00 0x3d992cc 0x03 0x00 0x00 0x3d99314 0x03 0x00 0x00 0x3d99358 0x03 0x00 0x00 0x3d993a0 0x02 0x00 0x00 0x3d993e4 0x04 0x00 0x00 0x3d9942c 0x02 0x00 0x00 0x3d99470 0x03 0x00 0x00 0x3d99500 0x04 0x00 0x00 0x3d99528 0x27 0x00 0x00 0x3d90000 0x0f 0x00 0x00 0x3d91000 0x0f 0x00 0x00 0x3de0000 0x15 0x00 0x00 0x3de00d0 0x01 0x00 0x00 0x3de00d8 0x01 0x00 0x00 0x3de0100 0x03 0x00 0x00 0x3de0200 0x05 0x00 0x00 0x3de0400 0x03 0x00 0x00 0x3de0450 0x01 0x00 0x00 0x3de0460 0x02 0x00 0x00 0x3de0490 0x0b 0x00 0x00 0x3de0500 0x01 0x00 0x00 0x3de0600 0x01 0x00 0x00 0x3de0d00 0x02 0x00 0x00 0x3de0d10 0x04 0x00 0x00 0x3de0d30 0x05 0x00 0x00 0x3de3d44 0x01 0x00 0x00 0x3de3d4c 0x02 0x00 0x00 0x3d8ec0c 0x01 0x00 0x00 0x3d8ec14 0x02 0x00 0x00 0x3d8ec30 0x03 0x00 0x00 0x3d8ec40 0x04 0x00 0x00 0x3d8ec54 0x01 0x00 0x00 0x3d8eca0 0x01 0x00 0x00 0x3d8ecc0 0x01 0x00 0x00 0x3d7d018 0x03 0x00 0x00 0x3d7e440 0x02 0x00 0x00 0x3d7e480 0x02 0x00 0x00 0x3d7e490 0x02 0x00 0x00 0x3d7e4a0 0x02 0x00 0x00 0x3d7e4b0 0x02 0x00 0x00 0x3d7e5c0 0x0a 0x00 0x00 0x3d7e648 0x02 0x00 0x00 0x3d7e658 0x09 0x00 0x00 0x3d7e7c0 0x02 0x00 0x00 0x17800010 0x01 0x00 0x00 0x17800024 0x01 0x00 0x00 0x17800038 0x06 0x00 0x00 0x17800058 0x04 0x00 0x00 0x1780006c 0x01 0x00 0x00 0x178000f0 0x02 0x00 0x00 0x17810010 0x01 0x00 0x00 0x17810024 0x01 0x00 0x00 0x17810038 0x06 0x00 0x00 0x17810058 0x04 0x00 0x00 0x1781006c 0x01 0x00 0x00 0x178100f0 0x02 0x00 0x00 0x17820010 0x01 0x00 0x00 0x17820024 0x01 0x00 0x00 0x17820038 0x06 0x00 0x00 0x17820058 0x04 0x00 0x00 0x178200f0 0x02 0x00 0x00 0x17830010 0x01 0x00 0x00 0x17830024 0x01 0x00 0x00 0x17830038 0x06 0x00 0x00 0x17830058 0x04 0x00 0x00 0x178300f0 0x02 0x00 0x00 0x17840010 0x01 0x00 0x00 0x17840024 0x01 0x00 0x00 0x17840038 0x06 0x00 0x00 0x17840058 0x04 0x00 0x00 0x178400f0 0x02 0x00 0x00 0x17850010 0x01 0x00 0x00 0x17850024 0x01 0x00 0x00 0x17850038 0x06 0x00 0x00 0x17850058 0x04 0x00 0x00 0x178500f0 0x02 0x00 0x00 0x17860010 0x01 0x00 0x00 0x17860024 0x01 0x00 0x00 0x17860038 0x06 0x00 0x00 0x17860058 0x04 0x00 0x00 0x178600f0 0x02 0x00 0x00 0x17870010 0x01 0x00 0x00 0x17870024 0x01 0x00 0x00 0x17870038 0x06 0x00 0x00 0x17870058 0x04 0x00 0x00 0x178700f0 0x02 0x00 0x00 0x178a0010 0x01 0x00 0x00 0x178a0024 0x01 0x00 0x00 0x178a0038 0x06 0x00 0x00 0x178a006c 0x05 0x00 0x00 0x178a0084 0x01 0x00 0x00 0x178a00f4 0x05 0x00 0x00 0x178a0118 0x09 0x00 0x00 0x178a0158 0x05 0x00 0x00 0x178a0170 0x02 0x00 0x00 0x178a0188 0x05 0x00 0x00 0x178a01ac 0x06 0x00 0x00 0x178a01c8 0x01 0x00 0x00 0x17880010 0x01 0x00 0x00 0x17880024 0x01 0x00 0x00 0x17880038 0x06 0x00 0x00 0x17890010 0x01 0x00 0x00 0x17890024 0x01 0x00 0x00 0x17890038 0x06 0x00 0x00 0x178a0204 0x01 0x00 0x00 0x178a0244 0x01 0x00 0x00 0x17e30000 0x01 0x00 0x00 0x17e30008 0x01 0x00 0x00 0x17e30010 0x01 0x00 0x00 0x17e80000 0x01 0x00 0x00 0x17e80008 0x01 0x00 0x00 0x17e80010 0x01 0x00 0x00 0x17f80000 0x01 0x00 0x00 0x17f80008 0x01 0x00 0x00 0x17f80010 0x01 0x00 0x00 0x18080000 0x01 0x00 0x00 0x18080008 0x01 0x00 0x00 0x18080010 0x01 0x00 0x00 0x18180000 0x01 0x00 0x00 0x18180008 0x01 0x00 0x00 0x18180010 0x01 0x00 0x00 0x18280000 0x01 0x00 0x00 0x18280008 0x01 0x00 0x00 0x18280010 0x01 0x00 0x00 0x18380000 0x01 0x00 0x00 0x18380008 0x01 0x00 0x00 0x18380010 0x01 0x00 0x00 0x18480000 0x01 0x00 0x00 0x18480008 0x01 0x00 0x00 0x18480010 0x01 0x00 0x00 0x18580000 0x01 0x00 0x00 0x18580008 0x01 0x00 0x00 0x18580010 0x01 0x00 0x00 0x19080024 0x01 0x00 0x00 0x1908002c 0x01 0x00 0x00 0x19080034 0x01 0x00 0x00 0x1908003c 0x01 0x00 0x00 0x19080044 0x01 0x00 0x00 0x1908004c 0x01 0x00 0x00 0x19080058 0x02 0x00 0x00 0x190800c8 0x01 0x00 0x00 0x190800d4 0x01 0x00 0x00 0x190800e0 0x01 0x00 0x00 0x19080144 0x01 0x00 0x00 0x1908014c 0x01 0x00 0x00 0x19080174 0x01 0x00 0x00 0x1908017c 0x01 0x00 0x00 0x19080184 0x01 0x00 0x00 0x1908018c 0x01 0x00 0x00 0x19080194 0x01 0x00 0x00 0x1908019c 0x01 0x00 0x00 0x190801a4 0x01 0x00 0x00 0x190801ac 0x03 0x00 0x00 0x190a9168 0x02 0x00 0x00 0x190a9178 0x02 0x00 0x00 0x190a9188 0x02 0x00 0x00 0x190a9198 0x02 0x00 0x00 0x190a91c8 0x01 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x190a80e4 0x02 0x00 0x00 0x190a80f8 0x01 0x00 0x00 0x190a80f8 0x05 0x00 0x00 0x190a8150 0x02 0x00 0x00 0x190a8164 0x02 0x00 0x00 0x190a8174 0x04 0x00 0x00 0x190a819c 0x01 0x00 0x00 0x190a81cc 0x01 0x00 0x00 0x190a8498 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a8804 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a880c 0x01 0x00 0x00 0x190a8834 0x01 0x00 0x00 0x190a8840 0x02 0x00 0x00 0x190a8850 0x02 0x00 0x00 0x190a8860 0x01 0x00 0x00 0x190a8860 0x02 0x00 0x00 0x190a8864 0x02 0x00 0x00 0x190a8868 0x01 0x00 0x00 0x190a8878 0x01 0x00 0x00 0x190a888c 0x01 0x00 0x00 0x190a8900 0x01 0x00 0x00 0x190a9134 0x02 0x00 0x00 0x190a9198 0x02 0x00 0x00 0x190a91c4 0x02 0x00 0x00 0x190aa034 0x03 0x00 0x00 0x190aa044 0x01 0x00 0x00 0x190aa04c 0x01 0x00 0x00 0x190a8884 0x01 0x00 0x00 0x190a9140 0x01 0x00 0x00 0x190a0008 0x02 0x00 0x00 0x190a1008 0x02 0x00 0x00 0x19220344 0x09 0x00 0x00 0x19220370 0x07 0x00 0x00 0x19220480 0x01 0x00 0x00 0x19222400 0x1a 0x00 0x00 0x19222470 0x05 0x00 0x00 0x1922320c 0x01 0x00 0x00 0x19223214 0x02 0x00 0x00 0x19223220 0x04 0x00 0x00 0x19223308 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x19223318 0x01 0x00 0x00 0x1922358c 0x01 0x00 0x00 0x19234010 0x01 0x00 0x00 0x1923801c 0x08 0x00 0x00 0x19238050 0x01 0x00 0x00 0x19238100 0x01 0x00 0x00 0x19238100 0x07 0x00 0x00 0x1923c004 0x01 0x00 0x00 0x1923c014 0x01 0x00 0x00 0x1923c020 0x01 0x00 0x00 0x1923c030 0x01 0x00 0x00 0x1923c05c 0x03 0x00 0x00 0x1923c074 0x01 0x00 0x00 0x1923c088 0x01 0x00 0x00 0x1923c0a0 0x01 0x00 0x00 0x1923c0b0 0x01 0x00 0x00 0x1923c0c0 0x01 0x00 0x00 0x1923c0d0 0x01 0x00 0x00 0x1923c0e0 0x01 0x00 0x00 0x1923c0f0 0x01 0x00 0x00 0x1923c100 0x01 0x00 0x00 0x1923d064 0x01 0x00 0x00 0x19240008 0x06 0x00 0x00 0x19240028 0x01 0x00 0x00 0x1924203c 0x03 0x00 0x00 0x19242044 0x02 0x00 0x00 0x19242048 0x02 0x00 0x00 0x1924204c 0x0a 0x00 0x00 0x1924208c 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x192420b0 0x01 0x00 0x00 0x192420b8 0x03 0x00 0x00 0x192420f4 0x01 0x00 0x00 0x192420fc 0x03 0x00 0x00 0x19242104 0x05 0x00 0x00 0x19242114 0x01 0x00 0x00 0x19242324 0x0e 0x00 0x00 0x19242410 0x01 0x00 0x00 0x192430a8 0x01 0x00 0x00 0x19248004 0x07 0x00 0x00 0x19248024 0x01 0x00 0x00 0x19248040 0x01 0x00 0x00 0x19248048 0x01 0x00 0x00 0x19249064 0x01 0x00 0x00 0x1924c000 0x01 0x00 0x00 0x1924c030 0x01 0x00 0x00 0x1924c030 0x03 0x00 0x00 0x1924c040 0x03 0x00 0x00 0x1924c054 0x02 0x00 0x00 0x1924c078 0x01 0x00 0x00 0x1924c108 0x01 0x00 0x00 0x1924c110 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19250020 0x01 0x00 0x00 0x19251054 0x01 0x00 0x00 0x19252014 0x03 0x00 0x00 0x19252028 0x01 0x00 0x00 0x19252028 0x11 0x00 0x00 0x19252070 0x08 0x00 0x00 0x19252098 0x01 0x00 0x00 0x192520a0 0x01 0x00 0x00 0x192520b4 0x01 0x00 0x00 0x192520c0 0x01 0x00 0x00 0x192520d0 0x03 0x00 0x00 0x192520f4 0x0a 0x00 0x00 0x19252120 0x0c 0x00 0x00 0x1925802c 0x01 0x00 0x00 0x1925809c 0x02 0x00 0x00 0x192580a8 0x03 0x00 0x00 0x192580b8 0x01 0x00 0x00 0x192580c0 0x07 0x00 0x00 0x192580e0 0x01 0x00 0x00 0x192580e8 0x01 0x00 0x00 0x192580f0 0x01 0x00 0x00 0x192580f8 0x01 0x00 0x00 0x19258100 0x01 0x00 0x00 0x19258108 0x01 0x00 0x00 0x19258110 0x01 0x00 0x00 0x19258118 0x01 0x00 0x00 0x19258120 0x01 0x00 0x00 0x19258128 0x01 0x00 0x00 0x19258210 0x03 0x00 0x00 0x19259010 0x01 0x00 0x00 0x19259070 0x01 0x00 0x00 0x1925b004 0x01 0x00 0x00 0x1926004c 0x01 0x00 0x00 0x1926004c 0x02 0x00 0x00 0x19260050 0x02 0x00 0x00 0x19260054 0x02 0x00 0x00 0x19260058 0x02 0x00 0x00 0x1926005c 0x02 0x00 0x00 0x19260060 0x02 0x00 0x00 0x19260064 0x02 0x00 0x00 0x19260068 0x03 0x00 0x00 0x19260078 0x01 0x00 0x00 0x1926020c 0x01 0x00 0x00 0x19260214 0x01 0x00 0x00 0x19261084 0x01 0x00 0x00 0x19262020 0x01 0x00 0x00 0x19263020 0x01 0x00 0x00 0x19264020 0x01 0x00 0x00 0x19265020 0x01 0x00 0x00 0x19320344 0x02 0x00 0x00 0x19320348 0x08 0x00 0x00 0x19320370 0x07 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19320480 0x01 0x00 0x00 0x19322400 0x01 0x00 0x00 0x19322400 0x1a 0x00 0x00 0x19322470 0x05 0x00 0x00 0x1932320c 0x01 0x00 0x00 0x19323214 0x02 0x00 0x00 0x19323220 0x01 0x00 0x00 0x19323220 0x02 0x00 0x00 0x19323224 0x02 0x00 0x00 0x19323228 0x02 0x00 0x00 0x1932322c 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323308 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x19323318 0x01 0x00 0x00 0x1932358c 0x01 0x00 0x00 0x19334010 0x01 0x00 0x00 0x1933801c 0x08 0x00 0x00 0x19338050 0x01 0x00 0x00 0x19338100 0x01 0x00 0x00 0x19338100 0x07 0x00 0x00 0x1933c004 0x01 0x00 0x00 0x1933c014 0x01 0x00 0x00 0x1933c020 0x01 0x00 0x00 0x1933c030 0x01 0x00 0x00 0x1933c05c 0x03 0x00 0x00 0x1933c074 0x01 0x00 0x00 0x1933c088 0x01 0x00 0x00 0x1933c0a0 0x01 0x00 0x00 0x1933c0b0 0x01 0x00 0x00 0x1933c0c0 0x01 0x00 0x00 0x1933c0d0 0x01 0x00 0x00 0x1933c0e0 0x01 0x00 0x00 0x1933c0f0 0x01 0x00 0x00 0x1933c100 0x01 0x00 0x00 0x1933d064 0x01 0x00 0x00 0x19340008 0x06 0x00 0x00 0x19340028 0x01 0x00 0x00 0x1934203c 0x03 0x00 0x00 0x19342044 0x02 0x00 0x00 0x19342048 0x02 0x00 0x00 0x1934204c 0x0a 0x00 0x00 0x1934208c 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x193420b0 0x01 0x00 0x00 0x193420b8 0x03 0x00 0x00 0x193420f4 0x01 0x00 0x00 0x193420fc 0x03 0x00 0x00 0x19342104 0x05 0x00 0x00 0x19342114 0x01 0x00 0x00 0x19342324 0x0e 0x00 0x00 0x19342410 0x01 0x00 0x00 0x193430a8 0x01 0x00 0x00 0x19348004 0x01 0x00 0x00 0x19348004 0x02 0x00 0x00 0x19348008 0x02 0x00 0x00 0x1934800c 0x02 0x00 0x00 0x19348010 0x04 0x00 0x00 0x19348024 0x01 0x00 0x00 0x19348040 0x01 0x00 0x00 0x19348048 0x01 0x00 0x00 0x19349064 0x01 0x00 0x00 0x1934c000 0x01 0x00 0x00 0x1934c030 0x01 0x00 0x00 0x1934c030 0x03 0x00 0x00 0x1934c040 0x03 0x00 0x00 0x1934c054 0x02 0x00 0x00 0x1934c078 0x01 0x00 0x00 0x1934c108 0x01 0x00 0x00 0x1934c110 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19350020 0x01 0x00 0x00 0x19351054 0x01 0x00 0x00 0x19352014 0x03 0x00 0x00 0x19352028 0x01 0x00 0x00 0x19352028 0x11 0x00 0x00 0x19352070 0x08 0x00 0x00 0x19352098 0x01 0x00 0x00 0x193520a0 0x01 0x00 0x00 0x193520b4 0x01 0x00 0x00 0x193520c0 0x01 0x00 0x00 0x193520d0 0x03 0x00 0x00 0x193520f4 0x0a 0x00 0x00 0x19352120 0x0c 0x00 0x00 0x1935802c 0x01 0x00 0x00 0x1935802c 0x01 0x00 0x00 0x1935809c 0x01 0x00 0x00 0x1935809c 0x02 0x00 0x00 0x193580a8 0x03 0x00 0x00 0x193580b8 0x01 0x00 0x00 0x193580c0 0x07 0x00 0x00 0x193580e0 0x01 0x00 0x00 0x193580e8 0x01 0x00 0x00 0x193580f0 0x01 0x00 0x00 0x193580f8 0x01 0x00 0x00 0x193580a0 0x01 0x00 0x00 0x193580a8 0x03 0x00 0x00 0x193580b8 0x01 0x00 0x00 0x193580c0 0x07 0x00 0x00 0x193580e0 0x01 0x00 0x00 0x193580e8 0x01 0x00 0x00 0x193580f0 0x01 0x00 0x00 0x193580f8 0x01 0x00 0x00 0x19358100 0x01 0x00 0x00 0x19358100 0x01 0x00 0x00 0x19358108 0x01 0x00 0x00 0x19358108 0x01 0x00 0x00 0x19358110 0x01 0x00 0x00 0x19358110 0x01 0x00 0x00 0x19358118 0x01 0x00 0x00 0x19358118 0x01 0x00 0x00 0x19358120 0x01 0x00 0x00 0x19358120 0x01 0x00 0x00 0x19358128 0x01 0x00 0x00 0x19358128 0x01 0x00 0x00 0x19358210 0x01 0x00 0x00 0x19358210 0x02 0x00 0x00 0x19358214 0x02 0x00 0x00 0x19358218 0x01 0x00 0x00 0x19359010 0x01 0x00 0x00 0x19359010 0x01 0x00 0x00 0x19359070 0x01 0x00 0x00 0x19359070 0x01 0x00 0x00 0x1935b004 0x01 0x00 0x00 0x1935b004 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x1936004c 0x01 0x00 0x00 0x1936004c 0x02 0x00 0x00 0x19360050 0x01 0x00 0x00 0x19360050 0x02 0x00 0x00 0x19360054 0x01 0x00 0x00 0x19360054 0x02 0x00 0x00 0x19360058 0x01 0x00 0x00 0x19360058 0x02 0x00 0x00 0x1936005c 0x01 0x00 0x00 0x1936005c 0x02 0x00 0x00 0x19360060 0x01 0x00 0x00 0x19360060 0x02 0x00 0x00 0x19360064 0x01 0x00 0x00 0x19360064 0x02 0x00 0x00 0x19360068 0x01 0x00 0x00 0x19360068 0x03 0x00 0x00 0x19360078 0x01 0x00 0x00 0x1936020c 0x01 0x00 0x00 0x19360214 0x01 0x00 0x00 0x19361084 0x01 0x00 0x00 0x19362020 0x01 0x00 0x00 0x19363020 0x01 0x00 0x00 0x19364020 0x01 0x00 0x00 0x19365020 0x01 0x00 0x00 0x192c5cac 0x03 0x00 0x00 0x192c0080 0x01 0x00 0x00 0x192c0310 0x01 0x00 0x00 0x192c0400 0x02 0x00 0x00 0x192c0410 0x06 0x00 0x00 0x192c0430 0x01 0x00 0x00 0x192c0440 0x01 0x00 0x00 0x192c0448 0x01 0x00 0x00 0x192c04a0 0x01 0x00 0x00 0x192c04b0 0x04 0x00 0x00 0x192c04d0 0x02 0x00 0x00 0x192c1400 0x01 0x00 0x00 0x192c1408 0x01 0x00 0x00 0x192c2400 0x02 0x00 0x00 0x192c2438 0x02 0x00 0x00 0x192c2454 0x01 0x00 0x00 0x192c3400 0x04 0x00 0x00 0x192c3418 0x03 0x00 0x00 0x192c4700 0x01 0x00 0x00 0x192c53b0 0x01 0x00 0x00 0x192c5804 0x01 0x00 0x00 0x192c590c 0x01 0x00 0x00 0x192c5a14 0x01 0x00 0x00 0x192c5c0c 0x01 0x00 0x00 0x192c5c18 0x02 0x00 0x00 0x192c5c2c 0x02 0x00 0x00 0x192c5c38 0x01 0x00 0x00 0x192c5c4c 0x01 0x00 0x00 0x192c5ca4 0x01 0x00 0x00 0x192c5cac 0x03 0x00 0x00 0x192c6400 0x01 0x00 0x00 0x192c6418 0x02 0x00 0x00 0x192c9100 0x01 0x00 0x00 0x192c9110 0x01 0x00 0x00 0x192c9120 0x01 0x00 0x00 0x192c9180 0x01 0x00 0x00 0x192c9180 0x02 0x00 0x00 0x192c9184 0x01 0x00 0x00 0x192c91a0 0x01 0x00 0x00 0x192c91b0 0x01 0x00 0x00 0x192c91c0 0x02 0x00 0x00 0x192c91e0 0x01 0x00 0x00 0x193c5cac 0x03 0x00 0x00 0x193c0080 0x01 0x00 0x00 0x193c0310 0x01 0x00 0x00 0x193c0400 0x02 0x00 0x00 0x193c0410 0x06 0x00 0x00 0x193c0430 0x01 0x00 0x00 0x193c0440 0x01 0x00 0x00 0x193c0448 0x01 0x00 0x00 0x193c04a0 0x01 0x00 0x00 0x193c04b0 0x04 0x00 0x00 0x193c04d0 0x02 0x00 0x00 0x193c1400 0x01 0x00 0x00 0x193c1408 0x01 0x00 0x00 0x193c2400 0x02 0x00 0x00 0x193c2438 0x02 0x00 0x00 0x193c2454 0x01 0x00 0x00 0x193c3400 0x04 0x00 0x00 0x193c3418 0x03 0x00 0x00 0x193c4700 0x01 0x00 0x00 0x193c53b0 0x01 0x00 0x00 0x193c5804 0x01 0x00 0x00 0x193c590c 0x01 0x00 0x00 0x193c5a14 0x01 0x00 0x00 0x193c5c0c 0x01 0x00 0x00 0x193c5c18 0x02 0x00 0x00 0x193c5c2c 0x02 0x00 0x00 0x193c5c38 0x01 0x00 0x00 0x193c5c4c 0x01 0x00 0x00 0x193c5ca4 0x01 0x00 0x00 0x193c5cac 0x03 0x00 0x00 0x193c6400 0x01 0x00 0x00 0x193c6418 0x02 0x00 0x00 0x193c9100 0x01 0x00 0x00 0x193c9110 0x01 0x00 0x00 0x193c9120 0x01 0x00 0x00 0x193c9180 0x01 0x00 0x00 0x193c9180 0x02 0x00 0x00 0x193c9184 0x01 0x00 0x00 0x193c91a0 0x01 0x00 0x00 0x193c91b0 0x01 0x00 0x00 0x193c91c0 0x02 0x00 0x00 0x193c91e0 0x01 0x00 0x00 0x192c1420 0x01 0x00 0x00 0x192c1430 0x01 0x00 0x00 0x193c1420 0x01 0x00 0x00 0x193c1430 0x01 0x00 0x00 0x190ba280 0x01 0x00 0x00 0x190ba288 0x08 0x00 0x00 0x192e0610 0x04 0x00 0x00 0x192e0680 0x04 0x00 0x00 0x193e0610 0x03 0x00 0x00 0x193e0618 0x02 0x00 0x00 0x193e0680 0x02 0x00 0x00 0x193e0684 0x03 0x00 0x00 0x193e068c 0x01 0x00 0x00 0x19281e64 0x01 0x00 0x00 0x19281ea0 0x01 0x00 0x00 0x19281f30 0x02 0x00 0x00 0x19283e64 0x01 0x00 0x00 0x19283ea0 0x01 0x00 0x00 0x19283f30 0x02 0x00 0x00 0x1928527c 0x01 0x00 0x00 0x19285290 0x01 0x00 0x00 0x192854ec 0x01 0x00 0x00 0x192854f4 0x01 0x00 0x00 0x19285514 0x01 0x00 0x00 0x1928551c 0x01 0x00 0x00 0x19285524 0x01 0x00 0x00 0x19285548 0x01 0x00 0x00 0x19285550 0x01 0x00 0x00 0x19285558 0x01 0x00 0x00 0x192855b8 0x01 0x00 0x00 0x192855c0 0x01 0x00 0x00 0x192855ec 0x01 0x00 0x00 0x19285860 0x01 0x00 0x00 0x19285870 0x01 0x00 0x00 0x192858a0 0x01 0x00 0x00 0x192858a8 0x01 0x00 0x00 0x192858b0 0x01 0x00 0x00 0x192858b8 0x01 0x00 0x00 0x192858d8 0x02 0x00 0x00 0x192858f4 0x01 0x00 0x00 0x192858fc 0x01 0x00 0x00 0x19285920 0x01 0x00 0x00 0x19285928 0x01 0x00 0x00 0x19285944 0x01 0x00 0x00 0x19286604 0x01 0x00 0x00 0x1928660c 0x01 0x00 0x00 0x19381e64 0x01 0x00 0x00 0x19381ea0 0x01 0x00 0x00 0x19381f30 0x02 0x00 0x00 0x19383e64 0x01 0x00 0x00 0x19383ea0 0x01 0x00 0x00 0x19383f30 0x02 0x00 0x00 0x1938527c 0x01 0x00 0x00 0x19385290 0x01 0x00 0x00 0x193854ec 0x01 0x00 0x00 0x193854f4 0x01 0x00 0x00 0x19385514 0x01 0x00 0x00 0x1938551c 0x01 0x00 0x00 0x19385524 0x01 0x00 0x00 0x19385548 0x01 0x00 0x00 0x19385550 0x01 0x00 0x00 0x19385558 0x01 0x00 0x00 0x193855b8 0x01 0x00 0x00 0x193855c0 0x01 0x00 0x00 0x193855ec 0x01 0x00 0x00 0x19385860 0x01 0x00 0x00 0x19385870 0x01 0x00 0x00 0x193858a0 0x01 0x00 0x00 0x193858a8 0x01 0x00 0x00 0x193858b0 0x01 0x00 0x00 0x193858b8 0x01 0x00 0x00 0x193858d8 0x02 0x00 0x00 0x193858f4 0x01 0x00 0x00 0x193858fc 0x01 0x00 0x00 0x19385920 0x01 0x00 0x00 0x19385928 0x01 0x00 0x00 0x19385944 0x01 0x00 0x00 0x19386604 0x01 0x00 0x00 0x1938660c 0x01 0x00 0x00 0x610110 0x05 0x00 0x00 0x19032020 0x02 0x00 0x00 0x1908e01c 0x01 0x00 0x00 0x1908e030 0x01 0x00 0x00 0x19030010 0x01 0x00 0x00 0x1908e008 0x01 0x00 0x00 0x19032020 0x01 0x00 0x00 0x1908e948 0x01 0x00 0x00 0x19032024 0x01 0x00 0x01 0x19030040 0x01 0x01 0x01 0x1903005c 0x22c000 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c001 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c002 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c003 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c004 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c005 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c006 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c007 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c008 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c009 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c00f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c010 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c011 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c012 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c013 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c014 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c015 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c016 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c017 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c018 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c019 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01a 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01b 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01c 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01d 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01e 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c01f 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c300 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c341 0x01 0x00 0x19030010 0x01 0x00 0x01 0x1903005c 0x22c7b1 0x01 0x00 0x19030010 0x01 0x00 0x00 0x32302028 0x01 0x00 0x00 0x320a4404 0x02 0x00 0x00 0x323b0404 0x02 0x00 0x00 0xb2b1020 0x02 0x00>;
			};

			link_list_1 {
				qcom,curr-link-list = <0x04>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x190e0010 0x01 0x00 0x00 0x190e0020 0x08 0x00 0x00 0x190e0248 0x01 0x00 0x00 0x190e5018 0x01 0x00 0x00 0x190e5008 0x01 0x00 0x02 0x06 0x00 0x00 0x00 0x190e5010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3c40010 0x01 0x00 0x00 0x3c40020 0x08 0x00 0x00 0x3c4b048 0x01 0x00 0x00 0x3c41018 0x01 0x00 0x00 0x3c41008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x3c41010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x3002028 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0x1680010 0x01 0x00 0x00 0x1680020 0x08 0x00 0x00 0x1680248 0x01 0x00 0x00 0x1681018 0x01 0x00 0x00 0x1681008 0x01 0x00 0x02 0x07 0x00 0x00 0x00 0x1681010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1691010 0x01 0x00 0x00 0x1697010 0x01 0x00 0x00 0x1698010 0x01 0x00 0x00 0x1694010 0x01 0x00 0x00 0x1696010 0x01 0x00 0x00 0x1699010 0x01 0x00 0x00 0x16e0010 0x01 0x00 0x00 0x16e0020 0x08 0x00 0x00 0x16e0248 0x01 0x00 0x00 0x1700010 0x01 0x00 0x00 0x1700020 0x08 0x00 0x00 0x1700248 0x01 0x00 0x00 0x16c0010 0x01 0x00 0x00 0x16c0020 0x08 0x00 0x00 0x16c0248 0x01 0x00 0x00 0x16e1018 0x01 0x00 0x00 0x16e1008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16e1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16c1018 0x01 0x00 0x00 0x16c1008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x16c1010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1701018 0x01 0x00 0x00 0x1701008 0x01 0x00 0x02 0x05 0x00 0x00 0x00 0x1701010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x16e9010 0x01 0x00 0x00 0x16ea010 0x01 0x00 0x00 0x16eb010 0x01 0x00 0x00 0x1710010 0x01 0x00 0x00 0x1714010 0x01 0x00 0x00 0x1711010 0x01 0x00 0x00 0x170e010 0x01 0x00 0x00 0x170f010 0x01 0x00 0x00 0x1712010 0x01 0x00 0x00 0x1713010 0x01 0x00 0x00 0x1715010 0x01 0x00 0x00 0x1500010 0x01 0x00 0x00 0x1500020 0x08 0x00 0x00 0x1500248 0x02 0x00 0x00 0x1500258 0x01 0x00 0x00 0x1500448 0x01 0x00 0x00 0x1512018 0x01 0x00 0x00 0x1512008 0x01 0x00 0x02 0x03 0x00 0x00 0x00 0x1512010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1513018 0x01 0x00 0x00 0x1513008 0x01 0x00 0x02 0x04 0x00 0x00 0x00 0x1513010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1510018 0x01 0x00 0x00 0x1510008 0x01 0x00 0x02 0x0b 0x00 0x00 0x00 0x1510010 0x02 0x00 0x02 0x01 0x00 0x00 0x00 0x1847ac 0x01 0x00 0x00 0x17100104 0x1d 0x00 0x00 0x17100204 0x1d 0x00 0x00 0x17100384 0x1d 0x00 0x00 0x178a0250 0x02 0x00 0x00 0x178a025c 0x01 0x00 0x00 0xb281024 0x01 0x00 0x00 0xbde1034 0x01 0x00 0x00 0xb201020 0x02 0x00 0x00 0xb211020 0x02 0x00 0x00 0xb221020 0x02 0x00 0x00 0xb231020 0x02 0x00 0x00 0xb204520 0x01 0x00 0x00 0x17a00010 0x01 0x00 0x00 0x17a10010 0x01 0x00 0x00 0x17a20010 0x01 0x00 0x00 0x17a30010 0x01 0x00 0x00 0x17a00030 0x01 0x00 0x00 0x17a10030 0x01 0x00 0x00 0x17a20030 0x01 0x00 0x00 0x17a30030 0x01 0x00 0x00 0x17a00038 0x01 0x00 0x00 0x17a10038 0x01 0x00 0x00 0x17a20038 0x01 0x00 0x00 0x17a30038 0x01 0x00 0x00 0x17a00040 0x01 0x00 0x00 0x17a10040 0x01 0x00 0x00 0x17a20040 0x01 0x00 0x00 0x17a30040 0x01 0x00 0x00 0x17a00048 0x01 0x00 0x00 0x17a00400 0x03 0x00 0x00 0x17a10400 0x03 0x00 0x00 0x17a20400 0x03 0x00 0x00 0x17a30400 0x03 0x00 0x00 0xc230000 0x06 0x00 0x00 0x17b020 0x01 0x00 0x00 0x17b030 0x01 0x00 0x00 0x17b028 0x01 0x00 0x00 0x120004 0x01 0x00 0x00 0x193008 0x01 0x00 0x00 0x18b02c 0x01 0x00 0x00 0x17d80100 0x100 0x00 0x00 0x17120000 0x01 0x00 0x00 0x17120008 0x01 0x00 0x00 0x17120010 0x01 0x00 0x00 0x17120018 0x01 0x00 0x00 0x17120020 0x01 0x00 0x00 0x17120028 0x01 0x00 0x00 0x17120040 0x01 0x00 0x00 0x17120048 0x01 0x00 0x00 0x17120050 0x01 0x00 0x00 0x17120058 0x01 0x00 0x00 0x17120060 0x01 0x00 0x00 0x17120068 0x01 0x00 0x00 0x17120080 0x01 0x00 0x00 0x17120088 0x01 0x00 0x00 0x17120090 0x01 0x00 0x00 0x17120098 0x01 0x00 0x00 0x171200a0 0x01 0x00 0x00 0x171200a8 0x01 0x00 0x00 0x171200c0 0x01 0x00 0x00 0x171200c8 0x01 0x00 0x00 0x171200d0 0x01 0x00 0x00 0x171200d8 0x01 0x00 0x00 0x171200e0 0x01 0x00 0x00 0x171200e8 0x01 0x00 0x00 0x17120100 0x01 0x00 0x00 0x17120108 0x01 0x00 0x00 0x17120110 0x01 0x00 0x00 0x17120118 0x01 0x00 0x00 0x17120120 0x01 0x00 0x00 0x17120128 0x01 0x00 0x00 0x17120140 0x01 0x00 0x00 0x17120148 0x01 0x00 0x00 0x17120150 0x01 0x00 0x00 0x17120158 0x01 0x00 0x00 0x17120160 0x01 0x00 0x00 0x17120168 0x01 0x00 0x00 0x17120180 0x01 0x00 0x00 0x17120188 0x01 0x00 0x00 0x17120190 0x01 0x00 0x00 0x17120198 0x01 0x00 0x00 0x171201a0 0x01 0x00 0x00 0x171201a8 0x01 0x00 0x00 0x171201c0 0x01 0x00 0x00 0x171201c8 0x01 0x00 0x00 0x171201d0 0x01 0x00 0x00 0x171201d8 0x01 0x00 0x00 0x171201e0 0x01 0x00 0x00 0x171201e8 0x01 0x00 0x00 0x17120200 0x01 0x00 0x00 0x17120208 0x01 0x00 0x00 0x17120210 0x01 0x00 0x00 0x17120218 0x01 0x00 0x00 0x17120220 0x01 0x00 0x00 0x17120228 0x01 0x00 0x00 0x17120240 0x01 0x00 0x00 0x17120248 0x01 0x00 0x00 0x17120250 0x01 0x00 0x00 0x17120258 0x01 0x00 0x00 0x17120260 0x01 0x00 0x00 0x17120268 0x01 0x00 0x00 0x17120280 0x01 0x00 0x00 0x17120288 0x01 0x00 0x00 0x17120290 0x01 0x00 0x00 0x17120298 0x01 0x00 0x00 0x171202a0 0x01 0x00 0x00 0x171202a8 0x01 0x00 0x00 0x171202c0 0x01 0x00 0x00 0x171202c8 0x01 0x00 0x00 0x171202d0 0x01 0x00 0x00 0x171202d8 0x01 0x00 0x00 0x171202e0 0x01 0x00 0x00 0x171202e8 0x01 0x00 0x00 0x17120300 0x01 0x00 0x00 0x17120308 0x01 0x00 0x00 0x17120310 0x01 0x00 0x00 0x17120318 0x01 0x00 0x00 0x17120320 0x01 0x00 0x00 0x17120328 0x01 0x00 0x00 0x17120340 0x01 0x00 0x00 0x17120348 0x01 0x00 0x00 0x17120350 0x01 0x00 0x00 0x17120358 0x01 0x00 0x00 0x17120360 0x01 0x00 0x00 0x17120368 0x01 0x00 0x00 0x17120380 0x01 0x00 0x00 0x17120388 0x01 0x00 0x00 0x17120390 0x01 0x00 0x00 0x17120398 0x01 0x00 0x00 0x171203a0 0x01 0x00 0x00 0x171203a8 0x01 0x00 0x00 0x171203c0 0x01 0x00 0x00 0x171203c8 0x01 0x00 0x00 0x171203d0 0x01 0x00 0x00 0x171203d8 0x01 0x00 0x00 0x171203e0 0x01 0x00 0x00 0x171203e8 0x01 0x00 0x00 0x17120400 0x01 0x00 0x00 0x17120408 0x01 0x00 0x00 0x17120410 0x01 0x00 0x00 0x17120418 0x01 0x00 0x00 0x17120420 0x01 0x00 0x00 0x17120428 0x01 0x00 0x00 0x17120440 0x01 0x00 0x00 0x17120448 0x01 0x00 0x00 0x17120450 0x01 0x00 0x00 0x17120458 0x01 0x00 0x00 0x17120460 0x01 0x00 0x00 0x17120468 0x01 0x00 0x00 0x17120480 0x01 0x00 0x00 0x17120488 0x01 0x00 0x00 0x17120490 0x01 0x00 0x00 0x17120498 0x01 0x00 0x00 0x171204a0 0x01 0x00 0x00 0x171204a8 0x01 0x00 0x00 0x171204c0 0x01 0x00 0x00 0x171204c8 0x01 0x00 0x00 0x171204d0 0x01 0x00 0x00 0x171204d8 0x01 0x00 0x00 0x171204e0 0x01 0x00 0x00 0x171204e8 0x01 0x00 0x00 0x17120500 0x01 0x00 0x00 0x17120508 0x01 0x00 0x00 0x17120510 0x01 0x00 0x00 0x17120518 0x01 0x00 0x00 0x17120520 0x01 0x00 0x00 0x17120528 0x01 0x00 0x00 0x17120540 0x01 0x00 0x00 0x17120548 0x01 0x00 0x00 0x17120550 0x01 0x00 0x00 0x17120558 0x01 0x00 0x00 0x17120560 0x01 0x00 0x00 0x17120568 0x01 0x00 0x00 0x17120580 0x01 0x00 0x00 0x17120588 0x01 0x00 0x00 0x17120590 0x01 0x00 0x00 0x17120598 0x01 0x00 0x00 0x171205a0 0x01 0x00 0x00 0x171205a8 0x01 0x00 0x00 0x171205c0 0x01 0x00 0x00 0x171205c8 0x01 0x00 0x00 0x171205d0 0x01 0x00 0x00 0x171205d8 0x01 0x00 0x00 0x171205e0 0x01 0x00 0x00 0x171205e8 0x01 0x00 0x00 0x17120600 0x01 0x00 0x00 0x17120608 0x01 0x00 0x00 0x17120610 0x01 0x00 0x00 0x17120618 0x01 0x00 0x00 0x17120620 0x01 0x00 0x00 0x17120628 0x01 0x00 0x00 0x17120640 0x01 0x00 0x00 0x17120648 0x01 0x00 0x00 0x17120650 0x01 0x00 0x00 0x17120658 0x01 0x00 0x00 0x17120660 0x01 0x00 0x00 0x17120668 0x01 0x00 0x00 0x17120680 0x01 0x00 0x00 0x17120688 0x01 0x00 0x00 0x17120690 0x01 0x00 0x00 0x17120698 0x01 0x00 0x00 0x171206a0 0x01 0x00 0x00 0x171206a8 0x01 0x00 0x00 0x171206c0 0x01 0x00 0x00 0x171206c8 0x01 0x00 0x00 0x171206d0 0x01 0x00 0x00 0x171206d8 0x01 0x00 0x00 0x171206e0 0x01 0x00 0x00 0x171206e8 0x01 0x00 0x00 0x1712e000 0x01 0x00 0x00 0x192d2400 0x02 0x00 0x00 0x192d2410 0x01 0x00 0x00 0x192d2418 0x01 0x00 0x00 0x192d1400 0x02 0x00 0x00 0x192d1410 0x03 0x00 0x00 0x192d1420 0x02 0x00 0x00 0x192d1430 0x01 0x00 0x00 0x192d1440 0x01 0x00 0x00 0x192d0400 0x02 0x00 0x00 0x192d0410 0x03 0x00 0x00 0x192d0420 0x02 0x00 0x00 0x192d0430 0x01 0x00 0x00 0x192d0440 0x01 0x00 0x00 0x192d0448 0x01 0x00 0x00 0x192d04a0 0x01 0x00 0x00 0x192d04b0 0x04 0x00 0x00 0x192d04d0 0x02 0x00 0x00 0x192d04e0 0x01 0x00 0x00 0x192d3400 0x05 0x00 0x00 0x192d5110 0x01 0x00 0x00 0x192d5210 0x01 0x00 0x00 0x192d5230 0x01 0x00 0x00 0x192d53b0 0x02 0x00 0x00 0x192d5840 0x01 0x00 0x00 0x192d5920 0x04 0x00 0x00 0x192d5b00 0x08 0x00 0x00 0x192d5b28 0x01 0x00 0x00 0x192d5b30 0x03 0x00 0x00 0x192d6400 0x01 0x00 0x00 0x192d6410 0x01 0x00 0x00 0x192d6418 0x01 0x00 0x00 0x192d6420 0x01 0x00 0x00 0x193d0400 0x02 0x00 0x00 0x193d0410 0x03 0x00 0x00 0x193d0420 0x02 0x00 0x00 0x193d0430 0x01 0x00 0x00 0x193d0440 0x01 0x00 0x00 0x193d0448 0x01 0x00 0x00 0x193d04a0 0x01 0x00 0x00 0x193d04b0 0x04 0x00 0x00 0x193d04d0 0x02 0x00 0x00 0x193d04e0 0x01 0x00 0x00 0x192d0400 0x02 0x00 0x00 0x192d0410 0x03 0x00 0x00 0x192d0420 0x02 0x00 0x00 0x192d0430 0x01 0x00 0x00 0x192d0440 0x01 0x00 0x00 0x192d0448 0x01 0x00 0x00 0x192d04a0 0x01 0x00 0x00 0x192d04b0 0x04 0x00 0x00 0x192d04d0 0x02 0x00 0x00 0x192d04e0 0x01 0x00 0x00 0x192d1400 0x02 0x00 0x00 0x192d1410 0x03 0x00 0x00 0x192d1420 0x02 0x00 0x00 0x192d1430 0x01 0x00 0x00 0x192d1440 0x01 0x00 0x00 0x192d2400 0x02 0x00 0x00 0x192d2410 0x01 0x00 0x00 0x192d2418 0x01 0x00 0x00 0x192d3400 0x05 0x00 0x00 0x192d5110 0x01 0x00 0x00 0x192d5210 0x01 0x00 0x00 0x192d5230 0x01 0x00 0x00 0x192d53b0 0x02 0x00 0x00 0x192d5840 0x01 0x00 0x00 0x192d5920 0x04 0x00 0x00 0x192d5b00 0x08 0x00 0x00 0x192d5b28 0x05 0x00 0x00 0x192d6400 0x01 0x00 0x00 0x192d6410 0x01 0x00 0x00 0x192d6418 0x01 0x00 0x00 0x192d6420 0x01 0x00 0x00 0x192d9100 0x01 0x00 0x00 0xec80010 0x01 0x00 0x00 0xec81000 0x01 0x00 0x00 0xec81010 0x10 0x00 0x00 0xec81050 0x10 0x00 0x00 0xec81090 0x10 0x00 0x00 0xec810d0 0x10 0x00 0x00 0xec811d0 0x10 0x00 0x00 0x32310220 0x03 0x00 0x00 0x323102a0 0x03 0x00 0x00 0x323104a0 0x06 0x00 0x00 0x32310520 0x01 0x00 0x00 0x32310588 0x01 0x00 0x00 0x32310d10 0x08 0x00 0x00 0x32310f90 0x06 0x00 0x00 0x32311010 0x06 0x00 0x00 0x32311a10 0x03 0x00 0x00 0x323b0208 0x01 0x00 0x00 0x323b0228 0x01 0x00 0x00 0x323b0248 0x01 0x00 0x00 0x323b0268 0x01 0x00 0x00 0x323b0288 0x01 0x00 0x00 0x323b02a8 0x01 0x00 0x00 0x323b020c 0x01 0x00 0x00 0x323b022c 0x01 0x00 0x00 0x323b024c 0x01 0x00 0x00 0x323b026c 0x01 0x00 0x00 0x323b028c 0x01 0x00 0x00 0x323b02ac 0x01 0x00 0x00 0x323b0210 0x01 0x00 0x00 0x323b0230 0x01 0x00 0x00 0x323b0250 0x01 0x00 0x00 0x323b0270 0x01 0x00 0x00 0x323b0290 0x01 0x00 0x00 0x323b02b0 0x01 0x00 0x00 0x323b0400 0x01 0x00 0x00 0x323b0404 0x01 0x00 0x00 0x323b0408 0x01 0x00 0x00 0x320a4400 0x01 0x00 0x00 0x320a4404 0x01 0x00 0x00 0x320a4408 0x01 0x00 0x00 0x32302028 0x01 0x00 0x00 0x32300304 0x01 0x00 0x00 0x320a4408 0x01 0x00 0x00 0x320a4400 0x01 0x00 0x00 0x320a4208 0x01 0x00 0x00 0x320b4208 0x01 0x00 0x00 0x320c4208 0x01 0x00 0x00 0x320d4208 0x01 0x00 0x00 0x320a420c 0x01 0x00 0x00 0x320b420c 0x01 0x00 0x00 0x320c420c 0x01 0x00 0x00 0x320d420c 0x01 0x00 0x00 0x320a7d4c 0x01 0x00 0x00 0x323b0208 0x01 0x00 0x00 0x323c0208 0x01 0x00 0x00 0x323d0208 0x01 0x00 0x00 0x323e0208 0x01 0x00 0x00 0x323b020c 0x01 0x00 0x00 0x323c020c 0x01 0x00 0x00 0x323d020c 0x01 0x00 0x00 0x323e020c 0x01 0x00 0x00 0xb2b1024 0x01 0x00 0x00 0xb2b4520 0x01 0x00 0x00 0xb2b1204 0x01 0x00 0x00 0xb2b1218 0x01 0x00 0x00 0xb2b122c 0x01 0x00 0x00 0xb2b1240 0x01 0x00 0x00 0xb2b1208 0x01 0x00 0x00 0xb2b121c 0x01 0x00 0x00 0xb2b1230 0x01 0x00 0x00 0xb2b1244 0x01 0x00 0x00 0x30b0208 0x01 0x00 0x00 0x30b0228 0x01 0x00 0x00 0x30b0248 0x01 0x00 0x00 0x30b0268 0x01 0x00 0x00 0x30b0288 0x01 0x00 0x00 0x30b02a8 0x01 0x00 0x00 0x30b020c 0x01 0x00 0x00 0x30b022c 0x01 0x00 0x00 0x30b024c 0x01 0x00 0x00 0x30b026c 0x01 0x00 0x00 0x30b028c 0x01 0x00 0x00 0x30b02ac 0x01 0x00 0x00 0x30b0210 0x01 0x00 0x00 0x30b0230 0x01 0x00 0x00 0x30b0250 0x01 0x00 0x00 0x30b0270 0x01 0x00 0x00 0x30b0290 0x01 0x00 0x00 0x30b02b0 0x01 0x00 0x00 0x30b0400 0x01 0x00 0x00 0x30b0404 0x01 0x00 0x00 0x30b0408 0x01 0x00 0x00 0x3480400 0x01 0x00 0x00 0x3480404 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3002028 0x01 0x00 0x00 0x3000304 0x01 0x00 0x00 0x3480408 0x01 0x00 0x00 0x3480400 0x01 0x00 0x00 0x3480208 0x01 0x00 0x00 0x3490208 0x01 0x00 0x00 0x3480204 0x01 0x00 0x00 0x3490204 0x01 0x00 0x00 0x3483d4c 0x01 0x00 0x00 0x30b0208 0x01 0x00 0x00 0x30c0208 0x01 0x00 0x00 0x30d0208 0x01 0x00 0x00 0x30e0208 0x01 0x00 0x00 0x30b020c 0x01 0x00 0x00 0x30c020c 0x01 0x00 0x00 0x30d020c 0x01 0x00 0x00 0x30e020c 0x01 0x00 0x00 0xb251024 0x01 0x00 0x00 0xb254520 0x01 0x00 0x00 0xb251218 0x01 0x00 0x00 0xb25122c 0x01 0x00 0x00 0xb251240 0x01 0x00 0x00 0xb251254 0x01 0x00 0x00 0xb251208 0x01 0x00 0x00 0xb25121c 0x01 0x00 0x00 0xb251230 0x01 0x00 0x00 0xb251244 0x01 0x00 0x00 0x4130208 0x01 0x00 0x00 0x4130228 0x01 0x00 0x00 0x4130248 0x01 0x00 0x00 0x4130268 0x01 0x00 0x00 0x4130288 0x01 0x00 0x00 0x41302a8 0x01 0x00 0x00 0x413020c 0x01 0x00 0x00 0x413022c 0x01 0x00 0x00 0x413024c 0x01 0x00 0x00 0x413026c 0x01 0x00 0x00 0x413028c 0x01 0x00 0x00 0x41302ac 0x01 0x00 0x00 0x4130210 0x01 0x00 0x00 0x4130230 0x01 0x00 0x00 0x4130250 0x01 0x00 0x00 0x4130270 0x01 0x00 0x00 0x4130290 0x01 0x00 0x00 0x41302b0 0x01 0x00 0x00 0x4130400 0x01 0x00 0x00 0x4130404 0x01 0x00 0x00 0x4130408 0x01 0x00 0x00 0x4200400 0x01 0x00 0x00 0x4200404 0x01 0x00 0x00 0x4200408 0x01 0x00 0x00 0x4082028 0x01 0x00 0x00 0x4080304 0x01 0x00 0x00 0x4200408 0x01 0x00 0x00 0x4200400 0x01 0x00 0x00 0x4200208 0x01 0x00 0x00 0x4210208 0x01 0x00 0x00 0x4220208 0x01 0x00 0x00 0x4230208 0x01 0x00 0x00 0x420020c 0x01 0x00 0x00 0x421020c 0x01 0x00 0x00 0x422020c 0x01 0x00 0x00 0x423020c 0x01 0x00 0x00 0x4203d4c 0x01 0x00 0x00 0x4130208 0x01 0x00 0x00 0x4140208 0x01 0x00 0x00 0x4150208 0x01 0x00 0x00 0x4160208 0x01 0x00 0x00 0x413020c 0x01 0x00 0x00 0x414020c 0x01 0x00 0x00 0x415020c 0x01 0x00 0x00 0x416020c 0x01 0x00 0x00 0xb2f1024 0x01 0x00 0x00 0xb2f4520 0x01 0x00 0x00 0xb2f1204 0x01 0x00 0x00 0xb2f1218 0x01 0x00 0x00 0xb2f122c 0x01 0x00 0x00 0xb2f1240 0x01 0x00 0x00 0xb2f1208 0x01 0x00 0x00 0xb2f121c 0x01 0x00 0x00 0xb2f1230 0x01 0x00 0x00 0xb2f1244 0x01 0x00 0x00 0x8ab0208 0x01 0x00 0x00 0x8ab0228 0x01 0x00 0x00 0x8ab0248 0x01 0x00 0x00 0x8ab0268 0x01 0x00 0x00 0x8ab0288 0x01 0x00 0x00 0x8ab02a8 0x01 0x00 0x00 0x8ab020c 0x01 0x00 0x00 0x8ab022c 0x01 0x00 0x00 0x8ab024c 0x01 0x00 0x00 0x8ab026c 0x01 0x00 0x00 0x8ab028c 0x01 0x00 0x00 0x8ab02ac 0x01 0x00 0x00 0x8ab0210 0x01 0x00 0x00 0x8ab0230 0x01 0x00 0x00 0x8ab0250 0x01 0x00 0x00 0x8ab0270 0x01 0x00 0x00 0x8ab0290 0x01 0x00 0x00 0x8ab02b0 0x01 0x00 0x00 0x8ab0400 0x01 0x00 0x00 0x8ab0404 0x01 0x00 0x00 0x8ab0408 0x01 0x00 0x00 0x8b00400 0x01 0x00 0x00 0x8b00404 0x01 0x00 0x00 0x8b00408 0x01 0x00 0x00 0xb2e1024 0x01 0x00 0x00 0xb2e4520 0x01 0x00 0x00 0xb2e1204 0x01 0x00 0x00 0xb2e1218 0x01 0x00 0x00 0xb2e122c 0x01 0x00 0x00 0xb2e1240 0x01 0x00 0x00 0xb2e1208 0x01 0x00 0x00 0xb2e1244 0x01 0x00 0x00 0xb2e1258 0x01 0x00 0x00 0xb2e126c 0x01 0x00 0x00 0x20c200f0 0x01 0x00 0x00 0x20c200f4 0x01 0x00 0x00 0x20c200f8 0x01 0x00 0x00 0x20c200fc 0x01 0x00 0x00 0x20c20100 0x01 0x00 0x00 0x20c20104 0x01 0x00 0x00 0x20c20108 0x01 0x00 0x00 0x20c2010c 0x01 0x00 0x00 0xb2c1024 0x01 0x00 0x00 0xb2c4520 0x01 0x00 0x00 0xb2c1204 0x01 0x00 0x00 0xb2c1218 0x01 0x00 0x00 0xb2c122c 0x01 0x00 0x00 0xb2c1240 0x01 0x00 0x00 0xb2c1208 0x01 0x00 0x00 0xb2c121c 0x01 0x00 0x00 0xb2c1230 0x01 0x00 0x00 0xb2c1244 0x01 0x00 0x00 0x136010 0x01 0x00 0x00 0x136018 0x01 0x00 0x00 0xac4d000 0x01 0x00 0x00 0xac40000 0x01 0x00 0x00 0xad150d0 0x01 0x00 0x00 0xad10060 0x01 0x00 0x00 0xad10064 0x01 0x00 0x00 0xad10044 0x01 0x00 0x00 0xad10048 0x01 0x00 0x00 0xad10004 0x01 0x00 0x00 0xad10008 0x01 0x00 0x00 0xad10018 0x01 0x00 0x00 0xad1001c 0x01 0x00 0x00 0xad10030 0x01 0x00 0x00 0xad10078 0x01 0x00 0x00 0xad1005c 0x01 0x00 0x00 0xad10000 0x01 0x00 0x00 0xad10040 0x01 0x00 0x00 0xad11004 0x01 0x00 0x00 0xad11008 0x01 0x00 0x00 0xad11018 0x01 0x00 0x00 0xad1101c 0x01 0x00 0x00 0xad11030 0x01 0x00 0x00 0xad11048 0x01 0x00 0x00 0xad11044 0x01 0x00 0x00 0xad11000 0x01 0x00 0x00 0xad11040 0x01 0x00 0x00 0xad15070 0x01 0x00 0x00 0xad15074 0x01 0x00 0x00 0xad15078 0x01 0x00 0x00 0xad1508c 0x01 0x00 0x00 0xad15094 0x01 0x00 0x00 0xad13090 0x01 0x00 0x00 0xad13000 0x01 0x00 0x00 0xad13038 0x01 0x00 0x00 0xad13008 0x01 0x00 0x00 0xad13004 0x01 0x00 0x00 0xad1308c 0x01 0x00 0x00 0xad13030 0x01 0x00 0x00 0xad13044 0x01 0x00 0x00 0xad13018 0x01 0x00 0x00 0xad1301c 0x01 0x00 0x00 0xad13060 0x01 0x00 0x00 0xad13048 0x01 0x00 0x00 0xad1304c 0x01 0x00 0x00 0xad14000 0x01 0x00 0x00 0xad14038 0x01 0x00 0x00 0xad14070 0x01 0x00 0x00 0xad14008 0x01 0x00 0x00 0xad14004 0x01 0x00 0x00 0xad1406c 0x01 0x00 0x00 0xad14060 0x01 0x00 0x00 0xad14048 0x01 0x00 0x00 0xad1404c 0x01 0x00 0x00 0xad14030 0x01 0x00 0x00 0xad14044 0x01 0x00 0x00 0xad14018 0x01 0x00 0x00 0xad1401c 0x01 0x00 0x00 0xad14074 0x01 0x00 0x00 0xad140ac 0x01 0x00 0x00 0xad140e0 0x01 0x00 0x00 0xad1407c 0x01 0x00 0x00 0xad14078 0x01 0x00 0x00 0xad140dc 0x01 0x00 0x00 0xad140a4 0x01 0x00 0x00 0xad1408c 0x01 0x00 0x00 0xad14090 0x01 0x00 0x00 0xad140d0 0x01 0x00 0x00 0xad140b8 0x01 0x00 0x00 0xad140bc 0x01 0x00 0x00 0xad15040 0x01 0x00 0x00 0xad15044 0x01 0x00 0x00 0xad15018 0x01 0x00 0x00 0xad15000 0x01 0x00 0x00 0xad15004 0x01 0x00 0x00 0xad15034 0x01 0x00 0x00 0xad1501c 0x01 0x00 0x00 0xad15020 0x01 0x00 0x00 0xad150f0 0x01 0x00 0x00 0xad150d4 0x01 0x00 0x00 0xad150d8 0x01 0x00 0x00 0xad15120 0x01 0x00 0x00 0xad15124 0x01 0x00 0x00 0xad15134 0x01 0x00 0x00 0xad15150 0x01 0x00 0x00 0xacef054 0x01 0x00 0x00 0xac1001c 0x01 0x00>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x106>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x00>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x01>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x02>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x03>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x04>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x05>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x06>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x07>;
			};

			l1_icache0 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x11100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x22100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0xd100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x1a100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb400 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x24>;
			};

			l1_itlb500 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x25>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb400 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x44>;
			};

			l1_dtlb500 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x45>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x600>;
				qcom,dump-id = <0x47>;
			};

			l2_cache0 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc0>;
			};

			l2_cache100 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc1>;
			};

			l2_cache200 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc2>;
			};

			l2_cache300 {
				qcom,dump-size = <0x24100>;
				qcom,dump-id = <0xc3>;
			};

			l2_cache400 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc4>;
			};

			l2_cache500 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc5>;
			};

			l2_cache600 {
				qcom,dump-size = <0xd0100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x1a0100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0xf700>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x127>;
			};

			l1dcdirty0 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x170>;
			};

			l1dcdirty100 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x171>;
			};

			l1dcdirty200 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x172>;
			};

			l1dcdirty300 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x173>;
			};

			l1dcmte0 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x180>;
			};

			l1dcmte100 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x181>;
			};

			l1dcmte200 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x182>;
			};

			l1dcmte300 {
				qcom,dump-size = <0x1100>;
				qcom,dump-id = <0x183>;
			};

			l2dcmte0 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x190>;
			};

			l2dcmte100 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x191>;
			};

			l2dcmte200 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x192>;
			};

			l2dcmte300 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x193>;
			};

			l0mopca400 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x1a4>;
			};

			l0mopca500 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x1a5>;
			};

			l0mopca600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x1a6>;
			};

			l0mopca700 {
				qcom,dump-size = <0xc100>;
				qcom,dump-id = <0x1a7>;
			};

			l1btb400 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b4>;
			};

			l1btb500 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b5>;
			};

			l1btb600 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b6>;
			};

			l1btb700 {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x1b7>;
			};

			l1ghb400 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1c4>;
			};

			l1ghb500 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1c5>;
			};

			l1ghb600 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1c6>;
			};

			l1ghb700 {
				qcom,dump-size = <0x8100>;
				qcom,dump-id = <0x1c7>;
			};

			l1bim400 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1d4>;
			};

			l1bim500 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1d5>;
			};

			l1bim600 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1d6>;
			};

			l1bim700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1d7>;
			};

			l2victim400 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e4>;
			};

			l2victim500 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e5>;
			};

			l2victim600 {
				qcom,dump-size = <0x2100>;
				qcom,dump-id = <0x1e6>;
			};

			l2victim700 {
				qcom,dump-size = <0x4100>;
				qcom,dump-id = <0x1e7>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			rpmh {
				qcom,dump-size = <0x400000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			etr1_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x105>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_slpi {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf3>;
			};

			etfslpi_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x103>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			osm_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x163>;
			};

			pcu_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x164>;
			};

			fsm_data {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x165>;
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;
			atid = <0x28>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0x145>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			atid = <0x1a>;
			phandle = <0x321>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x147>;
					};
				};
			};
		};

		tpdm@10844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			atid = <0x4a>;
			phandle = <0x322>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x109>;
						phandle = <0x14d>;
					};
				};
			};
		};

		tpdm@10c48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c48000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-lpass-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			atid = <0x4a>;
			phandle = <0x323>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x1a9>;
					};
				};
			};
		};

		tpdm@10c49000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c49000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-lpass-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			atid = <0x4a>;
			phandle = <0x324>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10b>;
						phandle = <0x1aa>;
					};
				};
			};
		};

		lpass_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			qcom,dummy-source;
			atid = <0x19>;
			phandle = <0x325>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x146>;
					};
				};
			};
		};

		tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x326>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0x1be>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x327>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0x1bf>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x328>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x1c0>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x329>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0x1c1>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x47>;
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x32a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0x1c2>;
					};
				};
			};
		};

		tpdm@10d20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch01";
			atid = <0x61>;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x155>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x14f>;
					};
				};
			};
		};

		tpdm@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x157>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0x152>;
					};
				};
			};
		};

		tpdm@10d01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x159>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x153>;
					};
				};
			};
		};

		tpdm@10830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4a>;
			coresight-name = "coresight-tpdm-video";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x32b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x14b>;
					};
				};
			};
		};

		tpdm@10c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x32c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0x194>;
					};
				};
			};
		};

		tpdm@10980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			atid = <0x4e>;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x160>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0x15c>;
					};
				};
			};
		};

		tpdm_turing_llm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			atid = <0x4e>;
			phandle = <0x162>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x15d>;
					};
				};
			};
		};

		tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			atid = <0x61>;
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x32d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x149>;
					};
				};
			};
		};

		tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			atid = <0x4e>;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x32e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0x19a>;
					};
				};
			};
		};

		tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x32f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x19b>;
					};
				};
			};
		};

		tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x330>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x19c>;
					};
				};
			};
		};

		tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x331>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0x19d>;
					};
				};
			};
		};

		tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-sdcc";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x332>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0x19e>;
					};
				};
			};
		};

		tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ipa";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x333>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0x19f>;
					};
				};
			};
		};

		tpdm@10850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x334>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0x1a0>;
					};
				};
			};
		};

		tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x335>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0x1a1>;
					};
				};
			};
		};

		tpdm@10c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x336>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0x1a2>;
					};
				};
			};
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			atid = <0x7d>;
			phandle = <0x337>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x338>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0x1af>;
					};
				};
			};
		};

		stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";
			atid = <0x10>;
			coresight-name = "coresight-stm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x339>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x41>;
			coresight-name = "coresight-tpdm-dcc";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,hw-enable-check;
			phandle = <0x33a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x1ae>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;
			atid = <0x26 0x27>;
			phandle = <0x33b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x15a>;
					};
				};
			};
		};

		tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x16c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0x164>;
					};
				};
			};
		};

		tpdm@10c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x168>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0x165>;
					};
				};
			};
		};

		tpdm@10c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c39000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x4e>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x16a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x166>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x33c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0x179>;
					};
				};
			};
		};

		tpdm@138a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x33d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x18b>;
					};
				};
			};
		};

		tpdm@138b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x33e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0x18c>;
					};
				};
			};
		};

		tpdm@138c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-apss-llm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x33f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0x18e>;
					};
				};
			};
		};

		tpdm@13860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x340>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x18d>;
					};
				};
			};
		};

		tpdm@13861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x13861000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x42>;
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x341>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x18f>;
					};
				};
			};
		};

		tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x43>;
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x342>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x17f>;
					};
				};
			};
		};

		tpdm@10801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x43>;
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			phandle = <0x343>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x180>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;
			atid = <0x24 0x25>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x182>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0x0b>;
			atid = <0x27>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x187>;
					};
				};
			};
		};

		modem_diag {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			atid = <0x32>;
			phandle = <0x344>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x135>;
						phandle = <0x185>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-prng";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x345>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x136>;
						phandle = <0x16d>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x346>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x16e>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x55>;
			coresight-name = "coresight-tpdm-tmess-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x347>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x16f>;
					};
				};
			};
		};

		tpdm@10c70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c70000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-wpss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x140>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x13c>;
					};
				};
			};
		};

		tpdm@10c71000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c71000 0x1000>;
			reg-names = "tpdm-base";
			atid = <0x61>;
			coresight-name = "coresight-tpdm-wpss-1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x142>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x13d>;
					};
				};
			};
		};

		wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <0x03>;
			atid = <0x2c>;
			phandle = <0x144>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x13e>;
					};
				};
			};
		};

		funnel@10c73000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c73000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x348>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x139>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x13d>;
						phandle = <0x13a>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x13e>;
						phandle = <0x13b>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x13f>;
						source = <0x140>;
						phandle = <0x173>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x141>;
						source = <0x142>;
						phandle = <0x174>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x143>;
						source = <0x144>;
						phandle = <0x17c>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x349>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x145>;
						phandle = <0x107>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x10c>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x147>;
						phandle = <0x108>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x1c4>;
					};
				};
			};
		};

		funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x34a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x149>;
						phandle = <0x119>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14a>;
						phandle = <0x178>;
					};
				};
			};
		};

		funnel@10832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-video";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x34b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x14b>;
						phandle = <0x115>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14c>;
						phandle = <0x1a7>;
					};
				};
			};
		};

		funnel@10846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x34c>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x14d>;
						phandle = <0x109>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x14e>;
						phandle = <0x1a8>;
					};
				};
			};
		};

		funnel@10d22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch01";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x34d>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x14f>;
						phandle = <0x112>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x150>;
						phandle = <0x151>;
					};
				};
			};
		};

		funnel@10d05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x34e>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x150>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x152>;
						phandle = <0x113>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x114>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x154>;
						source = <0x155>;
						phandle = <0x175>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x156>;
						source = <0x157>;
						phandle = <0x176>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x158>;
						source = <0x159>;
						phandle = <0x177>;
					};
				};
			};
		};

		funnel@10986000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10986000 0x1000 0x10985000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing_dup";
			qcom,duplicate-funnel;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x34f>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x15a>;
						phandle = <0x127>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x15b>;
						phandle = <0x15e>;
					};
				};
			};
		};

		funnel@10985000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10985000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x350>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15c>;
						phandle = <0x117>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x15d>;
						phandle = <0x118>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x15e>;
						phandle = <0x15b>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x15f>;
						source = <0x160>;
						phandle = <0x198>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x161>;
						source = <0x162>;
						phandle = <0x199>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x163>;
						phandle = <0x1a5>;
					};
				};
			};
		};

		funnel@10c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_center_1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x351>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x164>;
						phandle = <0x128>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x165>;
						phandle = <0x129>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x166>;
						phandle = <0x12a>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x167>;
						source = <0x168>;
						phandle = <0x196>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x169>;
						source = <0x16a>;
						phandle = <0x197>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x16b>;
						source = <0x16c>;
						phandle = <0x195>;
					};
				};
			};
		};

		tpda@10cc7000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc7000 0x1000>;
			reg-names = "tpda-base";
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x20>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,tpda-atid = <0x55>;
			coresight-name = "coresight-tpda-tmess";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x352>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x136>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x16e>;
						phandle = <0x137>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x16f>;
						phandle = <0x138>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x170>;
						phandle = <0x171>;
					};
				};
			};
		};

		funnel@10cc8000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc8000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x353>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x171>;
						phandle = <0x170>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x172>;
						phandle = <0x1b2>;
					};
				};
			};
		};

		tpda@10ac5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10ac5000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x61>;
			qcom,dsb-elem-size = <0x00 0x20 0x02 0x20 0x05 0x20 0x07 0x20 0x0a 0x20>;
			qcom,cmb-elem-size = <0x01 0x20 0x04 0x20 0x05 0x40>;
			coresight-name = "coresight-tpda-dl-north";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x354>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x173>;
						phandle = <0x13f>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x174>;
						phandle = <0x141>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x175>;
						phandle = <0x154>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x176>;
						phandle = <0x156>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x177>;
						phandle = <0x158>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x14a>;
					};
				};

				port@10 {
					reg = <0x0a>;

					endpoint {
						remote-endpoint = <0x179>;
						phandle = <0x12b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17a>;
						phandle = <0x17b>;
					};
				};
			};
		};

		funnel@10ac6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10ac6000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_north";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x355>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x17a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x17c>;
						phandle = <0x143>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x17d>;
						phandle = <0x193>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x17e>;
						phandle = <0x1b7>;
					};
				};
			};
		};

		tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			coresight-name = "coresight-tpda-modem";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x356>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x17f>;
						phandle = <0x131>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x180>;
						phandle = <0x132>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x181>;
						phandle = <0x188>;
					};
				};
			};
		};

		funnel@1080d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x357>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x182>;
						phandle = <0x133>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x184>;
					};
				};
			};
		};

		funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x358>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x184>;
						phandle = <0x183>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x135>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x186>;
						phandle = <0x189>;
					};
				};
			};
		};

		funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x359>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x134>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x188>;
						phandle = <0x181>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x189>;
						phandle = <0x186>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x18a>;
						phandle = <0x1b6>;
					};
				};
			};
		};

		tpda@13863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x13863000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x02 0x20 0x04 0x20>;
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20 0x03 0x40>;
			coresight-name = "coresight-tpda-apss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x35a>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x18b>;
						phandle = <0x12c>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x18c>;
						phandle = <0x12d>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x18d>;
						phandle = <0x12f>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x18e>;
						phandle = <0x12e>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x18f>;
						phandle = <0x130>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x190>;
						phandle = <0x192>;
					};
				};
			};
		};

		funnel@13810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x35b>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x191>;
						phandle = <0x1df>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x192>;
						phandle = <0x190>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x193>;
						phandle = <0x17d>;
					};
				};
			};
		};

		tpda@10c2e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2e000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x02 0x20 0x09 0x20 0x0e 0x20 0x0f 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			qcom,cmb-elem-size = <0x02 0x20 0x0d 0x40 0x0e 0x40 0x10 0x20 0x13 0x40 0x16 0x20 0x17 0x20 0x18 0x40 0x19 0x40 0x1b 0x40>;
			coresight-name = "coresight-tpda-dl-center";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x35c>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x194>;
						phandle = <0x116>;
					};
				};

				port@9 {
					reg = <0x09>;

					endpoint {
						remote-endpoint = <0x195>;
						phandle = <0x16b>;
					};
				};

				port@d {
					reg = <0x0d>;

					endpoint {
						remote-endpoint = <0x196>;
						phandle = <0x167>;
					};
				};

				port@e {
					reg = <0x0e>;

					endpoint {
						remote-endpoint = <0x197>;
						phandle = <0x169>;
					};
				};

				port@f {
					reg = <0x0f>;

					endpoint {
						remote-endpoint = <0x198>;
						phandle = <0x15f>;
					};
				};

				port@10 {
					reg = <0x10>;

					endpoint {
						remote-endpoint = <0x199>;
						phandle = <0x161>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						remote-endpoint = <0x19a>;
						phandle = <0x11a>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						remote-endpoint = <0x19b>;
						phandle = <0x11b>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						remote-endpoint = <0x19c>;
						phandle = <0x11c>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						remote-endpoint = <0x19d>;
						phandle = <0x11d>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x19e>;
						phandle = <0x11e>;
					};
				};

				port@18 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x19f>;
						phandle = <0x11f>;
					};
				};

				port@19 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x1a0>;
						phandle = <0x120>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x1a1>;
						phandle = <0x121>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x1a2>;
						phandle = <0x122>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a3>;
						phandle = <0x1a4>;
					};
				};
			};
		};

		funnel@10c2f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2f000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_center";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x35d>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a4>;
						phandle = <0x1a3>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x163>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1b8>;
					};
				};
			};
		};

		tpda@10c4f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c4f000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x4a>;
			coresight-name = "coresight-tpda-dl-lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0x1c 0x40>;
			qcom,dsb-elem-size = <0x00 0x20 0x02 0x20 0x1b 0x20>;
			phandle = <0x35e>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a7>;
						phandle = <0x14c>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x14e>;
					};
				};

				port@27 {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x10a>;
					};
				};

				port@28 {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x10b>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1ac>;
					};
				};
			};
		};

		funnel@10c50000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c50000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_lpass";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x35f>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ac>;
						phandle = <0x1ab>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x1b9>;
					};
				};
			};
		};

		tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <0x41>;
			coresight-name = "coresight-tpda-qdss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0x00 0x20 0x01 0x20>;
			phandle = <0x360>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x126>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1af>;
						phandle = <0x124>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x361>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x123>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1b2>;
						phandle = <0x172>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1b0>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x125>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1b5>;
						phandle = <0x1bc>;
					};
				};
			};
		};

		funnel@10042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x362>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1b6>;
						phandle = <0x18a>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x17e>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1b8>;
						phandle = <0x1a6>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1b9>;
						phandle = <0x1ad>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ba>;
						phandle = <0x1bb>;
					};
				};
			};
		};

		funnel@10045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x363>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x1ba>;
					};
				};

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1bc>;
						phandle = <0x1b5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x1c6>;
					};
				};
			};
		};

		tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-aoss";
			qcom,tpda-atid = <0x47>;
			qcom,cmb-elem-size = <0x00 0x40 0x01 0x40 0x02 0x40 0x03 0x40>;
			qcom,dsb-elem-size = <0x04 0x20>;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x364>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x10d>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1bf>;
						phandle = <0x10e>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x10f>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1c1>;
						phandle = <0x110>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x111>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c3>;
						phandle = <0x1c5>;
					};
				};
			};
		};

		funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x365>;

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1c4>;
						phandle = <0x148>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x1c3>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1bd>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c7>;
						phandle = <0x1c9>;
					};
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x366>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c8>;
						phandle = <0x1cd>;
					};
				};
			};
		};

		tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x367>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c7>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ca>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x368>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1ca>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x1cc>;
						phandle = <0x1ce>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1cd>;
						phandle = <0x1c8>;
					};
				};
			};
		};

		replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x369>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x1cc>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {

					endpoint {
						remote-endpoint = <0x1cf>;
						phandle = <0x1d0>;
					};
				};
			};
		};

		replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x36a>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d0>;
						phandle = <0x1cf>;
					};
				};
			};

			out-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d1>;
						phandle = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1d2>;
						phandle = <0x1d5>;
					};
				};
			};
		};

		tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base\0bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x58 0x4e0 0x00 0x58 0x4c0 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			qcom,sw-usb;
			dma-coherent;
			coresight-name = "coresight-tmc-etr";
			coresight-csr = <0x1d3>;
			csr-atid-offset = <0xf4>;
			csr-irqctrl-offset = <0x6c>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x36b>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d4>;
						phandle = <0x1d1>;
					};
				};
			};
		};

		tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <0x58 0x500 0x00>;
			qcom,iommu-dma-addr-pool = <0x00 0xffc00000>;
			dma-coherent;
			coresight-csr = <0x1d3>;
			csr-atid-offset = <0x104>;
			csr-irqctrl-offset = <0x70>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			interrupts = <0x00 0x10d 0x01>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x36c>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d5>;
						phandle = <0x1d2>;
					};
				};
			};
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,perflsheot-set-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x1d3>;
		};

		csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			reg-names = "csr-base\0msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			qcom,blk-size = <0x01>;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x36d>;
		};

		cti@10010000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qc_cti";
			qcom,extended_cti;
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x10>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x1d6>;
			phandle = <0x36e>;
		};

		cti@10c2a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x36f>;
		};

		cti@10c2b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c2b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x370>;
		};

		cti@10d02000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d02000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x371>;
		};

		cti@10d0c000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0c000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x372>;
		};

		cti@10d0d000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0d000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x373>;
		};

		cti@10d0e000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d0e000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x374>;
		};

		cti@10d21000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x375>;
		};

		cti@10845000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10845000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x376>;
		};

		cti@10c4a000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c4a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl_lpass_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x377>;
		};

		cti@10961000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10961000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_isdb_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x378>;
		};

		cti@10962000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10962000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_cortex_m3";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x379>;
		};

		cti@10831000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10831000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-iris_dl_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x37a>;
		};

		cti@10c61000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c61000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x37b>;
		};

		cti@10982000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10982000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x37c>;
		};

		cti@10984000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10984000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x37d>;
		};

		cti@1098b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1098b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x37e>;
		};

		cti@10C7B000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10c7b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wlan_q6_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x37f>;
		};

		cti@10b00000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
			phandle = <0x380>;
		};

		cti@10b13000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cortex_m3";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x381>;
		};

		cti@10b41000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b41000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x382>;
		};

		cti@10b4b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10b4b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x383>;
		};

		cti@138e0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x138e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x384>;
		};

		cti@138f0000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x138f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x385>;
		};

		cti@13900000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x13900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x386>;
		};

		cti@1382b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1382b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x387>;
		};

		cti@1080b000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x388>;
		};

		cti@10813000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10813000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vq6_cti";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x389>;
		};

		cti@10cc2000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_0";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x38a>;
		};

		cti@10cc3000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc3000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_1";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x38b>;
		};

		cti@10cc4000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc4000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_2";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x38c>;
		};

		cti@10cc5000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc5000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_3";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x38d>;
		};

		cti@10cc6000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cc6000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_4";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x38e>;
		};

		cti@10cd1000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cpu";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x38f>;
		};

		cti@10802000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10802000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-modem_tp_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x390>;
		};

		cti@13862000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x13862000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x391>;
		};

		cti@10d11000 {
			compatible = "arm,coresight-cti\0arm,primecell";
			reg = <0x10d11000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddrss_shrm2";
			status = "disabled";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x392>;
		};

		tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x393>;
		};

		tgu@10b0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x09>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-spmi0";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x394>;
		};

		tgu@10b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x09>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-spmi1";
			clocks = <0x52>;
			clock-names = "apb_pclk";
			phandle = <0x395>;
		};

		ete0 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x17>;
			coresight-name = "coresight-ete0";
			qcom,skip-power-up;
			atid = <0x01>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d7>;
						phandle = <0x1e0>;
					};
				};
			};
		};

		ete1 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x18>;
			coresight-name = "coresight-ete1";
			qcom,skip-power-up;
			atid = <0x02>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d8>;
						phandle = <0x1e1>;
					};
				};
			};
		};

		ete2 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x19>;
			coresight-name = "coresight-ete2";
			qcom,skip-power-up;
			atid = <0x03>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1d9>;
						phandle = <0x1e2>;
					};
				};
			};
		};

		ete3 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1a>;
			coresight-name = "coresight-ete3";
			qcom,skip-power-up;
			atid = <0x04>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1da>;
						phandle = <0x1e3>;
					};
				};
			};
		};

		ete4 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1b>;
			coresight-name = "coresight-ete4";
			qcom,skip-power-up;
			atid = <0x05>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1db>;
						phandle = <0x1e4>;
					};
				};
			};
		};

		ete5 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1c>;
			coresight-name = "coresight-ete5";
			qcom,skip-power-up;
			atid = <0x06>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x1e5>;
					};
				};
			};
		};

		ete6 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1d>;
			coresight-name = "coresight-ete6";
			qcom,skip-power-up;
			atid = <0x07>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1dd>;
						phandle = <0x1e6>;
					};
				};
			};
		};

		ete7 {
			compatible = "arm,embedded-trace-extension";
			cpu = <0x1e>;
			coresight-name = "coresight-ete7";
			qcom,skip-power-up;
			atid = <0x08>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1de>;
						phandle = <0x1e7>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x1df>;
						phandle = <0x191>;
					};
				};
			};

			in-ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e0>;
						phandle = <0x1d7>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1e1>;
						phandle = <0x1d8>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						remote-endpoint = <0x1e2>;
						phandle = <0x1d9>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						remote-endpoint = <0x1e3>;
						phandle = <0x1da>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						remote-endpoint = <0x1e4>;
						phandle = <0x1db>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						remote-endpoint = <0x1e5>;
						phandle = <0x1dc>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						remote-endpoint = <0x1e6>;
						phandle = <0x1dd>;
					};
				};

				port@7 {
					reg = <0x07>;

					endpoint {
						remote-endpoint = <0x1e7>;
						phandle = <0x1de>;
					};
				};
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,secure_cdsp {
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,dma-heap-type = <0x00>;
				memory-region = <0x1e8>;
				qcom,token = <0x20000000>;
			};

			qcom,adsp {
				qcom,dma-heap-name = "qcom,adsp";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x1e9>;
			};

			qcom,user_contig {
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x56>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x02>;
				qcom,uncached-heap;
				memory-region = <0x54>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x55>;
			};

			qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x1ea>;
			};

			qcom,demura {
				qcom,dma-heap-name = "qcom,demura";
				qcom,dma-heap-type = <0x02>;
				qcom,max-align = <0x09>;
				memory-region = <0x1eb>;
			};

			qcom,audio_ml {
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <0x02>;
				memory-region = <0x1ec>;
			};
		};

		qcom,gdsc@ad10004 {
			compatible = "qcom,gdsc";
			reg = <0xad10004 0x04>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x08>;
			clock-names = "ahb_clk";
			parent-supply = <0x2e>;
			phandle = <0x396>;
		};

		qcom,gdsc@ad13004 {
			compatible = "qcom,gdsc";
			reg = <0xad13004 0x04>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x08>;
			clock-names = "ahb_clk";
			parent-supply = <0x2e>;
			phandle = <0x397>;
		};

		qcom,gdsc@ad14004 {
			compatible = "qcom,gdsc";
			reg = <0xad14004 0x04>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x08>;
			clock-names = "ahb_clk";
			parent-supply = <0x2e>;
			phandle = <0x398>;
		};

		qcom,gdsc@ad14078 {
			compatible = "qcom,gdsc";
			reg = <0xad14078 0x04>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x08>;
			clock-names = "ahb_clk";
			parent-supply = <0x2e>;
			phandle = <0x399>;
		};

		qcom,gdsc@ad11004 {
			compatible = "qcom,gdsc";
			reg = <0xad11004 0x04>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x08>;
			clock-names = "ahb_clk";
			parent-supply = <0x2e>;
			phandle = <0x39a>;
		};

		qcom,gdsc@ad15120 {
			compatible = "qcom,gdsc";
			reg = <0xad15120 0x04>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x08>;
			clock-names = "ahb_clk";
			parent-supply = <0x2e>;
			phandle = <0x39b>;
		};

		qcom,gdsc@adf4004 {
			compatible = "qcom,gdsc";
			reg = <0xadf4004 0x04>;
			regulator-name = "cam_cc_camss_top_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x39c>;
		};

		qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x04>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <0x1ed>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x10>;
			clock-names = "ahb_clk";
			parent-supply = <0x30>;
			phandle = <0x1ed>;
		};

		qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x04>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x10>;
			clock-names = "ahb_clk";
			parent-supply = <0x30>;
			phandle = <0x39d>;
		};

		qcom,disp0-gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 0x04>;
			regulator-name = "disp0_cc_mdss_core_gdsc";
			proxy-supply = <0x1ee>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x1ee>;
		};

		qcom,disp0-gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 0x04>;
			regulator-name = "disp0_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x39e>;
		};

		qcom,disp1-gdsc@15709000 {
			compatible = "qcom,gdsc";
			reg = <0x15709000 0x04>;
			regulator-name = "disp1_cc_mdss_core_gdsc";
			proxy-supply = <0x1ef>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x1ef>;
		};

		qcom,disp1-gdsc@1570b000 {
			compatible = "qcom,gdsc";
			reg = <0x1570b000 0x04>;
			regulator-name = "disp1_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x39f>;
		};

		syscon@162128 {
			compatible = "syscon";
			reg = <0x162128 0x04>;
			phandle = <0x1f0>;
		};

		syscon@162204 {
			compatible = "syscon";
			reg = <0x162204 0x04>;
			phandle = <0x3a0>;
		};

		qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			reg = <0x17b004 0x04>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1f0 0x00>;
			status = "disabled";
			phandle = <0x205>;
		};

		qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			reg = <0x187004 0x04>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,retain-regs;
			proxy-supply = <0x1f1>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x1f1>;
		};

		qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			reg = <0x149004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,retain-regs;
			proxy-supply = <0x1f2>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x1f2>;
		};

		qcom,gdsc@17c000 {
			compatible = "qcom,gdsc";
			reg = <0x17c000 0x04>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1f0 0x03>;
			status = "disabled";
			phandle = <0x3a1>;
		};

		qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 0x04>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1f0 0x01>;
			status = "disabled";
			phandle = <0x3a2>;
		};

		qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			reg = <0x19e000 0x04>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1f0 0x04>;
			status = "disabled";
			phandle = <0x3a3>;
		};

		qcom,pcie2-gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 0x04>;
			regulator-name = "gcc_pcie_2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <0x1f0 0x02>;
			status = "disabled";
			phandle = <0x3a4>;
		};

		qcom,gdsc@160018 {
			compatible = "qcom,gdsc";
			reg = <0x160018 0x04>;
			regulator-name = "gcc_usb3_phy_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x3a5>;
		};

		qcom,gdsc@1b6020 {
			compatible = "qcom,gdsc";
			reg = <0x1b6020 0x04>;
			regulator-name = "gcc_venus_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x3a6>;
		};

		qcom,gdsc@1b6044 {
			compatible = "qcom,gdsc";
			reg = <0x1b6044 0x04>;
			regulator-name = "gcc_vcodec0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
			phandle = <0x3a7>;
		};

		qcom,gdsc@18d050 {
			compatible = "qcom,gdsc";
			reg = <0x18d050 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x1f9>;
		};

		qcom,gdsc@18d058 {
			compatible = "qcom,gdsc";
			reg = <0x18d058 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x3a8>;
		};

		qcom,gdsc@18d078 {
			compatible = "qcom,gdsc";
			reg = <0x18d078 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x3a9>;
		};

		qcom,gdsc@18d07c {
			compatible = "qcom,gdsc";
			reg = <0x18d07c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x3aa>;
		};

		qcom,gdsc@18d088 {
			compatible = "qcom,gdsc";
			reg = <0x18d088 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x3ab>;
		};

		qcom,gdsc@18d08c {
			compatible = "qcom,gdsc";
			reg = <0x18d08c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
			phandle = <0x3ac>;
		};

		qcom,gdsc@18d054 {
			compatible = "qcom,gdsc";
			reg = <0x18d054 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x1fd>;
		};

		qcom,gdsc@18d06c {
			compatible = "qcom,gdsc";
			reg = <0x18d06c 0x04>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x3ad>;
		};

		qcom,gdsc@18d05c {
			compatible = "qcom,gdsc";
			reg = <0x18d05c 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x3ae>;
		};

		qcom,gdsc@18d060 {
			compatible = "qcom,gdsc";
			reg = <0x18d060 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <0x30>;
			phandle = <0x3af>;
		};

		syscon@3d9953c {
			compatible = "syscon";
			reg = <0x3d9953c 0x04>;
			phandle = <0x1f3>;
		};

		qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			reg = <0x3d99108 0x04>;
			hw-ctrl-addr = <0x1f3>;
			regulator-name = "gpu_cc_cx_gdsc";
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x08>;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x1b>;
			clock-names = "ahb_clk";
			parent-supply = <0x30>;
			qcom,clk-ctrl = <0x4e 0x9130 0x16 0x01>;
			phandle = <0x1f8>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			reg = <0x3d99504 0x04>;
			phandle = <0x1f4>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			reg = <0x3d99058 0x04>;
			phandle = <0x1f5>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			reg = <0x3d99358 0x04>;
			phandle = <0x1f6>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			reg = <0x3d9958c 0x04>;
			phandle = <0x1f7>;
		};

		qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			reg = <0x3d9905c 0x04>;
			regulator-name = "gpu_cc_gx_gdsc";
			domain-addr = <0x1f4>;
			sw-reset = <0x1f5 0x1f6 0x1f7>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x1b>;
			clock-names = "ahb_clk";
			parent-supply = <0x2f>;
			qcom,skip-disable-before-sw-enable;
			phandle = <0x213>;
		};

		qcom,gdsc@aaf81a4 {
			compatible = "qcom,gdsc";
			reg = <0xaaf81a4 0x04>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <0x2d>;
			phandle = <0x3b0>;
		};

		qcom,gdsc@aaf8084 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8084 0x04>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <0x2d>;
			phandle = <0x3b1>;
		};

		qcom,gdsc@aaf8244 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8244 0x04>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <0x2d>;
			phandle = <0x3b2>;
		};

		qcom,gdsc@aaf8124 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8124 0x04>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x39 0x80>;
			clock-names = "ahb_clk";
			parent-supply = <0x2d>;
			phandle = <0x3b3>;
		};

		qcom,gdsc@aaf5004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf5004 0x04>;
			regulator-name = "video_cc_mvsc_gdsc";
			qcom,retain-regs;
			status = "disabled";
			phandle = <0x3b4>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x08 0x02 0x04>;
			mboxes = <0x5b 0x08 0x02>;
			phandle = <0x3b5>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x06 0x03 0x04>;
			mboxes = <0x5b 0x06 0x03>;
			phandle = <0x3b6>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x5b 0x03 0x03 0x04>;
			mboxes = <0x5b 0x03 0x03>;
			phandle = <0x3b7>;
		};

		kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500\0qcom,adreno-smmu";
			reg = <0x3da0000 0x20000 0x3dd6000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x06>;
			qcom,num-smr-override = <0x06>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x1f8>;
			clocks = <0x4e 0x07 0x4e 0x14 0x4e 0x10 0x39 0x1e 0x39 0x1f 0x4e 0x02>;
			clock-names = "gpu_cc_cx_gmu\0gpu_cc_hub_cx_int\0gpu_cc_hlos1_vote_gpu_smmu\0gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb";
			qcom,actlr = <0x00 0x7ff 0x32b>;
			interrupts = <0x00 0x2a1 0x04 0x00 0x2a6 0x04 0x00 0x2a7 0x04 0x00 0x2a8 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04>;
			phandle = <0x1fe>;

			gfx_0_tbu@3de9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dd9000 0x1000 0x3dd6200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x3b8>;
			};

			gfx_1_tbu@3ded000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3ddd000 0x1000 0x3dd6208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x3b9>;
			};
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x151ce000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <0x4e>;
			qcom,num-smr-override = <0x78>;
			qcom,handoff-smrs = <0x2800 0x402>;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			dma-coherent;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x19c 0x04 0x00 0x1a5 0x04 0x00 0x2c3 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04 0x00 0x2b2 0x04 0x00 0x2b3 0x04 0x00 0x2b4 0x04 0x00 0x2b5 0x04 0x00 0x2b6 0x04 0x00 0x2b7 0x04 0x00 0x2b8 0x04 0x00 0x2b9 0x04>;
			interconnects = <0x42 0x02 0x7a 0x24b>;
			qcom,active-only;
			qcom,actlr = <0x800 0x7ff 0x01 0x2800 0x7ff 0x01 0x2180 0x41f 0x103 0x2160 0x41f 0x303>;
			phandle = <0x58>;

			anoc_1_tbu@151d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d1000 0x1000 0x151ce200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				interconnects = <0x42 0x02 0x7a 0x20f>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3ba>;
			};

			anoc_2_tbu@151d5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d5000 0x1000 0x151ce208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interconnects = <0x42 0x02 0x7a 0x20f>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3bb>;
			};

			mnoc_hf_0_tbu@151d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151d9000 0x1000 0x151ce210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1f9>;
				interconnects = <0x1fa 0x0e 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3bc>;
			};

			mnoc_hf_1_tbu@151dd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151dd000 0x1000 0x151ce218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1f9>;
				interconnects = <0x1fa 0x0e 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3bd>;
			};

			compute_1_tbu@151e1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e1000 0x1000 0x151ce220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				interconnects = <0x64 0x28 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3be>;
			};

			compute_0_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e5000 0x1000 0x151ce228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				interconnects = <0x64 0x28 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3bf>;
			};

			lpass_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e9000 0x1000 0x151ce230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				interconnects = <0x1fb 0x27 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3c0>;
			};

			pcie_tbu@151ed000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151ed000 0x1000 0x151ce238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				interconnects = <0x1fc 0x2b 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3c1>;
			};

			sf_0_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f1000 0x1000 0x151ce240 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1fd>;
				interconnects = <0x1fa 0x10 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3c2>;
			};

			sf_1_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f5000 0x1000 0x151ce248 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1fd>;
				interconnects = <0x1fa 0x10 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3c3>;
			};

			mnoc_hf_1_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f9000 0x1000 0x151ce250 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1f9>;
				interconnects = <0x1fa 0x0e 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3c4>;
			};

			mnoc_hf_3_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151fd000 0x1000 0x151ce258 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2c00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x1f9>;
				interconnects = <0x1fa 0x0e 0x3f 0x200>;
				qcom,active-only;
				qcom,micro-idle;
				phandle = <0x3c5>;
			};
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <0x6a>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x58 0x400 0x00>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x58 0x400 0x00>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x58 0x400 0x00>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x58 0x401 0x00>;
				dma-coherent;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x58 0x400 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <0x0a>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x1fe 0x07 0x400>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x1fe 0x07 0x400>;
				dma-coherent;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf";
			cell-index = <0x00>;
			linux,pci-domain = <0x00>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x1ff>;
			interrupts = <0x00 0x01 0x02 0x03 0x04>;
			interrupt-names = "int_global_int\0int_a\0int_b\0int_c\0int_d";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x01 0x00 0x8c 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x95 0x04 0x00 0x00 0x00 0x02 0x01 0x00 0x96 0x04 0x00 0x00 0x00 0x03 0x01 0x00 0x97 0x04 0x00 0x00 0x00 0x04 0x01 0x00 0x98 0x04>;
			msi-map = <0x00 0x200 0x5980 0x01 0x100 0x200 0x5981 0x20>;
			perst-gpio = <0x25 0x75 0x00>;
			wake-gpio = <0x25 0x77 0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x201 0x202 0x203>;
			pinctrl-1 = <0x201 0x204 0x203>;
			gdsc-vdd-supply = <0x205>;
			vreg-1p8-supply = <0x206>;
			vreg-0p9-supply = <0x207>;
			vreg-cx-supply = <0x30>;
			vreg-mx-supply = <0x32>;
			qcom,vreg-1p8-voltage-level = <0x124f80 0x124f80 0x3a98>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0xb608>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x00>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x00>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x80 0x80 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x1fc 0x2b 0x3f 0x200>;
			clocks = <0x39 0x27 0x37 0x00 0x39 0x20 0x39 0x22 0x39 0x24 0x39 0x29 0x39 0x23 0x39 0x2a 0x39 0x25 0x39 0x0f 0x39 0x04 0x39 0x28 0x208>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_phy_refgen_clk\0pcie_ddrss_sf_tbu_clk\0pcie_aggre_noc_0_axi_clk\0pcie_pipe_clk_mux\0pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0x00 0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00 0x00>;
			resets = <0x39 0x03 0x39 0x06>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1c00>;
			iommu-map = <0x00 0x58 0x1c00 0x01 0x100 0x58 0x1c01 0x01>;
			qcom,boot-option = <0x01>;
			qcom,aux-clk-freq = <0x14>;
			qcom,drv-supported;
			qcom,no-l0s-supported;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,l1-2-th-scale = <0x02>;
			qcom,l1-2-th-value = <0x96>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <0x0a>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,config-recovery;
			qcom,pcie-phy-ver = <0x68>;
			qcom,phy-status-offset = <0x214>;
			qcom,phy-status-bit = <0x06>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xca 0x00 0x1b8 0x18 0x00 0x1b4 0xa2 0x00 0x50 0x07 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0xee4 0x20 0x00 0xe84 0x75 0x00 0xe90 0x3f 0x00 0x115c 0x7f 0x00 0x1160 0xff 0x00 0x1164 0xbf 0x00 0x1168 0x3f 0x00 0x116c 0xd8 0x00 0x1170 0xdc 0x00 0x1174 0xdc 0x00 0x1178 0x5c 0x00 0x117c 0x34 0x00 0x1180 0xa6 0x00 0x1190 0x34 0x00 0x1194 0x38 0x00 0x10d8 0x07 0x00 0xe3c 0x16 0x00 0xe40 0x04 0x00 0x10dc 0x00 0x00 0x104c 0x08 0x00 0x1050 0x08 0x00 0x1044 0xf0 0x00 0x11a4 0x38 0x00 0x10cc 0xf0 0x00 0x10f4 0x07 0x00 0x1008 0x09 0x00 0x1014 0x05 0x00 0x694 0x00 0x00 0x654 0x00 0x00 0x6a8 0x0f 0x00 0x48 0x90 0x00 0x620 0xc1 0x00 0x388 0x77 0x00 0x398 0x0b 0x00 0x2dc 0x05 0x00 0x608 0x13 0x00 0x200 0x00 0x00 0x244 0x03 0x00>;
			status = "disabled";
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x00>;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x204 0x730 0x734 0x738 0x73c>;
			qcom,phy-debug-reg = <0x68 0x140 0x144 0x148 0x14c 0x150 0x160 0x178 0xed0 0xedc 0xf34 0xf38 0xf3c 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0x11e8 0xa00 0xa04 0xa08 0xa0c 0xa10 0xa14 0xa18 0xc20 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x600 0x604 0x1204 0x1210>;
			phandle = <0x1ff>;

			pcie0_rp {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x3c6>;
			};
		};

		qcom,pcie0_msi@0x17110040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17110040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			status = "disabled";
			phandle = <0x3c7>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			USB3_GDSC-supply = <0x1f2>;
			clocks = <0x39 0x74 0x39 0x0d 0x39 0x06 0x39 0x76 0x39 0x79>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk";
			resets = <0x39 0x0f>;
			reset-names = "core_reset";
			interrupts-extended = <0x2c 0x0e 0x01 0x01 0x00 0x82 0x04 0x2c 0x11 0x04 0x2c 0x0f 0x01>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,pm-qos-latency = <0x02>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			interconnect-names = "usb-ddr\0usb-ipa\0ddr-usb";
			interconnects = <0x7d 0x30 0x3f 0x200 0x7d 0x30 0x7a 0x210 0x42 0x02 0x7a 0x225>;
			phandle = <0x3c8>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd93c>;
				iommus = <0x58 0x40 0x00>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				dma-coherent;
				interrupts = <0x00 0x85 0x04>;
				usb-phy = <0x209 0x20a>;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,usb2-gadget-lpm-disable;
				snps,usb2-lpm-disable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				snps,ssp-u3-u0-quirk;
				tx-fifo-resize;
				dr_mode = "peripheral";
				maximum-speed = "super-speed-plus";
				imod-interval-ns = <0xf4240>;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x18000>;
				interrupts = <0x00 0x84 0x04>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x10064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x114 0x88e2000 0x04>;
			reg-names = "hsusb_phy_base\0eud_enable_reg";
			vdd-supply = <0x207>;
			vdda18-supply = <0x20b>;
			vdda33-supply = <0x20c>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xe04de>;
			clocks = <0x37 0x00 0x39 0x14>;
			clock-names = "ref_clk_src\0ref_clk";
			resets = <0x39 0x1b>;
			reset-names = "phy_reset";
			phandle = <0x209>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x20d>;
			qcom,vdd-voltage-level = <0x00 0xdea80 0xdea80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x206>;
			resets = <0x39 0x10 0x39 0x12>;
			reset-names = "global_phy_reset\0phy_reset";
			clocks = <0x39 0x7b 0x39 0x7e 0x39 0x7f 0x3d 0x37 0x00 0x39 0x7d 0x39 0x7a>;
			clock-names = "aux_clk\0pipe_clk\0pipe_clk_mux\0pipe_clk_ext_src\0ref_clk_src\0com_aux_clk\0ref_clk";
			pinctrl-names = "default";
			pinctrl-0 = <0x20e>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x08 0x04 0x1c 0x00 0x10 0x1c8c>;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x101c 0x31 0x1020 0x01 0x1024 0xde 0x1028 0x07 0x1030 0xde 0x1034 0x07 0x1050 0x0a 0x1060 0x20 0x1074 0x06 0x1078 0x06 0x107c 0x16 0x1080 0x16 0x1084 0x36 0x1088 0x36 0x1094 0x1a 0x10a4 0x04 0x10ac 0x14 0x10b0 0x34 0x10b4 0x34 0x10b8 0x82 0x10bc 0x82 0x10c4 0x82 0x10cc 0xab 0x10d0 0xea 0x10d4 0x02 0x10d8 0xab 0x10dc 0xea 0x10e0 0x02 0x110c 0x02 0x1110 0x24 0x1118 0x24 0x111c 0x02 0x1158 0x01 0x116c 0x08 0x11ac 0xca 0x11b0 0x1e 0x11b4 0xca 0x11b8 0x1e 0x11bc 0x11 0x1234 0x00 0x1238 0x00 0x123c 0x16 0x1240 0x0e 0x1284 0x35 0x128c 0x3f 0x1290 0x7f 0x1294 0x3f 0x12a4 0x12 0x12e4 0x21 0x1408 0x09 0x1414 0x04 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0x0f 0x1444 0x99 0x144c 0x08 0x1450 0x08 0x1454 0x00 0x1458 0x04 0x14d4 0x54 0x14d8 0x0f 0x14ec 0x0f 0x14f0 0x4a 0x14f4 0x0a 0x14f8 0xc0 0x14fc 0x00 0x1510 0x47 0x151c 0x04 0x1524 0x0e 0x155c 0xbb 0x1560 0x7b 0x1564 0xbb 0x1568 0x3d 0x156c 0xdb 0x1570 0x64 0x1574 0x24 0x1578 0xd2 0x157c 0x13 0x1580 0xa9 0x15a0 0x04 0x15a4 0x38 0x1460 0xa0 0x15a8 0x0c 0x14dc 0x00 0x15b0 0x10 0x1634 0x00 0x1638 0x00 0x163c 0x16 0x1640 0x0e 0x1684 0x35 0x168c 0x3f 0x1690 0x7f 0x1694 0x3f 0x16a4 0x12 0x16e4 0x21 0x1808 0x09 0x1814 0x04 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0x0f 0x1844 0x99 0x184c 0x08 0x1850 0x08 0x1854 0x00 0x1858 0x04 0x18d4 0x54 0x18d8 0x0f 0x18ec 0x0f 0x18f0 0x4a 0x18f4 0x0a 0x18f8 0xc0 0x18fc 0x00 0x1910 0x47 0x191c 0x04 0x1924 0x0e 0x195c 0xbb 0x1960 0x7b 0x1964 0xbb 0x1968 0x3c 0x196c 0xdb 0x1970 0x64 0x1974 0x24 0x1978 0xd2 0x197c 0x13 0x1980 0xa9 0x19a0 0x04 0x19a4 0x38 0x1860 0xa0 0x19a8 0x0c 0x18dc 0x00 0x1f40 0x40 0x1f44 0x00 0x1d90 0xe7 0x1d94 0x03 0x19b0 0x10 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d88 0xaa 0x1db0 0x0a 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0x0c 0x1ddc 0x4b 0x1dec 0x10 0x1f18 0xf8 0x1f3c 0x07>;
			phandle = <0x20a>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x58 0x180f 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0\0qcom,adreno-gpu-a662";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3de0000 0x10000 0x10900000 0x80000>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc\0rscc\0qdss_gfx";
			interrupts = <0x00 0x12c 0x04 0x00 0x11e 0x04>;
			interrupt-names = "kgsl_3d0_irq\0freq_limiter_irq";
			resets = <0x4e 0x0a>;
			reset-names = "freq_limiter_irq_clear";
			clocks = <0x39 0x1e 0x39 0x1f 0x4e 0x02 0x4e 0x10 0x4e 0x07 0x4e 0x12 0x4e 0x14 0x52>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_hlos1_vote_gpu_smmu\0gpu_cc_cx_gmu\0gpu_cc_hub_aon\0gpu_cc_hub_cx_int\0apb_pclk";
			qcom,chipid = <0x6060201>;
			qcom,gpu-model = "Adreno662v2";
			qcom,no-nap;
			qcom,highest-bank-bit = <0x0f>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x04>;
			qcom,tzone-names = "gpuss-0\0gpuss-1";
			interconnects = <0x42 0x13 0x3f 0x200>;
			interconnect-names = "gpu_icc_path";
			qcom,bus-table-ddr7 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7f22ff>;
			qcom,bus-table-ddr8 = <0x00 0xbebc2 0x1ae1b6 0x209a8e 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,bus-table-cnoc = <0x00 0x64>;
			nvmem-cells = <0x20f 0x210 0x211>;
			nvmem-cell-names = "speed_bin\0gaming_bin\0gpu_model";
			#cooling-cells = <0x02>;
			phandle = <0x8a>;

			zap-shader {
				memory-region = <0x212>;
			};

			qcom,gpu-models {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-models";

				qcom,gpu-model@0 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <0x5f>;
					qcom,gpu-model = "Adreno644v1";
					qcom,vk-device-id = <0x6060201>;
				};

				qcom,gpu-model@1 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <0x73>;
					qcom,gpu-model = "Adreno645v1";
					qcom,vk-device-id = <0x6060202>;
				};

				qcom,gpu-model@2 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <0x9f>;
					qcom,gpu-model = "Adreno649v1";
					qcom,vk-device-id = <0x6060203>;
				};

				qcom,gpu-model@3 {
					compatible = "qcom,adreno-gpu-a662";
					qcom,gpu-model-id = <0x00>;
					qcom,gpu-model = "Adreno649v1";
					qcom,vk-device-id = <0x6060203>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,level = <0x140>;
						qcom,cx-level = <0x1a0>;
						qcom,acd-level = <0x88285ffd>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,cx-level = <0x180>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,cx-level = <0x100>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,cx-level = <0xc0>;
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,cx-level = <0x80>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x05>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <0x38>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x9f>;
					qcom,initial-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,level = <0x140>;
						qcom,cx-level = <0x1a0>;
						qcom,acd-level = <0x88285ffd>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x284af100>;
						qcom,level = <0x100>;
						qcom,cx-level = <0x180>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x09>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x09>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = "$=X";
						qcom,level = <0xe0>;
						qcom,cx-level = <0x100>;
						qcom,acd-level = <0xa8285ffd>;
						qcom,bus-freq-ddr7 = <0x09>;
						qcom,bus-min-ddr7 = <0x08>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x07>;
						qcom,bus-min-ddr8 = <0x06>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,cx-level = <0xc0>;
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x06>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,cx-level = <0x80>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x05>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <0x38>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x73>;
					qcom,initial-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x202fbf00>;
						qcom,level = <0xc0>;
						qcom,cx-level = <0xc0>;
						qcom,acd-level = <0x88295ffd>;
						qcom,bus-freq-ddr7 = <0x08>;
						qcom,bus-min-ddr7 = <0x07>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x08>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,cx-level = <0x80>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x05>;
						qcom,bus-min-ddr8 = <0x05>;
						qcom,bus-max-ddr8 = <0x07>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <0x38>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x5f>;
					qcom,initial-pwrlevel = <0x01>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x1a67a4c0>;
						qcom,level = <0x80>;
						qcom,cx-level = <0x80>;
						qcom,acd-level = <0x882a5ffd>;
						qcom,bus-freq-ddr7 = <0x07>;
						qcom,bus-min-ddr7 = <0x05>;
						qcom,bus-max-ddr7 = <0x09>;
						qcom,bus-freq-ddr8 = <0x08>;
						qcom,bus-min-ddr8 = <0x07>;
						qcom,bus-max-ddr8 = <0x09>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x10fcc140>;
						qcom,level = <0x40>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0xa82a5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0xdb58580>;
						qcom,level = <0x38>;
						qcom,cx-level = <0x40>;
						qcom,acd-level = <0x882f5ffd>;
						qcom,bus-freq-ddr7 = <0x03>;
						qcom,bus-min-ddr7 = <0x02>;
						qcom,bus-max-ddr7 = <0x08>;
						qcom,bus-freq-ddr8 = <0x03>;
						qcom,bus-min-ddr8 = <0x02>;
						qcom,bus-max-ddr8 = <0x06>;
					};
				};
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x20000>;
			vddcx-supply = <0x1f8>;
			phandle = <0x3c9>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1fe 0x00 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x3ca>;
			};

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1fe 0x01 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x3cb>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1fe 0x02 0x400>;
				qcom,iommu-dma = "disabled";
				phandle = <0x3cc>;
			};
		};

		qcom,gmu@3d69000 {
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x34000 0xb290000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			regulator-names = "vddcx\0vdd";
			iommus = <0x1fe 0x05 0x400>;
			qcom,iommu-dma = "disabled";
			vddcx-supply = <0x1f8>;
			vdd-supply = <0x213>;
			clocks = <0x4e 0x07 0x4e 0x0a 0x39 0x0e 0x39 0x1e 0x4e 0x02 0x4e 0x14 0x4e 0x10 0x52>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0ahb_clk\0hub_clk\0smmu_vote\0apb_pclk";
			mboxes = <0x34 0x00>;
			mbox-names = "aop";
			phandle = <0x3cd>;
		};

		thermal-sensor@c263000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc263000 0x1ff 0xc222000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fa 0x04 0x00 0x1fc 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x7f>;
		};

		thermal-sensor@c265000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc265000 0x1ff 0xc223000 0x1ff>;
			#qcom,sensors = <0x10>;
			interrupts = <0x00 0x1fb 0x04 0x00 0x1fd 0x04>;
			interrupt-names = "uplow\0critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x98>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0-pause {
				qcom,cpus = <0x17>;
				qcom,cdev-alias = "thermal-pause-1";
				#cooling-cells = <0x02>;
				phandle = <0x9a>;
			};

			cpu1-pause {
				qcom,cpus = <0x18>;
				qcom,cdev-alias = "thermal-pause-2";
				#cooling-cells = <0x02>;
				phandle = <0x9c>;
			};

			cpu2-pause {
				qcom,cpus = <0x19>;
				qcom,cdev-alias = "thermal-pause-4";
				#cooling-cells = <0x02>;
				phandle = <0x9e>;
			};

			cpu3-pause {
				qcom,cpus = <0x1a>;
				qcom,cdev-alias = "thermal-pause-8";
				#cooling-cells = <0x02>;
				phandle = <0xa0>;
			};

			cpu5-pause {
				qcom,cpus = <0x1c>;
				qcom,cdev-alias = "thermal-pause-20";
				#cooling-cells = <0x02>;
				phandle = <0x81>;
			};

			cpu6-pause {
				qcom,cpus = <0x1d>;
				qcom,cdev-alias = "thermal-pause-40";
				#cooling-cells = <0x02>;
				phandle = <0x84>;
			};

			cpu7-pause {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "thermal-pause-80";
				#cooling-cells = <0x02>;
				phandle = <0x87>;
			};

			apc1-pause {
				qcom,cpus = <0x1c 0x1d 0x1e>;
				qcom,cdev-alias = "thermal-pause-E0";
				#cooling-cells = <0x02>;
				phandle = <0x3ce>;
			};

			cpu-6-7-pause {
				qcom,cpus = <0x1d 0x1e>;
				qcom,cdev-alias = "thermal-pause-C0";
				#cooling-cells = <0x02>;
				phandle = <0x3cf>;
			};

			cpu-5-6-pause {
				qcom,cpus = <0x1c 0x1d>;
				qcom,cdev-alias = "thermal-pause-60";
				#cooling-cells = <0x02>;
				phandle = <0x8d>;
			};

			cpu-2-3-7-pause {
				qcom,cpus = <0x19 0x1a 0x1e>;
				qcom,cdev-alias = "thermal-pause-8C";
				#cooling-cells = <0x02>;
				phandle = <0x90>;
			};

			pause-cpu0 {
				qcom,cpus = <0x17>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <0x18>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <0x19>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <0x1a>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu5 {
				qcom,cpus = <0x1c>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <0x1d>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <0x1e>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0-hotplug {
				qcom,cpu = <0x17>;
				qcom,cdev-alias = "cpu-hotplug0";
				#cooling-cells = <0x02>;
				phandle = <0x3d0>;
			};

			cpu1-hotplug {
				qcom,cpu = <0x18>;
				qcom,cdev-alias = "cpu-hotplug1";
				#cooling-cells = <0x02>;
				phandle = <0x3d1>;
			};

			cpu2-hotplug {
				qcom,cpu = <0x19>;
				qcom,cdev-alias = "cpu-hotplug2";
				#cooling-cells = <0x02>;
				phandle = <0x3d2>;
			};

			cpu3-hotplug {
				qcom,cpu = <0x1a>;
				qcom,cdev-alias = "cpu-hotplug3";
				#cooling-cells = <0x02>;
				phandle = <0x3d3>;
			};

			cpu5-hotplug {
				qcom,cpu = <0x1c>;
				qcom,cdev-alias = "cpu-hotplug5";
				#cooling-cells = <0x02>;
				phandle = <0x3d4>;
			};

			cpu6-hotplug {
				qcom,cpu = <0x1d>;
				qcom,cdev-alias = "cpu-hotplug6";
				#cooling-cells = <0x02>;
				phandle = <0x3d5>;
			};

			cpu7-hotplug {
				qcom,cpu = <0x1e>;
				qcom,cdev-alias = "cpu-hotplug7";
				#cooling-cells = <0x02>;
				phandle = <0x3d6>;
			};
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			thermal-cluster-1-2 {
				qcom,cluster0 = <0x1b 0x1c 0x1d>;
				qcom,cluster1 = <0x1e>;
				#cooling-cells = <0x02>;
				phandle = <0x3d7>;
			};
		};

		thermal-ddr-freq-table {
			qcom,freq-tbl = <0x1fef00>;
			phandle = <0x214>;
		};

		qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <0x02>;
			qcom,freq-table = <0x214>;
			qcom,bus-width = <0x04>;
			interconnects = <0x3f 0x03 0x3f 0x200>;
			phandle = <0xad>;
		};

		qcom,limits-dcvs {
			compatible = "qcom,msm-hw-limits";
			isens_vref_0p8-supply = <0x215>;
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens_vref_1p8-supply = <0x216>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x3d8>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0x8c>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x3d9>;
				};
			};

			modem {
				qcom,instance-id = <0x00>;

				mmodem_lte_dsc_kr {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3da>;
				};

				modem_nr_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3db>;
				};

				modem_nr_scg_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x8e>;
				};

				sdr0_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3dc>;
				};

				sdr1_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3dd>;
				};

				sdr0_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3de>;
				};

				sdr1_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3df>;
				};

				pa_lte_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e0>;
				};

				pa_lte_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e1>;
				};

				pa_nr_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e2>;
				};

				pa_nr_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e3>;
				};

				pa_nr_sdr0_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e4>;
				};

				pa_nr_sdr1_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e5>;
				};

				mmw0_dsc_kr {
					qcom,qmi-dev-name = "mmw0_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e6>;
				};

				mmw1_dsc_kr {
					qcom,qmi-dev-name = "mmw1_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e7>;
				};

				mmw2_dsc_kr {
					qcom,qmi-dev-name = "mmw2_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e8>;
				};

				mmw3_dsc_kr {
					qcom,qmi-dev-name = "mmw3_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3e9>;
				};

				mmw_ific_dsc_kr {
					qcom,qmi-dev-name = "mmw_ific_dsc";
					#cooling-cells = <0x02>;
					phandle = <0x3ea>;
				};

				wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x02>;
					phandle = <0x3eb>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0x3ec>;
				};
			};
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";

			cpu-cluster0 {
				qcom,cpus = <0x17 0x18 0x19 0x1a>;
			};

			cpu-cluster1 {
				qcom,cpus = <0x1b 0x1c 0x1d>;
			};

			cpu-cluster2 {
				qcom,cpus = <0x1e>;
			};
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0x8a>;
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				qcom,max-level = <0x03>;
				#cooling-cells = <0x02>;
				phandle = <0x3ed>;
			};
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x01>;
			phandle = <0x7e>;

			modem {
				qcom,instance-id = <0x00>;
				qcom,qmi-sensor-names = "pa\0pa_1\0sys_therm1\0sys_therm2\0modem_bcl_warn\0modem_tsens\0modem_tsens1\0sdr0_pa0\0sdr0\0sdr1_pa0\0sdr1\0sdr_mmw_therm\0mmw0\0mmw1\0mmw2\0mmw3\0mmw_pa1\0mmw_pa2\0mmw_pa3\0mmw_ific0\0sub1_modem_cfg\0sub1_lte_cc\0sub1_mcg_fr1_cc\0sub1_mcg_fr2_cc\0sub1_scg_fr1_cc\0sub1_scg_fr2_cc\0sdr0_pa\0sdr1_pa";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x217 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x218 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x219 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x21a 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};
	};

	__symbols__ {
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		cdsp_secure_heap_mem = "/reserved-memory/cdsp_secure_heap_region@80c00000";
		wlan_fw_mem = "/reserved-memory/wlan_fw_region@82a00000";
		camera_mem = "/reserved-memory/camera_region@84e00000";
		wpss_mem = "/reserved-memory/wpss_region@85300000";
		video_mem = "/reserved-memory/video_region@86c00000";
		adsp_mem = "/reserved-memory/adsp_region@87300000";
		cdsp_mem = "/reserved-memory/cdsp_region@89b00000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@8bb00000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8bb10000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@8bb1a000";
		crash_record_mem = "/reserved-memory/crash_record_region@8BB1C000";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		cvp_mem = "/reserved-memory/cvp_region@9ee00000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e55f3000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e55fc000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5600000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		qtee_mem = "/reserved-memory/qtee_region@e9b00000";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@ea000000";
		system_cma = "/reserved-memory/linux,cma";
		ramoops_mem = "/reserved-memory/ramoops_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		cdsp_cvp_mem = "/reserved-memory/cdsp_cvp_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		sdsp_mem = "/reserved-memory/sdsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		aliases = "/aliases";
		sram = "/sram@17D09400";
		cpu_scp_lpri = "/sram@17D09400/scp-shmem@0";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		LITTLE_CPU_OFF = "/idle-states/silver-c3";
		LITTLE_CPU_RAIL_OFF = "/idle-states/silver-c4";
		BIG_CPU_OFF = "/idle-states/gold-c3";
		BIG_CPU_RAIL_OFF = "/idle-states/gold-c4";
		CLUSTER_OFF = "/idle-states/cluster-d4";
		CX_RET = "/idle-states/cx-ret";
		APSS_OFF = "/idle-states/cluster-e3";
		soc = "/soc";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		slimbam = "/soc/bamdma@3304000";
		slim_msm = "/soc/slim@3340000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		bluetooth = "/soc/bt_wcn6x5x";
		intc = "/soc/interrupt-controller@17100000";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		tlmm = "/soc/pinctrl@f000000";
		qupv3_se5_2uart_pins = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins";
		qupv3_se5_2uart_active = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_active";
		qupv3_se5_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se5_2uart_pins/qupv3_se5_2uart_sleep";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_4uart_pins = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins";
		qupv3_se7_default_cts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_cts";
		qupv3_se7_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_rtsrx";
		qupv3_se7_default_tx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_default_tx";
		qupv3_se7_cts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_cts";
		qupv3_se7_rts = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rts";
		qupv3_se7_tx = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_tx";
		qupv3_se7_rx_wake = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rx_wake";
		qupv3_se7_rx_active = "/soc/pinctrl@f000000/qupv3_se7_4uart_pins/qupv3_se7_rx_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		nfc_ven = "/soc/pinctrl@f000000/nfc/nfc-ven";
		nfc_firm = "/soc/pinctrl@f000000/nfc/nfc-firm";
		nfc_irq = "/soc/pinctrl@f000000/nfc/nfc-irq";
		nfc_clkreq = "/soc/pinctrl@f000000/nfc/nfc-clkreq";
		nfc_coldreset = "/soc/pinctrl@f000000/nfc/nfc-coldreset";
		nfc_ldoen = "/soc/pinctrl@f000000/nfc/nfc-ldoen";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_reset_active = "/soc/pinctrl@f000000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@f000000/wcd_reset_sleep";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		qupv3_1_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_1_se3_spi_pins";
		qupv3_1_se3_spi_active = "/soc/pinctrl@f000000/qupv3_1_se3_spi_pins/qupv3_1_se3_spi_active";
		qupv3_1_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_1_se3_spi_pins/qupv3_1_se3_spi_sleep";
		arch_timer = "/soc/timer";
		apps_rsc = "/soc/rsc@17a00000";
		rpmhcc = "/soc/rsc@17a00000/qcom,rpmhclk";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		dcvs_fp = "/soc/rsc@17a00000/qcom,dcvs-fp";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm7325-l1";
		pm7325_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm7325-l1";
		L2B = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm7325-l2";
		pm7325_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm7325-l2";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm7325-l3";
		pm7325_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm7325-l3";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		L4B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		pm7325_l4_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm7325-l4-level";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		L5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		pm7325_l5_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm7325-l5-level";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6";
		pm7325_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6";
		L6B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6-ao";
		pm7325_l6_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm7325-l6-ao";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm7325-l7";
		pm7325_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm7325-l7";
		L8B = "/soc/rsc@17a00000/rpmh-regulator-ldob8/regulator-pm7325-l8";
		pm7325_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldob8/regulator-pm7325-l8";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm7325-l9";
		pm7325_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm7325-l9";
		L11B = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm7325-l11";
		pm7325_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm7325-l11";
		L12B = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm7325-l12";
		pm7325_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm7325-l12";
		L13B = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm7325-l13";
		pm7325_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm7325-l13";
		L14B = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm7325-l14";
		pm7325_l14 = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm7325-l14";
		L15B = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm7325-l15";
		pm7325_l15 = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm7325-l15";
		L16B = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm7325-l16";
		pm7325_l16 = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm7325-l16";
		L17B = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm7325-l17";
		pm7325_l17 = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm7325-l17";
		L18B = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm7325-l18";
		pm7325_l18 = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm7325-l18";
		L19B = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm7325-l19";
		pm7325_l19 = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm7325-l19";
		S1B = "/soc/rsc@17a00000/rpmh-regulator-smpb1/regulator-pm7325-s1";
		pm7325_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpb1/regulator-pm7325-s1";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		S2B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		pm7325_s2_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm7325-s2-level";
		S7B = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm7325-s7";
		pm7325_s7 = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm7325-s7";
		S8B = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm7325-s8";
		pm7325_s8 = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm7325-s8";
		BOB = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		pm8350c_bob = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		BOB_AO = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		pm8350c_bob_ao = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		L1C = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		pm8350c_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoc1/regulator-pm8350c-l1";
		L2C = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		pm8350c_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		L3C = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		pm8350c_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		L4C = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		L5C = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		pm8350c_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		L6C = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		pm8350c_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L7C = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		pm8350c_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		L8C = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		pm8350c_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		L9C = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		pm8350c_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		L10C = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		pm8350c_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		L10C_AO = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		pm8350c_l10_ao = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		L11C = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		pm8350c_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		L12C = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		pm8350c_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		L13C = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		pm8350c_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		S1C = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		pm8350c_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350c-s2-level";
		S2C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350c-s2-level";
		pm8350c_s2_level = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350c-s2-level";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level";
		S4C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level";
		pm8350c_s4_level = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level-ao";
		S4C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level-ao";
		pm8350c_s4_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-mmcx-voter-level";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-mmcx-voter-level";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-gfx-voter-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s4-gfx-voter-level";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level";
		S8C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level";
		pm8350c_s8_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level-ao";
		S8C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level-ao";
		pm8350c_s8_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s8-mmcx-sup-level";
		S5C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_CAM_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		pm8350c_s5_level = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		S5C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		pm8350c_s5_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8350c-s5-level-ao";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s6-level";
		S6C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s6-level";
		pm8350c_s6_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s6-level";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		S10C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		pm8350c_s10_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		S10C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		pm8350c_s10_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8350c-s10-level-ao";
		L2E = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		pmr735a_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		pmr735a_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		pmr735a_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		pmr735a_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		pmr735a_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		S1K = "/soc/rsc@17a00000/rpmh-regulator-smpk1/regulator-pmg1110-s1";
		pmg1110_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpk1/regulator-pmg1110-s1";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		pdc = "/soc/interrupt-controller@b220000";
		memtimer = "/soc/timer@17420000";
		rimps = "/soc/qcom,rimps@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_gplaf = "/soc/qcom,scmi/protocol@85";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		scmi_shared_rail = "/soc/qcom,scmi/protocol@88";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		tcsr = "/soc/syscon@1fc0000";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		camcc = "/soc/clock-controller@ad00000";
		dispcc = "/soc/clock-controller@af00000";
		gcc = "/soc/clock-controller@100000";
		gpucc = "/soc/clock-controller@3d90000";
		videocc = "/soc/clock-controller@aaf0000";
		llcc_pmu = "/soc/llcc-pmu@19095000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		llcc_freq_table = "/soc/llcc-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@190b6400";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		apsscc = "/soc/syscon@17a80000";
		mccc = "/soc/syscon@190ba000";
		debugcc = "/soc/debug-clock-controller@0";
		cpu_pmu = "/soc/cpu-pmu";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_rng = "/soc/qrng@10c3000";
		smem = "/soc/qcom,smem";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-in";
		smp2p_wlan_1_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-out";
		smp2p_wlan_2_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-in";
		smp2p_wlan_2_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-out";
		smp2p_wlan_3_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-3-out";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		modem_pas = "/soc/remoteproc-mss@04080000";
		wpss_pas = "/soc/remoteproc-wpss@08a00000";
		icnss2 = "/soc/qcom,wcn6750";
		icnss_cdev_apss = "/soc/qcom,wcn6750/qcom,icnss_cdev1";
		icnss_cdev_wpss = "/soc/qcom,wcn6750/qcom,icnss_cdev2";
		eud = "/soc/qcom,msm-eud@88e0000";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		config_noc = "/soc/interconnect@1500000";
		system_noc = "/soc/interconnect@1680000";
		pcie_noc = "/soc/interconnect@16c0000";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		mmss_noc = "/soc/interconnect@1740000";
		gem_noc = "/soc/interconnect@19100000";
		nsp_noc = "/soc/interconnect@320C0000";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		ufshc_mem = "/soc/ufshc@1d84000";
		thermal_zones = "/soc/thermal-zones";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu4-emerg0-cfg";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu4-emerg1-cfg";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu5-emerg0-cfg";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu5-emerg1-cfg";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu6-emerg1-cfg";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu7-emerg1-cfg";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		gpu0_fail_safe1 = "/soc/thermal-zones/gpuss-0/trips/fail_safe1";
		gpu0_fail_safe2 = "/soc/thermal-zones/gpuss-0/trips/fail_safe2";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		gpu1_fail_safe1 = "/soc/thermal-zones/gpuss-1/trips/fail_safe1";
		gpu1_fail_safe2 = "/soc/thermal-zones/gpuss-1/trips/fail_safe2";
		camera0_fail_safe1 = "/soc/thermal-zones/camera-0/trips/fail_safe1";
		camera0_fail_safe2 = "/soc/thermal-zones/camera-0/trips/fail_safe2";
		camera1_fail_safe1 = "/soc/thermal-zones/camera-1/trips/fail_safe1";
		camera1_fail_safe2 = "/soc/thermal-zones/camera-1/trips/fail_safe2";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		nspss0_fail_safe1 = "/soc/thermal-zones/nspss-0/trips/fail_safe1";
		nspss0_fail_safe2 = "/soc/thermal-zones/nspss-0/trips/fail_safe2";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		nspss1_fail_safe1 = "/soc/thermal-zones/nspss-1/trips/fail_safe1";
		nspss1_fail_safe2 = "/soc/thermal-zones/nspss-1/trips/fail_safe2";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		nspss2_fail_safe1 = "/soc/thermal-zones/nspss-2/trips/fail_safe1";
		nspss2_fail_safe2 = "/soc/thermal-zones/nspss-2/trips/fail_safe2";
		video_fail_safe1 = "/soc/thermal-zones/video/trips/fail_safe1";
		video_fail_safe2 = "/soc/thermal-zones/video/trips/fail_safe2";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		mdmss0_fail_safe1 = "/soc/thermal-zones/mdmss-0/trips/fail_safe1";
		mdmss0_fail_safe2 = "/soc/thermal-zones/mdmss-0/trips/fail_safe2";
		mdmss1_fail_safe1 = "/soc/thermal-zones/mdmss-1/trips/fail_safe1";
		mdmss1_fail_safe2 = "/soc/thermal-zones/mdmss-1/trips/fail_safe2";
		mdmss2_fail_safe1 = "/soc/thermal-zones/mdmss-2/trips/fail_safe1";
		mdmss2_fail_safe2 = "/soc/thermal-zones/mdmss-2/trips/fail_safe2";
		mdmss3_fail_safe1 = "/soc/thermal-zones/mdmss-3/trips/fail_safe1";
		mdmss3_fail_safe2 = "/soc/thermal-zones/mdmss-3/trips/fail_safe2";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e55fc000";
		qfprom = "/soc/qfprom@221c8000";
		adsp_variant = "/soc/qfprom@221c8000/adsp_variant@114";
		feat_conf12 = "/soc/qfprom@221c8000/feat_conf12@0130";
		feat_conf13 = "/soc/qfprom@221c8000/feat_conf13@0134";
		gpu_speed_bin = "/soc/qfprom@221c8000/gpu_speed_bin@119";
		gpu_gaming_bin = "/soc/qfprom@221c8000/gpu_gaming_bin@130";
		gpu_model_bin = "/soc/qfprom@221c8000/gpu_model_bin@119";
		qfprom_sys = "/soc/qfprom@0";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		pmr735a_debug = "/soc/qcom,spmi-debug@10b14000/qcom,pmr735a-debug@4";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_se5_2uart = "/soc/qcom,qup_uart@994000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se0_spi = "/soc/spi@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se2_i2c = "/soc/i2c@988000";
		fsa4480 = "/soc/i2c@988000/fsa4480@42";
		qupv3_se2_spi = "/soc/spi@988000";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_spi = "/soc/spi@990000";
		qupv3_se6_i2c = "/soc/i2c@998000";
		qupv3_se6_spi = "/soc/spi@998000";
		qupv3_se7_4uart = "/soc/qcom,qup_uart@99c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		qupv3_se14_spi = "/soc/spi@a98000";
		dcc = "/soc/dcc_v2@100ff000";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_dl_lpass0 = "/soc/tpdm@10c48000";
		tpdm_dl_lpass_0_out_tpda_dl_lpass_27 = "/soc/tpdm@10c48000/out-ports/port/endpoint";
		tpdm_dl_lpass1 = "/soc/tpdm@10c49000";
		tpdm_dl_lpass_1_out_tpda_dl_lpass_28 = "/soc/tpdm@10c49000/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_ddr_ch01 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_dl0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_shrm_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_tpda_dl_center_2 = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_sdcc = "/soc/tpdm@10c20000";
		tpdm_sdcc_out_tpda_dl_center_23 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_24 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		tpdm_dl_south_out_funnel_dl_center_1 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		tpdm_rdpm_out_funnel_dl_center_1 = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		tpdm_rdpm_mx_out_funnel_dl_center_1 = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		tpdm_dl_north_out_tpda_dl_north_10 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@13860000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@13861000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc1000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc0000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@10c70000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@10c70000/out-ports/port/endpoint";
		tpdm_wpss1 = "/soc/tpdm@10c71000";
		tpdm_wpss_1_out_funnel_wpss = "/soc/tpdm@10c71000/out-ports/port/endpoint";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@10c73000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@10c73000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss_1 = "/soc/funnel@10c73000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@10c73000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl_north_0 = "/soc/funnel@10c73000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl_north_1 = "/soc/funnel@10c73000/out-ports/port@1/endpoint";
		funnel_wpss_out_funnel_dl_north = "/soc/funnel@10c73000/out-ports/port@2/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_dl_out_tpda_dl_north_7 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		funnel_video_out_tpda_dl_lpass_0 = "/soc/funnel@10832000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_lpass_2 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@10d22000";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch01_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d05000";
		funnel_ddr_dl0_in_funnel_ddr_ch01 = "/soc/funnel@10d05000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0 = "/soc/funnel@10d05000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_shrm = "/soc/funnel@10d05000/in-ports/port@3/endpoint";
		funnel_ddr_dl0_out_tpda_dl_north_2 = "/soc/funnel@10d05000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_out_tpda_dl_north_4 = "/soc/funnel@10d05000/out-ports/port@1/endpoint";
		funnel_ddr_dl0_out_tpda_dl_north_5 = "/soc/funnel@10d05000/out-ports/port@2/endpoint";
		funnel_turing_dup = "/soc/funnel@10986000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10986000/in-ports/port@3/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10986000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10985000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10985000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10985000/in-ports/port@1/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10985000/in-ports/port@4/endpoint";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10985000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10985000/out-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10985000/out-ports/port@2/endpoint";
		funnel_dl_center_1 = "/soc/funnel@10c3a000";
		funnel_dl_center_1_in_tpdm_dl_south = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm_mx = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_11 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		tpda_tmess = "/soc/tpda@10cc7000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc7000/in-ports/port@0/endpoint";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc7000/in-ports/port@1/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc7000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc7000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc8000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc8000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_in0 = "/soc/funnel@10cc8000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@10ac5000";
		tpda_dl_north_0_in_funnel_wpss = "/soc/tpda@10ac5000/in-ports/port@0/endpoint";
		tpda_dl_north_1_in_funnel_wpss = "/soc/tpda@10ac5000/in-ports/port@1/endpoint";
		tpda_dl_north_2_in_funnel_ddr_dl0 = "/soc/tpda@10ac5000/in-ports/port@2/endpoint";
		tpda_dl_north_4_in_funnel_ddr_dl0 = "/soc/tpda@10ac5000/in-ports/port@4/endpoint";
		tpda_dl_north_5_in_funnel_ddr_dl0 = "/soc/tpda@10ac5000/in-ports/port@5/endpoint";
		tpda_dl_north_7_in_funnel_gfx_dl = "/soc/tpda@10ac5000/in-ports/port@7/endpoint";
		tpda_dl_north_10_in_tpdm_dl_north = "/soc/tpda@10ac5000/in-ports/port@10/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac5000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac6000";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac6000/in-ports/port@0/endpoint";
		funnel_dl_north_in_funnel_wpss = "/soc/funnel@10ac6000/in-ports/port@1/endpoint";
		funnel_dl_north_in_funnel_apss = "/soc/funnel@10ac6000/in-ports/port@5/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac6000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		funnel_apss_out_funnel_dl_north = "/soc/funnel@13810000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2e000";
		tpda_dl_center_2_in_tpdm_mdss = "/soc/tpda@10c2e000/in-ports/port@2/endpoint";
		tpda_dl_center_9_in_funnel_dl_center_1 = "/soc/tpda@10c2e000/in-ports/port@9/endpoint";
		tpda_dl_center_10_in_funnel_dl_center_1 = "/soc/tpda@10c2e000/in-ports/port@d/endpoint";
		tpda_dl_center_11_in_funnel_dl_center_1 = "/soc/tpda@10c2e000/in-ports/port@e/endpoint";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@f/endpoint";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@10/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2e000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2e000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2e000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2e000/in-ports/port@16/endpoint";
		tpda_dl_center_23_in_tpdm_sdcc = "/soc/tpda@10c2e000/in-ports/port@17/endpoint";
		tpda_dl_center_24_in_tpdm_ipa = "/soc/tpda@10c2e000/in-ports/port@18/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2e000/in-ports/port@19/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2e000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2e000/in-ports/port@1b/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2e000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@10c2f000";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2f000/in-ports/port@0/endpoint";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2f000/in-ports/port@6/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2f000/out-ports/port/endpoint";
		tpda_dl_lpass = "/soc/tpda@10c4f000";
		tpda_dl_lpass_0_in_funnel_video = "/soc/tpda@10c4f000/in-ports/port@0/endpoint";
		tpda_dl_lpass_2_in_funnel_lpass = "/soc/tpda@10c4f000/in-ports/port@2/endpoint";
		tpda_dl_lpass_27_in_tpdm_dl_lpass_0 = "/soc/tpda@10c4f000/in-ports/port@27/endpoint";
		tpda_dl_lpass_28_in_tpdm_dl_lpass_1 = "/soc/tpda@10c4f000/in-ports/port@28/endpoint";
		tpda_dl_lpass_out_funnel_dl_lpass = "/soc/tpda@10c4f000/out-ports/port/endpoint";
		funnel_dl_lpass = "/soc/funnel@10c50000";
		funnel_dl_lpass_in_tpda_dl_lpass = "/soc/funnel@10c50000/in-ports/port/endpoint";
		funnel_dl_lpass_out_funnel_in1 = "/soc/funnel@10c50000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_funnel_tmess = "/soc/funnel@10041000/in-ports/port@1/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_lpass = "/soc/funnel@10042000/in-ports/port@7/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		qc_cti = "/soc/cti@10010000";
		cti0 = "/soc/cti@10c2a000";
		cti1 = "/soc/cti@10c2b000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_dl_1_cti_1 = "/soc/cti@10d0d000";
		ddr_dl_1_cti_2 = "/soc/cti@10d0e000";
		ddr_ch01_dl_cti_0 = "/soc/cti@10d21000";
		lpass_dl_cti = "/soc/cti@10845000";
		dl_lpass_cti = "/soc/cti@10c4a000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		iris_dl_cti = "/soc/cti@10831000";
		mdss_dl_cti = "/soc/cti@10c61000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_dl_cti_2 = "/soc/cti@10984000";
		turing_q6_cti = "/soc/cti@1098b000";
		wlan_q6_cti = "/soc/cti@10C7B000";
		swao_cti = "/soc/cti@10b00000";
		cortex_m3 = "/soc/cti@10b13000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		apss_cti0 = "/soc/cti@138e0000";
		apss_cti1 = "/soc/cti@138f0000";
		apss_cti2 = "/soc/cti@13900000";
		riscv_cti = "/soc/cti@1382b000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tmess_cti_3 = "/soc/cti@10cc5000";
		tmess_cti_4 = "/soc/cti@10cc6000";
		tmess_cpu = "/soc/cti@10cd1000";
		modem_tp_cti = "/soc/cti@10802000";
		apss_atb_cti = "/soc/cti@13862000";
		ddrss_shrm2 = "/soc/cti@10d11000";
		ipcb_tgu = "/soc/tgu@10b0e000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad10004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad13004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad14004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad14078";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad11004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad15120";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@adf4004";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		disp0_cc_mdss_core_gdsc = "/soc/qcom,disp0-gdsc@af09000";
		disp0_cc_mdss_core_int2_gdsc = "/soc/qcom,disp0-gdsc@af0b000";
		disp1_cc_mdss_core_gdsc = "/soc/qcom,disp1-gdsc@15709000";
		disp1_cc_mdss_core_int2_gdsc = "/soc/qcom,disp1-gdsc@1570b000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_apcs_gdsc_sleep_ctrl = "/soc/syscon@162204";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@17c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_pcie_2_gdsc = "/soc/qcom,pcie2-gdsc@19d004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@160018";
		gcc_venus_gdsc = "/soc/qcom,gdsc@1b6020";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1b6044";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@18d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@18d058";
		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc = "/soc/qcom,gdsc@18d078";
		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc = "/soc/qcom,gdsc@18d07c";
		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc = "/soc/qcom,gdsc@18d088";
		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc = "/soc/qcom,gdsc@18d08c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@18d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@18d06c";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@18d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@18d060";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf81a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf8084";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf8244";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8124";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf5004";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3de9000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ded000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151d1000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151d5000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@151d9000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151dd000";
		compute_1_tbu = "/soc/apps-smmu@15000000/compute_1_tbu@151e1000";
		compute_0_tbu = "/soc/apps-smmu@15000000/compute_0_tbu@151e5000";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151e9000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151ed000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151f1000";
		sf_1_tbu = "/soc/apps-smmu@15000000/sf_1_tbu@151f5000";
		mnoc_hf_2_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151f9000";
		mnoc_hf_3_tbu = "/soc/apps-smmu@15000000/mnoc_hf_3_tbu@151fd000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d69000";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu_5_6_pause = "/soc/qcom,cpu-pause/cpu-5-6-pause";
		cpu_2_3_7_pause = "/soc/qcom,cpu-pause/cpu-2-3-7-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/thermal-cluster-1-2";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/mmodem_lte_dsc_kr";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc_kr";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc_kr";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc_kr";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc_kr";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc_kr";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc_kr";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc_kr";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc_kr";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc_kr";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc_kr";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_kr";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_kr";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc_kr";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc_kr";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc_kr";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc_kr";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc_kr";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		qmi_sensor = "/soc/qmi-ts-sensors";
	};
};
