
Loading design for application trce from file machx02_640_impl1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     QFN48
Performance: 4
Loading device for application trce from file 'xo2c640.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Fri Sep 25 10:57:20 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_640_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_640HC_QFN/promote.xml machx02_640_impl1.ncd machx02_640_impl1.prf 
Design file:     machx02_640_impl1.ncd
Preference file: machx02_640_impl1.prf
Device,speed:    LCMXO2-640HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 164.799000 MHz ;
            1613 items scored, 663 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.988ns (weighted slack = -13.976ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               9.856ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      9.856ns physical path delay SLICE_101 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 6.988ns

 Physical Path Details:

      Data path SLICE_101 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7B.CLK to       R4C7B.Q0 SLICE_101 (from jtag_io_jtag_tck_c)
ROUTE         6     2.766       R4C7B.Q0 to       R5C9B.B0 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R5C9B.B0 to       R5C9B.F0 SLICE_115
ROUTE         3     1.426       R5C9B.F0 to       R6C7D.A1 n2456
CTOF_DEL    ---     0.495       R6C7D.A1 to       R6C7D.F1 SLICE_88
ROUTE         1     0.900       R6C7D.F1 to       R5C8A.M0 n2786
MTOOFX_DEL  ---     0.376       R5C8A.M0 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.856   (30.8% logic, 69.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7B.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.987ns (weighted slack = -13.974ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               9.855ns  (34.3% logic, 65.7% route), 6 logic levels.

 Constraint Details:

      9.855ns physical path delay SLICE_94 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 6.987ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7A.CLK to       R4C7A.Q1 SLICE_94 (from jtag_io_jtag_tck_c)
ROUTE         8     2.423       R4C7A.Q1 to       R6C7D.B0 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R6C7D.B0 to       R6C7D.F0 SLICE_88
ROUTE         3     1.322       R6C7D.F0 to       R5C9A.A1 n2999
CTOF_DEL    ---     0.495       R5C9A.A1 to       R5C9A.F1 SLICE_113
ROUTE         1     1.001       R5C9A.F1 to       R5C8A.B1 n3066
CTOOFX_DEL  ---     0.721       R5C8A.B1 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.855   (34.3% logic, 65.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.748ns (weighted slack = -13.496ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               9.616ns  (35.1% logic, 64.9% route), 6 logic levels.

 Constraint Details:

      9.616ns physical path delay SLICE_94 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 6.748ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7A.CLK to       R4C7A.Q0 SLICE_94 (from jtag_io_jtag_tck_c)
ROUTE        14     2.184       R4C7A.Q0 to       R6C7D.C0 jtag_ctrl_tap_instruction_3
CTOF_DEL    ---     0.495       R6C7D.C0 to       R6C7D.F0 SLICE_88
ROUTE         3     1.322       R6C7D.F0 to       R5C9A.A1 n2999
CTOF_DEL    ---     0.495       R5C9A.A1 to       R5C9A.F1 SLICE_113
ROUTE         1     1.001       R5C9A.F1 to       R5C8A.B1 n3066
CTOOFX_DEL  ---     0.721       R5C8A.B1 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.616   (35.1% logic, 64.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.474ns (weighted slack = -12.948ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i2  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               9.342ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      9.342ns physical path delay SLICE_93 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 6.474ns

 Physical Path Details:

      Data path SLICE_93 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C6C.CLK to       R4C6C.Q0 SLICE_93 (from jtag_io_jtag_tck_c)
ROUTE        16     1.910       R4C6C.Q0 to       R6C7D.A0 jtag_ctrl_tap_instruction_2
CTOF_DEL    ---     0.495       R6C7D.A0 to       R6C7D.F0 SLICE_88
ROUTE         3     1.322       R6C7D.F0 to       R5C9A.A1 n2999
CTOF_DEL    ---     0.495       R5C9A.A1 to       R5C9A.F1 SLICE_113
ROUTE         1     1.001       R5C9A.F1 to       R5C8A.B1 n3066
CTOOFX_DEL  ---     0.721       R5C8A.B1 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    9.342   (36.2% logic, 63.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C6C.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 6.037ns (weighted slack = -12.074ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i7  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               8.905ns  (34.1% logic, 65.9% route), 6 logic levels.

 Constraint Details:

      8.905ns physical path delay SLICE_96 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 6.037ns

 Physical Path Details:

      Data path SLICE_96 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C9A.CLK to       R4C9A.Q0 SLICE_96 (from jtag_io_jtag_tck_c)
ROUTE         3     1.815       R4C9A.Q0 to       R5C9B.A0 jtag_ctrl_tap_instruction_7
CTOF_DEL    ---     0.495       R5C9B.A0 to       R5C9B.F0 SLICE_115
ROUTE         3     1.426       R5C9B.F0 to       R6C7D.A1 n2456
CTOF_DEL    ---     0.495       R6C7D.A1 to       R6C7D.F1 SLICE_88
ROUTE         1     0.900       R6C7D.F1 to       R5C8A.M0 n2786
MTOOFX_DEL  ---     0.376       R5C8A.M0 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.905   (34.1% logic, 65.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C9A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.962ns (weighted slack = -11.924ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               8.830ns  (38.3% logic, 61.7% route), 6 logic levels.

 Constraint Details:

      8.830ns physical path delay SLICE_101 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 5.962ns

 Physical Path Details:

      Data path SLICE_101 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7B.CLK to       R4C7B.Q1 SLICE_101 (from jtag_io_jtag_tck_c)
ROUTE         4     1.398       R4C7B.Q1 to       R6C7D.D0 jtag_ctrl_tap_instruction_6
CTOF_DEL    ---     0.495       R6C7D.D0 to       R6C7D.F0 SLICE_88
ROUTE         3     1.322       R6C7D.F0 to       R5C9A.A1 n2999
CTOF_DEL    ---     0.495       R5C9A.A1 to       R5C9A.F1 SLICE_113
ROUTE         1     1.001       R5C9A.F1 to       R5C8A.B1 n3066
CTOOFX_DEL  ---     0.721       R5C8A.B1 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.830   (38.3% logic, 61.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7B.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.664ns (weighted slack = -11.328ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               8.532ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      8.532ns physical path delay SLICE_94 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 5.664ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7A.CLK to       R4C7A.Q1 SLICE_94 (from jtag_io_jtag_tck_c)
ROUTE         8     2.423       R4C7A.Q1 to       R6C7D.B0 jtag_ctrl_tap_instruction_4
CTOF_DEL    ---     0.495       R6C7D.B0 to       R6C7D.F0 SLICE_88
ROUTE         3     0.445       R6C7D.F0 to       R6C7D.C1 n2999
CTOF_DEL    ---     0.495       R6C7D.C1 to       R6C7D.F1 SLICE_88
ROUTE         1     0.900       R6C7D.F1 to       R5C8A.M0 n2786
MTOOFX_DEL  ---     0.376       R5C8A.M0 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.532   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.567ns (weighted slack = -11.134ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               8.435ns  (34.2% logic, 65.8% route), 5 logic levels.

 Constraint Details:

      8.435ns physical path delay SLICE_101 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 5.567ns

 Physical Path Details:

      Data path SLICE_101 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7B.CLK to       R4C7B.Q0 SLICE_101 (from jtag_io_jtag_tck_c)
ROUTE         6     2.766       R4C7B.Q0 to       R5C9B.B0 jtag_ctrl_tap_instruction_5
CTOF_DEL    ---     0.495       R5C9B.B0 to       R5C9B.F0 SLICE_115
ROUTE         3     1.055       R5C9B.F0 to       R5C8A.D1 n2456
CTOOFX_DEL  ---     0.721       R5C8A.D1 to     R5C8A.OFX0 mux_581_i1/SLICE_82
ROUTE         1     0.744     R5C8A.OFX0 to       R5C7C.C1 n1537
CTOOFX_DEL  ---     0.721       R5C7C.C1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.435   (34.2% logic, 65.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7B.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.489ns (weighted slack = -10.978ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               8.357ns  (34.5% logic, 65.5% route), 5 logic levels.

 Constraint Details:

      8.357ns physical path delay SLICE_94 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 5.489ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7A.CLK to       R4C7A.Q0 SLICE_94 (from jtag_io_jtag_tck_c)
ROUTE        14     2.184       R4C7A.Q0 to       R6C6A.C1 jtag_ctrl_tap_instruction_3
CTOOFX_DEL  ---     0.721       R6C6A.C1 to     R6C6A.OFX0 i1927/SLICE_83
ROUTE         1     1.336     R6C6A.OFX0 to       R5C7A.B0 n3015
CTOF_DEL    ---     0.495       R5C7A.B0 to       R5C7A.F0 SLICE_118
ROUTE         1     0.967       R5C7A.F0 to       R5C7C.A1 n40
CTOOFX_DEL  ---     0.721       R5C7C.A1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.357   (34.5% logic, 65.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.489ns (weighted slack = -10.978ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jtag_ctrl_tap_instruction_i3  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        jtag_ctrl_tap_tdoUnbufferd_regNext_264  (to jtag_io_jtag_tck_c -)

   Delay:               8.357ns  (34.5% logic, 65.5% route), 5 logic levels.

 Constraint Details:

      8.357ns physical path delay SLICE_94 to SLICE_64 exceeds
      3.034ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.868ns) by 5.489ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R4C7A.CLK to       R4C7A.Q0 SLICE_94 (from jtag_io_jtag_tck_c)
ROUTE        14     2.184       R4C7A.Q0 to       R6C6A.C0 jtag_ctrl_tap_instruction_3
CTOOFX_DEL  ---     0.721       R6C6A.C0 to     R6C6A.OFX0 i1927/SLICE_83
ROUTE         1     1.336     R6C6A.OFX0 to       R5C7A.B0 n3015
CTOF_DEL    ---     0.495       R5C7A.B0 to       R5C7A.F0 SLICE_118
ROUTE         1     0.967       R5C7A.F0 to       R5C7C.A1 n40
CTOOFX_DEL  ---     0.721       R5C7C.A1 to     R5C7C.OFX0 mux_662_i1/SLICE_81
ROUTE         1     0.986     R5C7C.OFX0 to       R3C7A.A0 n1631
CTOF_DEL    ---     0.495       R3C7A.A0 to       R3C7A.F0 SLICE_64
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 jtag_ctrl_tap_tdoUnbufferd (to jtag_io_jtag_tck_c)
                  --------
                    8.357   (34.5% logic, 65.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R4C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     2.150       43.PADDI to      R3C7A.CLK jtag_io_jtag_tck_c
                  --------
                    2.150   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  49.890MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
164.799000 MHz ;                        |  164.799 MHz|   49.890 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
jtag_io_jtag_tck_c_enable_116           |      19|     171|     25.79%
                                        |        |        |
n2767                                   |       4|     136|     20.51%
                                        |        |        |
n3056                                   |       1|     133|     20.06%
                                        |        |        |
n1980                                   |      10|     120|     18.10%
                                        |        |        |
n3072                                   |      11|      92|     13.88%
                                        |        |        |
n22                                     |       4|      91|     13.73%
                                        |        |        |
n3055                                   |       1|      90|     13.57%
                                        |        |        |
n3059                                   |      10|      85|     12.82%
                                        |        |        |
jtag_ctrl_tap_fsm_state_1               |      21|      85|     12.82%
                                        |        |        |
jtag_ctrl_tap_fsm_state_3               |      20|      80|     12.07%
                                        |        |        |
n3068                                   |       7|      72|     10.86%
                                        |        |        |
jtag_ctrl_tap_instruction_6             |       4|      72|     10.86%
                                        |        |        |
jtag_ctrl_tap_instruction_7             |       3|      71|     10.71%
                                        |        |        |
n3071                                   |      15|      70|     10.56%
                                        |        |        |
jtag_ctrl_tap_fsm_state_2               |      42|      70|     10.56%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 77
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 164.799000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 663  Score: 1406370
Cumulative negative slack: 1153762

Constraints cover 1613 paths, 1 nets, and 826 connections (89.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Fri Sep 25 10:57:20 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o machx02_640_impl1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx02_640HC_QFN/promote.xml machx02_640_impl1.ncd machx02_640_impl1.prf 
Design file:     machx02_640_impl1.ncd
Preference file: machx02_640_impl1.prf
Device,speed:    LCMXO2-640HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "jtag_io_jtag_tck_c" 164.799000 MHz ;
            1613 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i4  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_102 to SLICE_102 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C8D.CLK to       R4C8D.Q1 SLICE_102 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C8D.Q1 to       R4C8D.M0 _zz_45_5 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C8D.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C8D.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i10  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i9  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_103 to SLICE_104 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_103 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C10C.CLK to      R4C10C.Q0 SLICE_103 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R4C10C.Q0 to      R4C10A.M0 _zz_45_10 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to     R4C10C.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to     R4C10A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i8  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i7  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_109 to SLICE_109 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_109 to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C8B.CLK to       R4C8B.Q1 SLICE_109 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R4C8B.Q1 to       R4C8B.M0 _zz_45_8 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C8B.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C8B.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i23  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i22  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_113 to SLICE_106 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_113 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C9A.CLK to       R5C9A.Q0 SLICE_113 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R5C9A.Q0 to       R5C9C.M1 _zz_45_23 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R5C9A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R5C9C.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i27  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i26  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_117 to SLICE_117 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_117 to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C10B.CLK to      R5C10B.Q1 SLICE_117 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152      R5C10B.Q1 to      R5C10B.M0 _zz_45_27 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to     R5C10B.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to     R5C10B.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i29  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i28  (to jtag_io_jtag_tck_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_98 to SLICE_98 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_98 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R6C8A.CLK to       R6C8A.Q1 SLICE_98 (from jtag_io_jtag_tck_c)
ROUTE         1     0.152       R6C8A.Q1 to       R6C8A.M0 _zz_45_29 (to jtag_io_jtag_tck_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R6C8A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R6C8A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i6  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i5  (to jtag_io_jtag_tck_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_15 to SLICE_102 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C8D.CLK to       R3C8D.Q0 SLICE_15 (from jtag_io_jtag_tck_c)
ROUTE         1     0.154       R3C8D.Q0 to       R4C8D.M1 _zz_45_6 (to jtag_io_jtag_tck_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R3C8D.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C8D.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i14  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i13  (to jtag_io_jtag_tck_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_21 to SLICE_107 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C9B.CLK to       R3C9B.Q0 SLICE_21 (from jtag_io_jtag_tck_c)
ROUTE         1     0.154       R3C9B.Q0 to       R4C9B.M0 _zz_45_14 (to jtag_io_jtag_tck_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R3C9B.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C9B.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_45_i0_i30  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_45_i0_i29  (to jtag_io_jtag_tck_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_31 to SLICE_98 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C8A.CLK to       R4C8A.Q0 SLICE_31 (from jtag_io_jtag_tck_c)
ROUTE         1     0.154       R4C8A.Q0 to       R6C8A.M1 _zz_45_30 (to jtag_io_jtag_tck_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R4C8A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to      R6C8A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              _zz_49_i0_i1  (from jtag_io_jtag_tck_c +)
   Destination:    FF         Data in        _zz_50_i0_i1  (to jtag_io_jtag_tck_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_35 to SLICE_112 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C10D.CLK to      R5C10D.Q1 SLICE_35 (from jtag_io_jtag_tck_c)
ROUTE         2     0.154      R5C10D.Q1 to      R5C10A.M1 _zz_49_1 (to jtag_io_jtag_tck_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path jtag_io_jtag_tck to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to     R5C10D.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path jtag_io_jtag_tck to SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        77     0.690       43.PADDI to     R5C10A.CLK jtag_io_jtag_tck_c
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "jtag_io_jtag_tck_c"      |             |             |
164.799000 MHz ;                        |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: jtag_io_jtag_tck_c   Source: jtag_io_jtag_tck.PAD   Loads: 77
   Covered under: FREQUENCY NET "jtag_io_jtag_tck_c" 164.799000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1613 paths, 1 nets, and 826 connections (89.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 663 (setup), 0 (hold)
Score: 1406370 (setup), 0 (hold)
Cumulative negative slack: 1153762 (1153762+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

