$date
	Wed Feb 21 11:55:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module project_6_tb $end
$var reg 1 ! SRCLK $end
$upscope $end
$scope module project_6_tb $end
$var reg 1 " SER $end
$upscope $end
$scope module project_6_tb $end
$var reg 1 # RCLK $end
$upscope $end
$scope module project_6_tb $end
$var reg 1 $ SRCLKbar $end
$upscope $end
$scope module project_6_tb $end
$var reg 1 % OEbar $end
$upscope $end
$scope module project_6_tb $end
$var wire 8 & SH_reg [7:0] $end
$upscope $end
$scope module project_6_tb $end
$var wire 8 ' ST_reg [7:0] $end
$upscope $end
$scope module project_6_tb $end
$var wire 8 ( Q [7:0] $end
$upscope $end
$scope module project_6_tb $end
$var wire 1 ) QH_P $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
bx '
bx &
0%
0$
0#
0"
0!
$end
#10
0)
b0 &
1!
#20
1$
1"
0!
#30
b1 &
1!
#40
b1 (
b1 '
1#
0"
0!
#50
b10 &
0#
1!
#60
b10 (
b10 '
1#
0!
#70
b100 &
0#
1!
#80
b100 (
b100 '
1#
0!
#90
b1000 &
0#
1!
#100
b1000 (
b1000 '
1#
0!
#110
b10000 &
0#
1!
#120
b10000 (
b10000 '
1#
0!
#130
b100000 &
0#
1!
#140
b100000 (
b100000 '
1#
0!
#150
b1000000 &
0#
1!
#160
b1000000 (
b1000000 '
1#
0!
#170
b10000000 &
0#
1!
#180
b10000000 (
b10000000 '
1#
0!
#190
b0 &
1)
0#
1!
#200
b0 (
b0 '
1#
0!
#210
bz (
0)
1%
0#
1!
#220
1"
0!
#230
b1 &
1!
#240
b1 '
1#
0"
0!
#250
b10 (
b10 '
b10 &
0%
0#
1!
#260
0!
#270
b100 &
1!
#280
0!
#290
b1000 &
0$
1!
#300
b1000 (
b1000 '
1#
0!
#310
b0 &
1$
1!
0#
#320
0!
#330
1!
