{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722111991975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722111991976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 17:26:31 2024 " "Processing started: Sat Jul 27 17:26:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722111991976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722111991976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722111991976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722111992792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992892 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1722111992897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/Verilog/pratica2desenv/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Verilog/pratica2desenv/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controle.v(25) " "Verilog HDL information at controle.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722111992922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Verilog/pratica2desenv/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2tol.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2tol.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Verilog/pratica2desenv/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_controle " "Found entity 1: test_bench_controle" {  } { { "test_bench_controle.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_mux " "Found entity 1: test_bench_mux" {  } { { "test_bench_mux.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_registrador " "Found entity 1: test_bench_registrador" {  } { { "test_bench_registrador.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_addSub " "Found entity 1: test_bench_addSub" {  } { { "test_bench_addSub.v" "" { Text "C:/Verilog/pratica2desenv/test_bench_addSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "C:/Verilog/pratica2desenv/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "C:/Verilog/pratica2desenv/toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722111992965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722111992965 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_in pratica2.v(60) " "Verilog HDL Implicit Net warning at pratica2.v(60): created implicit net for \"addr_in\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722111992966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout_in pratica2.v(62) " "Verilog HDL Implicit Net warning at pratica2.v(62): created implicit net for \"dout_in\"" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722111992966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722111993082 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 7 pratica2.v(31) " "Verilog HDL warning at pratica2.v(31): number of words (5) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1722111993091 "|pratica2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 pratica2.v(28) " "Net \"memoria.data_a\" at pratica2.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722111993101 "|pratica2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 pratica2.v(28) " "Net \"memoria.waddr_a\" at pratica2.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722111993101 "|pratica2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 pratica2.v(28) " "Net \"memoria.we_a\" at pratica2.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722111993103 "|pratica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "pratica2.v" "reg0" { Text "C:/Verilog/pratica2desenv/pratica2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722111993149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:reg7 " "Elaborating entity \"upcount\" for hierarchy \"upcount:reg7\"" {  } { { "pratica2.v" "reg7" { Text "C:/Verilog/pratica2desenv/pratica2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722111993179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "pratica2.v" "mux_inst" { Text "C:/Verilog/pratica2desenv/pratica2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722111993197 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "mux.v(12) " "Verilog HDL warning at mux.v(12): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1722111993198 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(12) " "Verilog HDL Case Statement warning at mux.v(12): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722111993198 "|pratica2|mux:mux_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buswires mux.v(12) " "Verilog HDL Always Construct warning at mux.v(12): inferring latch(es) for variable \"buswires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[0\] mux.v(12) " "Inferred latch for \"buswires\[0\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[1\] mux.v(12) " "Inferred latch for \"buswires\[1\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[2\] mux.v(12) " "Inferred latch for \"buswires\[2\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[3\] mux.v(12) " "Inferred latch for \"buswires\[3\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[4\] mux.v(12) " "Inferred latch for \"buswires\[4\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[5\] mux.v(12) " "Inferred latch for \"buswires\[5\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[6\] mux.v(12) " "Inferred latch for \"buswires\[6\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[7\] mux.v(12) " "Inferred latch for \"buswires\[7\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[8\] mux.v(12) " "Inferred latch for \"buswires\[8\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993199 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[9\] mux.v(12) " "Inferred latch for \"buswires\[9\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[10\] mux.v(12) " "Inferred latch for \"buswires\[10\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[11\] mux.v(12) " "Inferred latch for \"buswires\[11\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[12\] mux.v(12) " "Inferred latch for \"buswires\[12\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[13\] mux.v(12) " "Inferred latch for \"buswires\[13\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[14\] mux.v(12) " "Inferred latch for \"buswires\[14\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buswires\[15\] mux.v(12) " "Inferred latch for \"buswires\[15\]\" at mux.v(12)" {  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993200 "|pratica2|mux:mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:addSub " "Elaborating entity \"addSub\" for hierarchy \"addSub:addSub\"" {  } { { "pratica2.v" "addSub" { Text "C:/Verilog/pratica2desenv/pratica2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722111993205 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "addSub.v(9) " "Verilog HDL warning at addSub.v(9): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1722111993207 "|pratica2|addSub:addSub"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "addSub.v(9) " "Verilog HDL Case Statement warning at addSub.v(9): incomplete case statement has no default case item" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722111993207 "|pratica2|addSub:addSub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out addSub.v(9) " "Verilog HDL Always Construct warning at addSub.v(9): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] addSub.v(9) " "Inferred latch for \"data_out\[0\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] addSub.v(9) " "Inferred latch for \"data_out\[1\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] addSub.v(9) " "Inferred latch for \"data_out\[2\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] addSub.v(9) " "Inferred latch for \"data_out\[3\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] addSub.v(9) " "Inferred latch for \"data_out\[4\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] addSub.v(9) " "Inferred latch for \"data_out\[5\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] addSub.v(9) " "Inferred latch for \"data_out\[6\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993208 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] addSub.v(9) " "Inferred latch for \"data_out\[7\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] addSub.v(9) " "Inferred latch for \"data_out\[8\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] addSub.v(9) " "Inferred latch for \"data_out\[9\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] addSub.v(9) " "Inferred latch for \"data_out\[10\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] addSub.v(9) " "Inferred latch for \"data_out\[11\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] addSub.v(9) " "Inferred latch for \"data_out\[12\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] addSub.v(9) " "Inferred latch for \"data_out\[13\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] addSub.v(9) " "Inferred latch for \"data_out\[14\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] addSub.v(9) " "Inferred latch for \"data_out\[15\]\" at addSub.v(9)" {  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722111993209 "|pratica2|addSub:addSub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:ctrl " "Elaborating entity \"controle\" for hierarchy \"controle:ctrl\"" {  } { { "pratica2.v" "ctrl" { Text "C:/Verilog/pratica2desenv/pratica2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722111993212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instrucion controle.v(15) " "Verilog HDL or VHDL warning at controle.v(15): object \"Instrucion\" assigned a value but never read" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722111993215 "|pratica2|controle:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Instrucion controle.v(17) " "Verilog HDL warning at controle.v(17): initial value for variable Instrucion should be constant" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 17 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1722111993215 "|pratica2|controle:ctrl"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoria " "RAM logic \"memoria\" is uninferred due to inappropriate RAM size" {  } { { "pratica2.v" "memoria" { Text "C:/Verilog/pratica2desenv/pratica2.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1722111993638 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1722111993638 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Verilog/pratica2desenv/db/pratica2.ram0_pratica2_c8381a4b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Verilog/pratica2desenv/db/pratica2.ram0_pratica2_c8381a4b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1722111993639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722111994224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[0\] " "Latch mux:mux_inst\|buswires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994254 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[1\] " "Latch mux:mux_inst\|buswires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994254 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[2\] " "Latch mux:mux_inst\|buswires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994255 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[3\] " "Latch mux:mux_inst\|buswires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994255 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[4\] " "Latch mux:mux_inst\|buswires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994255 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[5\] " "Latch mux:mux_inst\|buswires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994255 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[6\] " "Latch mux:mux_inst\|buswires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994256 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[7\] " "Latch mux:mux_inst\|buswires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994256 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[8\] " "Latch mux:mux_inst\|buswires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994256 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[9\] " "Latch mux:mux_inst\|buswires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994256 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[10\] " "Latch mux:mux_inst\|buswires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994256 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[11\] " "Latch mux:mux_inst\|buswires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[12\] " "Latch mux:mux_inst\|buswires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[13\] " "Latch mux:mux_inst\|buswires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[14\] " "Latch mux:mux_inst\|buswires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux_inst\|buswires\[15\] " "Latch mux:mux_inst\|buswires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|dinout " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|dinout" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "mux.v" "" { Text "C:/Verilog/pratica2desenv/mux.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[0\] " "Latch addSub:addSub\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[1\] " "Latch addSub:addSub\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[2\] " "Latch addSub:addSub\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994257 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[3\] " "Latch addSub:addSub\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994259 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[4\] " "Latch addSub:addSub\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994259 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[5\] " "Latch addSub:addSub\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994259 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[6\] " "Latch addSub:addSub\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994259 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[7\] " "Latch addSub:addSub\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994260 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[8\] " "Latch addSub:addSub\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994260 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[9\] " "Latch addSub:addSub\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994260 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[10\] " "Latch addSub:addSub\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994260 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[11\] " "Latch addSub:addSub\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994260 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[12\] " "Latch addSub:addSub\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994260 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[13\] " "Latch addSub:addSub\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994261 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[14\] " "Latch addSub:addSub\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994261 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addSub:addSub\|data_out\[15\] " "Latch addSub:addSub\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle:ctrl\|soma " "Ports D and ENA on the latch are fed by the same signal controle:ctrl\|soma" {  } { { "controle.v" "" { Text "C:/Verilog/pratica2desenv/controle.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722111994261 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722111994261 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[0\] GND " "Pin \"r3t\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[1\] GND " "Pin \"r3t\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[2\] GND " "Pin \"r3t\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[3\] GND " "Pin \"r3t\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[4\] GND " "Pin \"r3t\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[5\] GND " "Pin \"r3t\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[6\] GND " "Pin \"r3t\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[7\] GND " "Pin \"r3t\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[8\] GND " "Pin \"r3t\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[9\] GND " "Pin \"r3t\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[10\] GND " "Pin \"r3t\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[11\] GND " "Pin \"r3t\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[12\] GND " "Pin \"r3t\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[13\] GND " "Pin \"r3t\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[14\] GND " "Pin \"r3t\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3t\[15\] GND " "Pin \"r3t\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3t[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[0\] GND " "Pin \"r4t\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[1\] GND " "Pin \"r4t\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[2\] GND " "Pin \"r4t\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[3\] GND " "Pin \"r4t\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[4\] GND " "Pin \"r4t\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[5\] GND " "Pin \"r4t\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[6\] GND " "Pin \"r4t\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[7\] GND " "Pin \"r4t\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[8\] GND " "Pin \"r4t\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[9\] GND " "Pin \"r4t\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[10\] GND " "Pin \"r4t\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[11\] GND " "Pin \"r4t\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[12\] GND " "Pin \"r4t\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[13\] GND " "Pin \"r4t\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[14\] GND " "Pin \"r4t\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4t\[15\] GND " "Pin \"r4t\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4t[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[0\] GND " "Pin \"r5t\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[1\] GND " "Pin \"r5t\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[2\] GND " "Pin \"r5t\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[3\] GND " "Pin \"r5t\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[4\] GND " "Pin \"r5t\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[5\] GND " "Pin \"r5t\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[6\] GND " "Pin \"r5t\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[7\] GND " "Pin \"r5t\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[8\] GND " "Pin \"r5t\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[9\] GND " "Pin \"r5t\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[10\] GND " "Pin \"r5t\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[11\] GND " "Pin \"r5t\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[12\] GND " "Pin \"r5t\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[13\] GND " "Pin \"r5t\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[14\] GND " "Pin \"r5t\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5t\[15\] GND " "Pin \"r5t\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5t[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[0\] GND " "Pin \"r6t\[0\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[1\] GND " "Pin \"r6t\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[2\] GND " "Pin \"r6t\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[3\] GND " "Pin \"r6t\[3\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[4\] GND " "Pin \"r6t\[4\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[5\] GND " "Pin \"r6t\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[6\] GND " "Pin \"r6t\[6\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[7\] GND " "Pin \"r6t\[7\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[8\] GND " "Pin \"r6t\[8\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[9\] GND " "Pin \"r6t\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[10\] GND " "Pin \"r6t\[10\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[11\] GND " "Pin \"r6t\[11\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[12\] GND " "Pin \"r6t\[12\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[13\] GND " "Pin \"r6t\[13\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[14\] GND " "Pin \"r6t\[14\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6t\[15\] GND " "Pin \"r6t\[15\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6t[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_int GND " "Pin \"r3_int\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4_int GND " "Pin \"r4_int\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5_int GND " "Pin \"r5_int\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6_int GND " "Pin \"r6_int\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7_int GND " "Pin \"r7_int\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r7_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3_outt GND " "Pin \"r3_outt\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r3_outt"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4_outt GND " "Pin \"r4_outt\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r4_outt"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5_outt GND " "Pin \"r5_outt\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r5_outt"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6_outt GND " "Pin \"r6_outt\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r6_outt"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7_outt GND " "Pin \"r7_outt\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|r7_outt"} { "Warning" "WMLS_MLS_STUCK_PIN" "comparacaot GND " "Pin \"comparacaot\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|comparacaot"} { "Warning" "WMLS_MLS_STUCK_PIN" "maior_menort GND " "Pin \"maior_menort\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|maior_menort"} { "Warning" "WMLS_MLS_STUCK_PIN" "irt\[1\] GND " "Pin \"irt\[1\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|irt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irt\[2\] GND " "Pin \"irt\[2\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|irt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irt\[5\] GND " "Pin \"irt\[5\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|irt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irt\[9\] GND " "Pin \"irt\[9\]\" is stuck at GND" {  } { { "pratica2.v" "" { Text "C:/Verilog/pratica2desenv/pratica2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1722111994442 "|pratica2|irt[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1722111994442 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722111994620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Verilog/pratica2desenv/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1722111994774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722111995157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722111995157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "567 " "Implemented 567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722111995314 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722111995314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722111995314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722111995314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722111995365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 17:26:35 2024 " "Processing ended: Sat Jul 27 17:26:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722111995365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722111995365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722111995365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722111995365 ""}
