//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<52>;
	.reg .f32 	%f<27>;
	.reg .b64 	%rd<31>;
	.loc	1 19 0                          // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_0];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_1];
$L__tmp0:
	.loc	1 21 28                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:21:33
	shl.b32 	%r28, %r1, 8;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_2];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_3];
	.loc	1 22 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:22:36
	mov.u32 	%r29, %tid.x;
	shl.b32 	%r30, %r29, 1;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_4];
	and.b32  	%r31, %r30, 254;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_5];
	.loc	1 22 23                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:22:23
	or.b32  	%r32, %r28, %r31;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_6];
	.loc	1 23 21                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:23:21
	setp.lt.s32 	%p1, %r32, 256;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_cat_leaky_relu_2_param_7];
	.loc	1 24 21                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:24:21
	shr.s32 	%r34, %r32, 31;
	shr.u32 	%r35, %r34, 28;
	add.s32 	%r36, %r32, %r35;
	shr.s32 	%r37, %r36, 4;
	.loc	1 24 27                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:24:27
	shr.u32 	%r38, %r37, 30;
	add.s32 	%r39, %r37, %r38;
	and.b32  	%r40, %r39, -4;
	sub.s32 	%r41, %r37, %r40;
	.loc	1 25 19                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:25:19
	and.b32  	%r42, %r36, -16;
	sub.s32 	%r43, %r32, %r42;
	.loc	1 26 19                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:26:19
	shr.u32 	%r44, %r34, 26;
	add.s32 	%r45, %r32, %r44;
	shr.s32 	%r46, %r45, 6;
	.loc	1 28 31                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:28:31
	mul.wide.s32 	%rd21, %r41, 4;
	add.s64 	%rd1, %rd16, %rd21;
	.loc	1 28 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:28:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 29 31                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:29:31
	add.s64 	%rd3, %rd17, %rd21;
	.loc	1 29 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:29:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r5;
	.loc	1 30 31                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:30:31
	add.s64 	%rd5, %rd18, %rd21;
	.loc	1 30 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:30:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 31 31                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:31:31
	add.s64 	%rd7, %rd19, %rd21;
	.loc	1 31 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:31:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 18                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:36:18
	setp.lt.s32 	%p17, %r41, 2;
	.loc	1 37 35                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:37:35
	and.b32  	%r47, %r45, -64;
	sub.s32 	%r48, %r32, %r47;
	.loc	1 37 48                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:37:48
	shl.b32 	%r49, %r46, 5;
	.loc	1 37 45                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:37:45
	add.s32 	%r50, %r49, %r48;
	.loc	1 37 30                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:37:30
	mul.wide.s32 	%rd22, %r50, 4;
	add.s64 	%rd9, %rd14, %rd22;
	.loc	1 37 60                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:37:60
	and.pred  	%p9, %p1, %p17;
	mov.b32 	%r12, 0;
	.loc	1 37 53                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:37:53
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p9 ld.global.v2.b32 { %r10, %r11 }, [ %rd9 + 0 ];
	@!%p9 mov.u32 %r10, %r12;
	@!%p9 mov.u32 %r11, %r12;
	// end inline asm
	.loc	1 38 19                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:38:19
	setp.gt.s32 	%p18, %r41, 1;
	.loc	1 41 39                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:41:39
	shl.b32 	%r51, %r41, 4;
	.loc	1 41 30                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:41:30
	cvt.s64.s32 	%rd23, %r51;
	cvt.s64.s32 	%rd24, %r49;
	cvt.s64.s32 	%rd25, %r43;
	add.s64 	%rd26, %rd25, %rd24;
	add.s64 	%rd27, %rd26, %rd23;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd29, %rd15, %rd28;
	add.s64 	%rd10, %rd29, -128;
	.loc	1 41 67                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:41:67
	and.pred  	%p12, %p1, %p18;
	.loc	1 41 60                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:41:60
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p12 ld.global.v2.b32 { %r14, %r15 }, [ %rd10 + 0 ];
	@!%p12 mov.u32 %r14, %r12;
	@!%p12 mov.u32 %r15, %r12;
	// end inline asm
	.loc	1 45 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:45:20
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 46 27                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:46:27
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 42 33                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:42:33
	selp.b32 	%r25, %r11, %r15, %p17;
	mov.b32 	%f7, %r25;
	.loc	1 28 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:28:36
	mov.b32 	%f8, %r3;
	.loc	1 43 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:43:20
	sub.f32 	%f9, %f7, %f8;
	.loc	1 42 33                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:42:33
	selp.b32 	%r24, %r10, %r14, %p17;
	mov.b32 	%f10, %r24;
	.loc	1 28 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:28:36
	mov.b32 	%f11, %r2;
	.loc	1 43 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:43:20
	sub.f32 	%f12, %f10, %f11;
	.loc	1 31 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:31:36
	mov.b32 	%f13, %r9;
	mov.b32 	%f14, %r8;
	.loc	1 30 36                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:30:36
	mov.b32 	%f15, %r7;
	mov.b32 	%f16, %r6;
	.loc	1 48 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:48:20
	mov.b32 	%r20, %f5;
	mov.b32 	%r19, 1065353216;
	// begin inline asm
	div.full.f32 %r18, %r19, %r20;
	// end inline asm
	mov.b32 	%f17, %r18;
	mov.b32 	%r23, %f6;
	// begin inline asm
	div.full.f32 %r21, %r19, %r23;
	// end inline asm
	mov.b32 	%f18, %r21;
	.loc	1 51 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:51:20
	mul.f32 	%f19, %f12, %f17;
	mul.f32 	%f20, %f9, %f18;
	.loc	1 53 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:53:20
	fma.rn.f32 	%f21, %f19, %f16, %f14;
	fma.rn.f32 	%f22, %f20, %f15, %f13;
	.loc	1 55 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:55:20
	setp.gt.f32 	%p19, %f21, 0f00000000;
	setp.gt.f32 	%p20, %f22, 0f00000000;
	.loc	1 57 20                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:57:20
	mul.f32 	%f23, %f21, 0f3DCCCCCD;
	mul.f32 	%f24, %f22, 0f3DCCCCCD;
	.loc	1 58 35                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:58:35
	selp.f32 	%f25, %f21, %f23, %p19;
	selp.f32 	%f26, %f22, %f24, %p20;
	.loc	1 59 25                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:59:25
	mul.wide.s32 	%rd30, %r32, 4;
	add.s64 	%rd11, %rd20, %rd30;
	.loc	1 59 37                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:59:37
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd11 + 0 ], { %r24, %r25 };
	// end inline asm
	.loc	1 60 28                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:60:28
	add.s64 	%rd12, %rd13, %rd30;
	.loc	1 60 40                         // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:60:40
	mov.b32 	%r26, %f25;
	mov.b32 	%r27, %f26;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd12 + 0 ], { %r26, %r27 };
	// end inline asm
	.loc	1 60 4                          // chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py:60:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/hn/chnljxzm3skunak5odqxncndntdz7bclnet7jxxplo6xuthid6xx.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 104
.b8 110
.b8 108
.b8 106
.b8 120
.b8 122
.b8 109
.b8 51
.b8 115
.b8 107
.b8 117
.b8 110
.b8 97
.b8 107
.b8 53
.b8 111
.b8 100
.b8 113
.b8 120
.b8 110
.b8 99
.b8 110
.b8 100
.b8 110
.b8 116
.b8 100
.b8 122
.b8 55
.b8 98
.b8 99
.b8 108
.b8 110
.b8 101
.b8 116
.b8 55
.b8 106
.b8 120
.b8 120
.b8 112
.b8 108
.b8 111
.b8 54
.b8 120
.b8 117
.b8 116
.b8 104
.b8 105
.b8 100
.b8 54
.b8 120
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 104
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
