{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 09:19:55 2017 " "Info: Processing started: Thu Mar 09 09:19:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Y\[0\] O2 10.971 ns Longest " "Info: Longest tpd from source pin \"Y\[0\]\" to destination pin \"O2\" is 10.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns Y\[0\] 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "4bitfulladder.bdf" "" { Schematic "C:/Documents and Settings/User/орн▒/Digital logic design/4bitfulladder.bdf" { { 104 8 176 120 "Y\[0\]" "" } { 232 16 184 248 "Y\[1\]" "" } { 368 24 192 384 "Y\[2\]" "" } { 480 24 192 496 "Y\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.621 ns) + CELL(0.366 ns) 5.786 ns full_adder:inst1\|inst8 2 COMB LCCOMB_X18_Y1_N16 1 " "Info: 2: + IC(4.621 ns) + CELL(0.366 ns) = 5.786 ns; Loc. = LCCOMB_X18_Y1_N16; Fanout = 1; COMB Node = 'full_adder:inst1\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { Y[0] full_adder:inst1|inst8 } "NODE_NAME" } } { "full_adder.bdf" "" { Schematic "C:/Documents and Settings/User/орн▒/Digital logic design/full_adder.bdf" { { 144 616 680 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.081 ns) + CELL(2.104 ns) 10.971 ns O2 3 PIN PIN_K7 0 " "Info: 3: + IC(3.081 ns) + CELL(2.104 ns) = 10.971 ns; Loc. = PIN_K7; Fanout = 0; PIN Node = 'O2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { full_adder:inst1|inst8 O2 } "NODE_NAME" } } { "4bitfulladder.bdf" "" { Schematic "C:/Documents and Settings/User/орн▒/Digital logic design/4bitfulladder.bdf" { { 208 552 728 224 "O2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.269 ns ( 29.80 % ) " "Info: Total cell delay = 3.269 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.702 ns ( 70.20 % ) " "Info: Total interconnect delay = 7.702 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.971 ns" { Y[0] full_adder:inst1|inst8 O2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.971 ns" { Y[0] {} Y[0]~combout {} full_adder:inst1|inst8 {} O2 {} } { 0.000ns 0.000ns 4.621ns 3.081ns } { 0.000ns 0.799ns 0.366ns 2.104ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 09:19:56 2017 " "Info: Processing ended: Thu Mar 09 09:19:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
