Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: control_i2c.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_i2c.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_i2c"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : control_i2c
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/Prueba_mpu/mpu_6050/control_i2c.vhd" in Library work.
Entity <control_i2c> compiled.
Entity <control_i2c> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control_i2c> in library <work> (architecture <behavioral>) with generics.
	acelr = "00111111"
	escribir = "11010000"
	giros = "01000111"
	leer = "11010001"
	num_bit = 8
	t_cont = 30
	t_scl = 61


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <control_i2c> in library <work> (Architecture <behavioral>).
	acelr = "00111111"
	escribir = "11010000"
	giros = "01000111"
	leer = "11010001"
	num_bit = 8
	t_cont = 30
	t_scl = 61
Entity <control_i2c> analyzed. Unit <control_i2c> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_i2c>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/Prueba_mpu/mpu_6050/control_i2c.vhd".
INFO:Xst:1799 - State pulso is never reached in FSM <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 61                                             |
    | Inputs             | 6                                              |
    | Outputs            | 23                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x3-bit ROM for signal <indice$rom0000>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 8-bit register for signal <datos_1>.
    Found 8-bit register for signal <datos_2>.
    Found 8-bit register for signal <cargador_1>.
    Found 8-bit register for signal <cargador_2>.
    Found 5-bit register for signal <cont>.
    Found 5-bit adder for signal <cont$addsub0000> created at line 45.
    Found 6-bit up counter for signal <conteo>.
    Found 5-bit comparator less for signal <estado$cmp_lt0000> created at line 44.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 75.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 77.
    Found 1-bit register for signal <Mtridata_sda> created at line 41.
    Found 1-bit register for signal <Mtrien_sda> created at line 41.
    Found 1-bit register for signal <pas_scl>.
    Found 1-bit register for signal <paso>.
    Found 1-bit register for signal <sig_scl>.
    Found 6-bit comparator less for signal <sig_scl$cmp_lt0000> created at line 278.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   1 Tristate(s).
Unit <control_i2c> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 25
 1-bit register                                        : 21
 3-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 3
 3-bit comparator less                                 : 1
 5-bit comparator less                                 : 1
 6-bit comparator less                                 : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:15]> with one-hot encoding.
----------------------------------
 State         | Encoding
----------------------------------
 idle          | 000000000000001
 start         | 000000000000010
 ingreso_com   | 000000000000100
 ack           | 000000000001000
 pulso         | unreached
 ingreso_regis | 000000000100000
 ack_2         | 000000001000000
 start_2       | 000000010000000
 ingreso_com_2 | 000000100000000
 ack_3         | 000001000000000
 info          | 000010000000000
 ack_4         | 000100000000000
 info_2        | 001000000000000
 nack          | 010000000000000
 stop          | 000000000010000
 envio         | 100000000000000
----------------------------------

Synthesizing (advanced) Unit <control_i2c>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_indice_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <control_i2c> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 8x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 3
 3-bit comparator less                                 : 1
 5-bit comparator less                                 : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control_i2c> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_i2c, actual ratio is 10.
FlipFlop indice_2 has been replicated 1 time(s)
FlipFlop sig_scl has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control_i2c.ngr
Top Level Output File Name         : control_i2c
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 133
#      INV                         : 2
#      LUT2                        : 8
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 17
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 77
#      LUT4_D                      : 4
#      LUT4_L                      : 8
#      MUXF5                       : 6
# FlipFlops/Latches                : 68
#      FD                          : 22
#      FDE                         : 35
#      FDR                         : 1
#      FDRE                        : 6
#      FDS                         : 3
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       72  out of    704    10%  
 Number of Slice Flip Flops:             68  out of   1408     4%  
 Number of 4 input LUTs:                127  out of   1408     9%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 68    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.961ns (Maximum Frequency: 167.753MHz)
   Minimum input arrival time before clock: 4.792ns
   Maximum output required time after clock: 6.940ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.961ns (frequency: 167.753MHz)
  Total number of paths / destination ports: 791 / 105
-------------------------------------------------------------------------
Delay:               5.961ns (Levels of Logic = 5)
  Source:            sig_scl (FF)
  Destination:       Mtrien_sda (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sig_scl to Mtrien_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.495   1.172  sig_scl (sig_scl)
     LUT2:I0->O            1   0.561   0.000  Mtridata_sda_or000930_SW1_G (N47)
     MUXF5:I1->O           1   0.229   0.359  Mtridata_sda_or000930_SW1 (N34)
     LUT4:I3->O            4   0.561   0.499  Mtridata_sda_or000944 (Mtridata_sda_or000944)
     MUXF5:S->O            1   0.652   0.359  Mtridata_sda_or0009116_SW1 (N37)
     LUT4:I3->O            1   0.561   0.357  Mtrien_sda_not0001 (Mtrien_sda_not0001)
     FDE:CE                    0.156          Mtrien_sda
    ----------------------------------------
    Total                      5.961ns (3.215ns logic, 2.746ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 43 / 30
-------------------------------------------------------------------------
Offset:              4.792ns (Levels of Logic = 4)
  Source:            activ (PAD)
  Destination:       pas_scl (FF)
  Destination Clock: clk rising

  Data Path: activ to pas_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.824   0.709  activ_IBUF (activ_IBUF)
     LUT3:I1->O            1   0.562   0.423  pas_scl_mux000095 (pas_scl_mux000095)
     LUT4:I1->O            1   0.562   0.359  pas_scl_mux0000105 (pas_scl_mux0000105)
     LUT4:I3->O            1   0.561   0.357  pas_scl_mux0000127 (pas_scl_mux0000127)
     FDS:S                     0.435          pas_scl
    ----------------------------------------
    Total                      4.792ns (2.944ns logic, 1.848ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 20 / 18
-------------------------------------------------------------------------
Offset:              6.940ns (Levels of Logic = 2)
  Source:            sig_scl (FF)
  Destination:       scl (PAD)
  Source Clock:      clk rising

  Data Path: sig_scl to scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.495   1.130  sig_scl (sig_scl)
     LUT2:I1->O            1   0.562   0.357  scl1 (scl_OBUF)
     OBUF:I->O                 4.396          scl_OBUF (scl)
    ----------------------------------------
    Total                      6.940ns (5.453ns logic, 1.487ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.59 secs
 
--> 

Total memory usage is 4529360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

