// Seed: 2484392231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_10 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd55
) (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    output wire id_3,
    input tri1 id_4,
    output tri id_5,
    input supply1 id_6
);
  logic [7:0] id_8, _id_9, id_10;
  logic id_11;
  assign id_10[-1] = -1 == -1'h0;
  logic id_12;
  ;
  assign id_0 = {1};
  module_0 modCall_1 (
      id_11,
      id_12,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_12
  );
  logic id_13;
  assign id_11 = 1;
  wire [-1 : id_9] id_14, id_15, id_16;
  assign id_10 = id_15;
  logic id_17;
endmodule
