<?xml version="1.0" encoding="utf-8"?>
<module id="PCICFG" HW_revision="" XML_version="1" description="Peripheral Component Interconnect Interface">
	<register id="PCISTATSET" acronym="PCISTATSET" offset="0x010" width="32" description="Sets internal Status Register">
		<bitfield id="DSPINT" width="1" begin="31" end="31" resetval="0" description="DSP interrupt bit. Writing a 1 to this bit forces a host-to-DSP interrupt (DSPINT). The DSPINT bit of the internal Back End Application Interrupt Enable Register must be set to 1 before the interrupt can reach the DSP.                                      0   A write of 0 is ignored. 1  Host-to-DSP interrupt (DSPINT) is asserted." range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT_0" width="1" begin="27" end="27" resetval="0" description="Software interrupt set bits. Writing a 1 to these bits sets the corresponding software interrupt. If the corresponding bit in the PCI Host Interrupt Enable Register is also set to 1, an interrupt is generated to the host via the PINTA pin. The host-to-DSP interrupt (DSPINT) is also generated if the corresponding bit in the PCI Back End Application Interrupt Enable Register is set to 1. 0 A write of 0 is ignored 1 Generate software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_1" width="1" begin="26" end="26" resetval="0" description="Software interrupt set bits. Writing a 1 to these bits sets the corresponding software interrupt. If the corresponding bit in the PCI Host Interrupt Enable Register is also set to 1, an interrupt is generated to the host via the PINTA pin. The host-to-DSP interrupt (DSPINT) is also generated if the corresponding bit in the PCI Back End Application Interrupt Enable Register is set to 1. 0 A write of 0 is ignored 1 Generate software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_2" width="1" begin="25" end="25" resetval="0" description="Software interrupt set bits. Writing a 1 to these bits sets the corresponding software interrupt. If the corresponding bit in the PCI Host Interrupt Enable Register is also set to 1, an interrupt is generated to the host via the PINTA pin. The host-to-DSP interrupt (DSPINT) is also generated if the corresponding bit in the PCI Back End Application Interrupt Enable Register is set to 1. 0 A write of 0 is ignored 1 Generate software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_3" width="1" begin="24" end="24" resetval="0" description="Software interrupt set bits. Writing a 1 to these bits sets the corresponding software interrupt. If the corresponding bit in the PCI Host Interrupt Enable Register is also set to 1, an interrupt is generated to the host via the PINTA pin. The host-to-DSP interrupt (DSPINT) is also generated if the corresponding bit in the PCI Back End Application Interrupt Enable Register is set to 1. 0 A write of 0 is ignored 1 Generate software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_4" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect bit. Writing a 1 to this bit set a parity error.                               0  A write of 0 is ignored. 1  Set parity error" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect bit. Writing a 1 to this bit set a system error.                      0  A write of 0 is ignored. 1  Set system error " range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_7" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect bit. Writing a 1 to this bit set master abort.                       0  A write of 0 is ignored. 1  Set master abort" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Set target abort detect bit.Writing a 1 to this bit set  target abort.                        0  A write of 0 is ignored. 1  Set target abort" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_10" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCISTATCLR" acronym="PCISTATCLR" offset="0x014" width="32" description="Clears internal Status Register">
		<bitfield id="DSPINT" width="1" begin="31" end="31" resetval="0" description="DSP interrupt bit. Writing a 1 to this bit deasserts the host-to-DSP interrupt (DSPINT).                                            0  A write of 0 is ignored. 1  Host-to-DSP interrupt (DSPINT) is deasserted." range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT_0" width="1" begin="27" end="27" resetval="0" description="Software interrupt clear bits. Writing a 1 to these bits clears the corresponding software interrupt. 0 A write of 0 is ignored 1 Clear software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_1" width="1" begin="26" end="26" resetval="0" description="Software interrupt clear bits. Writing a 1 to these bits clears the corresponding software interrupt. 0 A write of 0 is ignored 1 Clear software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_2" width="1" begin="25" end="25" resetval="0" description="Software interrupt clear bits. Writing a 1 to these bits clears the corresponding software interrupt. 0 A write of 0 is ignored 1 Clear software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_3" width="1" begin="24" end="24" resetval="0" description="Software interrupt clear bits. Writing a 1 to these bits clears the corresponding software interrupt. 0 A write of 0 is ignored 1 Clear software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_4" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity Error Detect bit. Writing 1 to this bit Clear the parity error bit.                   0  A write of 0 is ignored.  1  Clear the parity error                        " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Sytem Error Detect bit. Writing 1 to this bit clear system error bit.                       0  A write of 0 is ignored. 1  Clear the system error " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_7" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect bit. Writing 1 to this bit clear master abort error bit.                 0  A write of 0 is ignored. 1  Clears  master abort " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Target abort detect bit. Writing 1 to this bit clear target abort error bit.                 0  A write of 0 is ignored. 1  Clears  target abort " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_10" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIHINTSET" acronym="PCIHINTSET" offset="0x020" width="32" description="Set internal Host Interrupt Enable Register">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT_0" width="1" begin="27" end="27" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the host via the PINTA pin. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_1" width="1" begin="26" end="26" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the host via the PINTA pin. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_2" width="1" begin="25" end="25" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the host via the PINTA pin. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_3" width="1" begin="24" end="24" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the host via the PINTA pin. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_3" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect enable bit. Writing 1 to this bit allows an interrupt to be generated to the host when a parity error is detected. 0  A write of 0 is ignored.  1  Enables interrupt to host when parity error is detected" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect enable bit. Writing 1 to this bit allows an interrupt to be generated to the host when a system error is detected 0  A write of 0 is ignored.  1  Enables interrupt to host when system error is detected           " range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_6" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect enable bit. Writing 1 to this bit allows an interrupt to be generated to the host when a master abort is detected. 0  A write of 0 is ignored.  1  Enables interrupt to the host when master abort is detected" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Target abort detect enable bit. Writing 1 to this bit allows an interrupt to be generated to the host when a target abort is detected                                               0  A write of 0 is ignored.  1  Enables interrupt to the host when a target abort is detected " range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIHINTCLR" acronym="PCIHINTCLR" offset="0x024" width="32" description="Clear internal Host Interrupt Enable Register">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT_0" width="1" begin="27" end="27" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_1" width="1" begin="26" end="26" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_2" width="1" begin="25" end="25" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_3" width="1" begin="24" end="24" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_3" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect disable bit. Writing 1 to this bit disable the parity error detection                                               0  A write of 0 is ignored.  1  Disables the parity error detection           " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect disable bit. Writing 1 to this bit disable the system error detection                                              0  A write of 0 is ignored.  1  Disables the System error detection           " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_6" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect disable bit. Writing 1 to this bit disable the master abort detection                                              0  A write of 0 is ignored.  1  Disables the master abort detection           " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Master abort detect disable bit. Writing 1 to this bit disable the master abort detection                                              0  A write of 0 is ignored.  1  Disables the master abort detection           " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBINTSET" acronym="PCIBINTSET" offset="0x030" width="32" description="Set internal Back End Application Interrupt Enable Register">
		<bitfield id="DSPINT" width="1" begin="31" end="31" resetval="0" description="DSP interrupt enable bit. Writing a 1 to this bit enables the host-to-DSP interrupt (DSPINT).                                              0  A write of 0 is ignored.                     1 Enables the host-to-DSP interrupt (DSPINT)." range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT_0" width="1" begin="27" end="27" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the DSP via the DSPINT interrupt line. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_1" width="1" begin="26" end="26" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the DSP via the DSPINT interrupt line. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_2" width="1" begin="25" end="25" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the DSP via the DSPINT interrupt line. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SOFT_INT_3" width="1" begin="24" end="24" resetval="0" description="Software interrupt enable bits. Writing a 1 to these bits enables the corresponding software interrupt. When the corresponding bit in the internal Status Register is set to 1, an interrupt is generated to the DSP via the DSPINT interrupt line. 0 A write of 0 is ignored 1 Enables software interrupt" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_4" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect enable bit. Writing a 1 to this bit  enables the Parity error detection                                               0  A write of 0 is ignored.                     1 Enables the parity error detection" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect enable bit. Writing a 1 to this bit enables the System error detection                                              0  A write of 0 is ignored.                     1 Enables the system error detection" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_7" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect enable bit. Writing a 1 to this bit enables the Maste abort detection error                                      0  A write of 0 is ignored.                     1 Enables the master abort detection" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Target abort detect enable bit. Writing a 1 to this bit enables the Target abort detection error                                        0  A write of 0 is ignored.                     1 Enables the target abort detection" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV_10" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBINTCLR" acronym="PCIBINTCLR" offset="0x034" width="32" description="Clear internal Back End Application Interrupt Enable Register">
		<bitfield id="DSPINT" width="1" begin="31" end="31" resetval="0" description="DSP interrupt disable bit. Writing a 1 to this bit disables the host-to-DSP interrupt (DSPINT).                                            0  A write of 0 is ignored. 1  Disables the host-to-DSP interrupt (DSPINT)." range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT_0" width="1" begin="27" end="27" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_1" width="1" begin="26" end="26" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_2" width="1" begin="25" end="25" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SOFT_INT_3" width="1" begin="24" end="24" resetval="0" description="Software interrupt disable bits. Writing a 1 to these bits disables the corresponding software interrupt. 0 A write of 0 is ignored 1 Disables software interrupt" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_4" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect disable bit. Writing a 1 to this bit disable the Parity error detection                                              0  A write of 0 is ignored.                     1 Disables the parity error detection" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect disable bit. Writing a 1 to this bit disable the System error detection                                              0  A write of 0 is ignored.                     1 Disables the system error detection" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_7" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect disable bit. Writing a 1 to this bit disable the Master abort detection                                              0  A write of 0 is ignored.                     1 Disables the master abort detection" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Target abort detect disable bit.Writing a 1 to this bit disable the Target abort detection                                              0  A write of 0 is ignored.                     1 Disables the target abort detection" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV_10" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIVENDEVMIR" acronym="PCIVENDEVMIR" offset="0x100" width="32" description="This register is used to initialize the Vendor ID and / or Device ID in the PCI Configuration Space">
		<bitfield id="DEV_ID" width="16" begin="31" end="16" resetval="45057" description="Device ID. Identifies a specific device from the manufacturer. The Device ID is specified by the device manufacturer" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VEN_ID" width="16" begin="15" end="0" resetval="4172" description="Vendor ID.Uniquely identifies the manufacturer of the device. The Vendor ID is specified by the PCI Special Interest Group to insure uniqueness" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICSRMIR" acronym="PCICSRMIR" offset="0x104" width="32" description="This register is used to initialize certain bits in the PCI Configuration Space Command / Status register">
		<bitfield id="DET_PAR_ERR" width="1" begin="31" end="31" resetval="0" description="Detected Parity Error bit. This bit is set by the PCI to indicate that it detected a parity error" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SIG_SYS_ERR" width="1" begin="30" end="30" resetval="0" description="Signaled System Error bit.This bit is set by the PCI to indicate that it signaled a system error on the PSERR pin." range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="RCV_MS_ABRT" width="1" begin="29" end="29" resetval="0" description="Received Master Abort bit.This bit is set by the PCI master unit in the PCI to indicate that it terminated a transaction with a master abort" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="RCV_TGT_ABRT" width="1" begin="28" end="28" resetval="0" description="Received Target Abort bit.This bit is set by the PCI master unit in the PCI to indicate that it has received a target abort when acting as a bus master" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SIG_TGT_ABRT" width="1" begin="27" end="27" resetval="0" description="Signaled Target Abort bit.This bit is always 0 since the PCI cannot issue a target abort" range="" rwaccess="R">
		</bitfield>
		<bitfield id="DEVSEL_TIM" width="2" begin="26" end="25" resetval="27" description="DEVSEL timing bit.This bit indicates the decode response time capability of the device. This bit is hardwired to &quot;01&quot;" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_DPAR_REP" width="1" begin="24" end="24" resetval="0" description="Master Data Parity Reported bit This bit is set by the PCI master unit in the PCI when all of the following conditions are met.                                                                                                                1. The PCI asserted PPERR or  observed     PPERR asserted                             2. The PCI  master unit was the bus             master during the observed PPERR        assertion                                            3. The PAR_ERR_RES bit ( Bit 6)  is Set.                " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="FAST_BTOB_CAP" width="1" begin="23" end="23" resetval="0" description="Fast Back to Back Capable bit.This bit indicates that the device is capable of performing fast back to  back transactions. This bit is hardwired to &quot;0&quot;" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_66MHz_Capable" width="1" begin="21" end="21" resetval="0" description="66MHz Capable bit. This bit defaults to 0 since the PCI on DM643x devices only supports 33MHz operation." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CAP_LIST_IMPL" width="1" begin="20" end="20" resetval="0" description="Capabilities List Implemented bit. This bit defaults to 0 since the PCI on DM643x devices does not implement a capabilities list" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT_STAT" width="1" begin="19" end="19" resetval="0" description="Interrupt Status bit.This bit indicates the current interrupt status for the function as generated by the interrupt registers in the back end interface.                                If this bit is set and INT_DIS(bit 10) bit is cleared, the PINTA pin will be asserted low. The bit INT_DIS has no effect on the value of this bit." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_13" width="8" begin="18" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="INT_DIS" width="1" begin="10" end="10" resetval="0" description="Interrupt Disable bit.This bit is a disable for the output driver on the PINTA pin. If this bit is set, the interrupt condition will not appear on the external PINTA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FAST_BTOB_EN" width="1" begin="9" end="9" resetval="0" description="Fast Back to Back Enable bit.This bit controls whether or not the device is allowed to perform back to back writes to different targets. This bit is hardwired to a &quot;0&quot;." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SERR_N_EN" width="1" begin="8" end="8" resetval="0" description="System error enable bit is an enable for the output driver on the PSERR pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_17" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PAR_ERR_RES" width="1" begin="6" end="6" resetval="0" description="Parity Error response bit. This bit controls whether or not the device responds to detected parity errors. If this bit is set, the PCI will respond normally to parity errors. If this bit is cleared, the PCI will set its DET_PAR_ERR bit (Bit 31) when an error is detected, but does not assert PPERR and continues normal operation." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VGA_PAL_SNP" width="1" begin="5" end="5" resetval="0" description="VGA Palette Snoop. This bit hardwired to a &quot;0&quot;." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MEM_WRINV_EN" width="1" begin="4" end="4" resetval="0" description="Memory Write and Invalidate Enable  bit.This bit enables the device to use the Memory Write and Invalidate command.If this bit is cleared, the PCI will not attempt to use the Memory Write and Invalidate command." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SP_CYCL" width="1" begin="3" end="3" resetval="0" description="Special Cycles bit controls the device's response to special cycle commands. If this bit is cleared, the device will ignore all special cycle commands. If this bit is set to 1, the device can monitor special cycle commands." range="" rwaccess="R">
		</bitfield>
		<bitfield id="BUS_MS" width="1" begin="2" end="2" resetval="0" description="Bus Master bit enables the device to act as a PCI bus master.If this bit is cleared, the device will not act as a master on the PCI bus." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MEM_SP" width="1" begin="1" end="1" resetval="0" description="Memory Space bit enables the device to respond to memory accesses within it's address space.If this bit is cleared, the PCI will not respond to memory mapped accesses." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="IO_SP" width="1" begin="0" end="0" resetval="0" description="I/O Space bit enables the device to respond to I/O accesses within it's address space. If this bit is cleared, the PCI will not respond to IO mapped accesses.The PCI does not support IO accesses as a slave therefore this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCICLREVMIR" acronym="PCICLREVMIR" offset="0x108" width="32" description="This register is used to initialize the Class Code and / or Revision ID">
		<bitfield id="CL_CODE" width="24" begin="31" end="8" resetval="1146880" description="Class Code identifies the generic and specific function and programming interface of the device. The Class Code is specified by the device manufacturer" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="REV_ID" width="8" begin="7" end="0" resetval="1" description="Revision ID identifies a revision of the specific device. The Revision ID is specified by the device manufacturer" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICLINEMIR" acronym="PCICLINEMIR" offset="0x10C" width="32" description="This register is used to set latency timer and cacheline size">
		<bitfield id="BIST" width="8" begin="31" end="24" resetval="0" description="Built-in Self Test bit. Hardwired to 0" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HDR_TYPE" width="8" begin="23" end="16" resetval="0" description="Header Type identifies the layout of bytes 10h through 3Fh and if the device is single or multi-function" range="" rwaccess="R">
		</bitfield>
		<bitfield id="LAT_TMR" width="8" begin="15" end="8" resetval="0" description="Latency Timer is provided so that the host can restrict the continued usage of the PCI bus by a master involved in a multiple data cycle transaction." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CACHELN_SIZ" width="8" begin="7" end="0" resetval="0" description="Cacheline Size is provided so that the host can inform the device of the cache line size in units of 32 bit words.The value of this register is used by the PCI as a master device to determine whether to use Memory Write, Memory Write and Invalidate, Read, Read Line, or Read Multiple commands for accessing memory. This register is also used by the slave state machine to determine the size of prefetches that are performed on the Slave Back End Interface. Supported values for this register are as follows: 0b00000000  - Disabled 0b00000100 -Cache Line is 16 bytes 0b00001000  - Cache Line is 32 bytes 0b00010000  - Cache Line is 64 bytes 0b00100000  - Cache Line is 128 bytes Writing an unsupported value to this register will result in the value being set to 0" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0MSK" acronym="PCIBAR0MSK" offset="0x110" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable.This bit is reflected in bit 3 of the corresponding PCI Configuration Base Address Register" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR1MSK" acronym="PCIBAR1MSK" offset="0x114" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="268431360" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="0" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable. This bit is reflected in bit 3 of the corresponding PCI Configuration Base Address Register" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR2MSK" acronym="PCIBAR2MSK" offset="0x118" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="268173312" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="0" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable. This bit is reflected in bit 3 of the corresponding PCI Configuration Base Address Register" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR3MSK" acronym="PCIBAR3MSK" offset="0x11C" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable.This bit is reflected in bit 3 of the corresponding PCI Configuration Base Address Register" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR4MSK" acronym="PCIBAR4MSK" offset="0x120" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable. This bit is reflected in bit 3 of the corresponding PCI Configuration Base Address Register" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR5MSK" acronym="PCIBAR5MSK" offset="0x124" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable. This bit is reflected in bit 3 of the corresponding PCI Configuration Base Address Register" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCISUBIDMIR" acronym="PCISUBIDMIR" offset="0x12C" width="32" description="PCI Subsystem Vendor ID / Subsystem ID">
		<bitfield id="SUBSYS_ID" width="16" begin="31" end="16" resetval="0" description="Subsystem Id. Identifies the board level device.The Subsystem ID is specified by the board level manufacturer." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SUBSYS_VEN_ID" width="16" begin="15" end="0" resetval="0" description="Subsystem Vendor Id. Identifies the board level manufacturer. The Subsystem Vendor ID is specified by the PCI Special Interest Group." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICPBPTRMIR" acronym="PCICPBPTRMIR" offset="0x134" width="32" description="Capabilities Pointer ">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CAP" width="8" begin="7" end="0" resetval="64" description="Capabilities Pointer. This constant specifies the address in configuration space where the first entry in the capabilities list is located." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCILGINTMIR" acronym="PCILGINTMIR" offset="0x13C" width="32" description="Set Max Latency / Min Grant">
		<bitfield id="MAX_LAT" width="8" begin="31" end="24" resetval="0" description="Maximum Latency bit specifies how often the device needs to gain access to the PCI bus in 0.25 micro sec units." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MIN_GRNT" width="8" begin="23" end="16" resetval="0" description="Minimum Grant bit specifies the length of the burst period for the device needs in 0.25 micro sec units." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="1" description="Interrupt Pin bit tells which interrupt pin the device uses. This register is hardwired to a 01h in the PCI to indicate that interrupt A will be used." range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_LINE" width="8" begin="7" end="0" resetval="0" description="Interrupt Line pin bit. The value in this 8 bit register is written by the host and indicates which input of the system interrupt controller the PCI interrupt pin is connected to." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCISLVCNTL" acronym="PCISLVCNTL" offset="0x180" width="32" description="PCI Slave Control">
		<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BASE5_EN" width="1" begin="21" end="21" resetval="27" description="Enable/Disable BASE 5 Configuration      0 - Disable BASE 5 Configuration 1 - Enable BASE 5 Configuration" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE4_EN" width="1" begin="20" end="20" resetval="27" description="Enable/Disable BASE 4 Configuration      0 - Disable BASE 4 Configuration 1 - Enable BASE 4 Configuration" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE3_EN" width="1" begin="19" end="19" resetval="27" description="Enable/Disable BASE 3 Configuration      0 - Disable BASE 3 Configuration 1 - Enable BASE 3 Configuration" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE2_EN" width="1" begin="18" end="18" resetval="27" description="Enable/Disable BASE 2 Configuration      0 - Disable BASE 2 Configuration 1 - Enable BASE 2 Configuration" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE1_EN" width="1" begin="17" end="17" resetval="27" description="Enable/Disable BASE 1 Configuration      0 - Disable BASE 1 Configuration 1 - Enable BASE 1 Configuration" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE0_EN" width="1" begin="16" end="16" resetval="27" description="Enable/Disable BASE 0 Configuration      0 - Disable BASE 0 Configuration 1 - Enable BASE 0 Configuration" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_8" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FORCE_DEL_READ_MUL" width="1" begin="4" end="4" resetval="0" description="Force Delayed Read Multiple bit.             0 - Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read Multiple transactions     1 - Slave should immediately respond with a retry whenever a Memory Read Multiple transaction is decoded for this slave." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FORCE_DEL_READ_LN" width="1" begin="3" end="3" resetval="0" description="Force Delayed Read Line bit.                   0 - Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read Line transactions        1 - Slave should immediately respond with a retry whenever a Memory Read Line transaction is decoded for this slave." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FORCE_DEL_READ" width="1" begin="2" end="2" resetval="0" description="Force Delayed Read bit.                          0 - Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read transactions               1 - Slave should immediately respond with a retry whenever a Memory Read transaction is decoded for this slave." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DIS_SLV_TOUT" width="1" begin="1" end="1" resetval="0" description="Disable Slave timeout bit.                        0 - Slave responds with normal 16 clock cycle timeout mechanism                       1 - Slave will insert wait states on the PCI Bus indefinitely until the access is ready to complete" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CFG_DONE" width="1" begin="0" end="0" resetval="0" description="Configuration Done bit indicates if the Configuration Registers have been loaded with their proper reset values:                  0 - Configuration Registers are being loaded. No access allowed into PCI interface.                                              1 - Configuration Registers loading is complete. PCI interface will accept accesses." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0TRL" acronym="PCIBAR0TRL" offset="0x1C0" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="17301504" description="Translation Address bit. This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCI Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR1TRL" acronym="PCIBAR1TRL" offset="0x1C4" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="33554432" description="Translation Address bit. This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCI Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR2TRL" acronym="PCIBAR2TRL" offset="0x1C8" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="1835008" description="Translation Address bit. This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCI Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR3TRL" acronym="PCIBAR3TRL" offset="0x1CC" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="17301504" description="Translation Address bit. This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCI Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR4TRL" acronym="PCIBAR4TRL" offset="0x1D0" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="17301504" description="Translation Address bit. This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCI Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR5TRL" acronym="PCIBAR5TRL" offset="0x1D4" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="134217728" description="Translation Address bit. This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCI Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR0MIR" acronym="PCIBAR0MIR" offset="0x1E0" width="32" description="PCI Base Address 0 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bit. These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW DEPENDING&#xA;ON MASK">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit.This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/ Memory Space Indicator bit.This bit indicates whether the base address maps into the host's memory or I/O space. This bit is hardwired to a 0" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR1MIR" acronym="PCIBAR1MIR" offset="0x1E4" width="32" description="PCI Base Address 1 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bit. These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW DEPENDING&#xA;ON MASK">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0" description="Prefetchable bit.This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/ Memory Space Indicator bit.This bit indicates whether the base address maps into the host's memory or I/O space. This bit is hardwired to a 0" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR2MIR" acronym="PCIBAR2MIR" offset="0x1E8" width="32" description="PCI Base Address 2 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bit. These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW DEPENDING&#xA;ON MASK">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0" description="Prefetchable bit.This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/ Memory Space Indicator bit.This bit indicates whether the base address maps into the host's memory or I/O space. This bit is hardwired to a 0" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR3MIR" acronym="PCIBAR3MIR" offset="0x1EC" width="32" description="PCI Base Address 3 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bit. These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW DEPENDING&#xA;ON MASK">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit.This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/ Memory Space Indicator bit.This bit indicates whether the base address maps into the host's memory or I/O space. This bit is hardwired to a 0" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR4MIR" acronym="PCIBAR4MIR" offset="0x1F0" width="32" description="PCI Base Address 4 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bit. These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW DEPENDING&#xA;ON MASK">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit.This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/ Memory Space Indicator bit.This bit indicates whether the base address maps into the host's memory or I/O space. This bit is hardwired to a 0" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR5MIR" acronym="PCIBAR5MIR" offset="0x1F4" width="32" description="PCI Base Address 5 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bit. These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW DEPENDING&#xA;ON MASK">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit.This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/ Memory Space Indicator bit.This bit indicates whether the base address maps into the host's memory or I/O space. This bit is hardwired to a 0" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIMCFGDAT" acronym="PCIMCFGDAT" offset="0x300" width="32" description="PCI Master Configuration / IO Access Data Register">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="Software writes the data into this register bit for a configuration/IO write, or reads the data from this register for a configuration/IO read." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMCFGADR" acronym="PCIMCFGADR" offset="0x304" width="32" description="PCI Master Configuration / IO Access Address Register">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Address for Configuration/IO Transaction. Bits 1:0 are ignored for a Configuration Transaction. Software must ensure that Bits 1:0 of the Address correspond to the BYTE_EN that are written in the Configuration / IO Access Command register for IO transactions to ensure that the access is legal on the PCI bus." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMCFGCMD" acronym="PCIMCFGCMD" offset="0x308" width="32" description="PCI Master Configuration / IO Access Command Register">
		<bitfield id="READY" width="1" begin="31" end="31" resetval="1" description="Ready bit.This bit should be checked to assure that previous transaction is completed.                                            0   Register is not ready to accept a new command 1   Register is ready to accept a new command" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="30" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BYTE_EN" width="4" begin="7" end="4" resetval="0" description="Byte Enables. This bit used to determine which bytes within the addressed DWORD are being accessed. Byte enables indicate the size of the transfer and must be consistent with the Bits 1:0 of the Address which is specified using the PCI Master Configuration/IO Access Address Register. " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_4" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TYPE" width="1" begin="2" end="2" resetval="0" description="Type bit. Select Configuration or  IO Transaction.                                                                                                      0 - Configuration Transaction                  1 - IO Transaction" range="" rwaccess="RW">
			<bitenum id="CONFIG_SPACE" value="0" token="CONFIG_SPACE" description="Enable Configuration space access" />
			<bitenum id="IO_SPACE" value="1" token="IO_SPACE" description="Enable IO space access" />
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RD_WR" width="1" begin="0" end="0" resetval="0" description="Read/write bit.Select read or write operation                                              0 - Write                                               1 - Read" range="" rwaccess="RW">
			<bitenum id="WRITE" value="0" token="WRITE" description="Enable Configration/IO Write" />
			<bitenum id="READ" value="1" token="READ" description="Enable Configration/IO Read" />
		</bitfield>
	</register>
	<register id="PCIMSTCFG" acronym="PCIMSTCFG" offset="0x310" width="32" description="PCI Master Configuration Register">
		<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CFG_FLUSH_IF_NOT_ENABLED" width="1" begin="10" end="10" resetval="0" description="Configuration flush bit. This bit controls whether or not the Master will flush Configuration transactions from the proxyregisters if the Master is not enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="IO_FLUSH_IF_NOT_ENABLED" width="1" begin="9" end="9" resetval="0" description="IO flush bit. This bit controls whether or not the Master will flush I/O transactions from the proxy registers if the Master is not enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MEM_FLUSH_IF_NOT_ENABLED" width="1" begin="8" end="8" resetval="0" description="Memory flush bit. This bit controls whether or not the Master will flush transactions on the pcim interface if the Master is not enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_5" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SW_MEM_RD_MULT_EN" width="1" begin="2" end="2" resetval="1" description="Memory read multiple enable bit. This bit controls whether or not the Master command generation logic is permitted to use the Memory Read Multiple command" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SW_MEM_RD_LINE_EN" width="1" begin="1" end="1" resetval="1" description="Memory read line enable bit. This bit controls whether or not the Master command generation logic is permitted to use the Memory Read Line command" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SW_MEM_WRINV_EN" width="1" begin="0" end="0" resetval="1" description="Memory write invalid enable bit. This bit controls whether or not the Master command generation logic is permitted to use the Memory Write and Invalidate command" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIADDSUB_0" acronym="PCIADDSUB_0" offset="788" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_1" acronym="PCIADDSUB_1" offset="792" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_2" acronym="PCIADDSUB_2" offset="796" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_3" acronym="PCIADDSUB_3" offset="800" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_4" acronym="PCIADDSUB_4" offset="804" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_5" acronym="PCIADDSUB_5" offset="808" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_6" acronym="PCIADDSUB_6" offset="812" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_7" acronym="PCIADDSUB_7" offset="816" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_8" acronym="PCIADDSUB_8" offset="820" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_9" acronym="PCIADDSUB_9" offset="824" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_10" acronym="PCIADDSUB_10" offset="828" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_11" acronym="PCIADDSUB_11" offset="832" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_12" acronym="PCIADDSUB_12" offset="836" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_13" acronym="PCIADDSUB_13" offset="840" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_14" acronym="PCIADDSUB_14" offset="844" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_15" acronym="PCIADDSUB_15" offset="848" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_16" acronym="PCIADDSUB_16" offset="852" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_17" acronym="PCIADDSUB_17" offset="856" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_18" acronym="PCIADDSUB_18" offset="860" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_19" acronym="PCIADDSUB_19" offset="864" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_20" acronym="PCIADDSUB_20" offset="868" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_21" acronym="PCIADDSUB_21" offset="872" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_22" acronym="PCIADDSUB_22" offset="876" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_23" acronym="PCIADDSUB_23" offset="880" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_24" acronym="PCIADDSUB_24" offset="884" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_25" acronym="PCIADDSUB_25" offset="888" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_26" acronym="PCIADDSUB_26" offset="892" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_27" acronym="PCIADDSUB_27" offset="896" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_28" acronym="PCIADDSUB_28" offset="900" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_29" acronym="PCIADDSUB_29" offset="904" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_30" acronym="PCIADDSUB_30" offset="908" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_31" acronym="PCIADDSUB_31" offset="912" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of DSP address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIVENDEVPRG" acronym="PCIVENDEVPRG" offset="0x394" width="32" description="PCI Vendor ID and Device ID Program Register">
		<bitfield id="VENDOR_DEVICE_ID_PROG" width="32" begin="31" end="0" resetval="2952859724" description="This bit provides the default values for VEN_ID  and DEV_ID" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICLREVPRG" acronym="PCICLREVPRG" offset="0x39C" width="32" description="Provides default values to Class code/Revision ID mirror register ">
		<bitfield id="CLASS_CODE_REV_ID_PROG" width="32" begin="31" end="0" resetval="293601281" description="This bit provides default values to CL_ CODE and REV_ID" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCISUBIDPRG" acronym="PCISUBIDPRG" offset="0x3A0" width="32" description="Provides default values to subsystem vendor id and subsystem id">
		<bitfield id="SUBSYS_VENDOR_ID_SUBSYS_ID_PROG" width="32" begin="31" end="0" resetval="0" description="This bit provides default value to SUBSYS_VEN_ID and SUBSYS_ID" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMAXLGPRG" acronym="PCIMAXLGPRG" offset="0x3A4" width="32" description="Provides default values for max latency and min grant">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MAX_LAT_MIN_GRANT_PROG" width="16" begin="15" end="0" resetval="0" description="This bit Provides default values for MAX_LAT,MIN_GRNT" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICFGDONE" acronym="PCICFGDONE" offset="0x3AC" width="32" description="Supplies configuration done to PCI core">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CONFIG_DONE" width="1" begin="0" end="0" resetval="0" description="Configuration done bit. Holds off accesses to the PCI until configuration by the DSP ROM code is complete.                                                                    1  Configuration complete, accesses to the PCI are allowed.                              0  Configuration in progress, accesses to the PCI are not permitted." range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
