# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 2 3 7 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
BLOCK 2 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
# CONTEXT CPU 3 2
UNBLOCK 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 4 3
CPU 5 0 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 4 3
# CONTEXT CPU 0 6
CPU 6 5 1
CPU 6 6 2
CPU 6 4 3
BLOCK 7 4
CPU 7 7 0
CPU 7 5 1
CPU 7 6 2
# CONTEXT CPU 3 7
BLOCK 8 7
UNBLOCK 8 4
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 6 2
CPU 8 8 3
BLOCK 9 8
UNBLOCK 9 7
CPU 9 9 0
CPU 9 10 1
CPU 9 6 2
# CONTEXT CPU 3 9
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
# CONTEXT CPU 2 10
CPU 10 11 3
BLOCK 11 10
BLOCK 11 11
CPU 11 9 0
# CONTEXT CPU 1 11
CPU 11 12 2
# CONTEXT CPU 3 11
BLOCK 12 12
UNBLOCK 12 10
UNBLOCK 12 11
CPU 12 9 0
CPU 12 13 1
# CONTEXT CPU 2 12
CPU 12 14 3
BLOCK 13 13
BLOCK 13 14
UNBLOCK 13 12
CPU 13 9 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 9
UNBLOCK 14 13
UNBLOCK 14 14
# CONTEXT CPU 0 14
CPU 14 1 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 9
CPU 15 0 0
CPU 15 1 1
CPU 15 3 2
# CONTEXT CPU 3 15
BLOCK 16 0
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 3 2
CPU 16 2 3
UNBLOCK 17 0
# CONTEXT CPU 0 17
CPU 17 5 1
CPU 17 3 2
CPU 17 2 3
BLOCK 18 5
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 3 2
CPU 18 2 3
BLOCK 19 2
UNBLOCK 19 5
CPU 19 4 0
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
UNBLOCK 20 2
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
# CONTEXT CPU 0 21
CPU 21 7 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
# CONTEXT CPU 0 22
CPU 22 7 1
CPU 22 8 2
CPU 22 6 3
CPU 23 10 0
CPU 23 7 1
CPU 23 8 2
CPU 23 6 3
BLOCK 24 10
BLOCK 24 6
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 8 2
# CONTEXT CPU 3 24
BLOCK 25 8
UNBLOCK 25 6
UNBLOCK 25 10
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
UNBLOCK 26 8
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
CPU 27 11 0
CPU 27 12 1
# CONTEXT CPU 2 27
CPU 27 13 3
BLOCK 28 12
CPU 28 11 0
# CONTEXT CPU 1 28
CPU 28 14 2
CPU 28 13 3
BLOCK 29 11
BLOCK 29 14
UNBLOCK 29 12
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
UNBLOCK 30 11
UNBLOCK 30 14
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
# CONTEXT CPU 0 31
CPU 31 9 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
BLOCK 32 9
CPU 32 1 0
# CONTEXT CPU 1 32
CPU 32 0 2
CPU 32 5 3
UNBLOCK 33 9
CPU 33 1 0
# CONTEXT CPU 1 33
CPU 33 0 2
CPU 33 5 3
BLOCK 34 1
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 5 3
UNBLOCK 35 1
# CONTEXT CPU 0 35
CPU 35 3 1
# CONTEXT CPU 2 35
CPU 35 5 3
# CONTEXT CPU 0 36
CPU 36 3 1
# CONTEXT CPU 2 36
CPU 36 5 3
EXIT 37 5 3
CPU 37 2 0
CPU 37 3 1
CPU 37 4 2
# CONTEXT CPU 3 37
CPU 38 2 0
# CONTEXT CPU 1 38
CPU 38 4 2
# CONTEXT CPU 3 38
EXIT 39 2 0
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39 4 2
# CONTEXT CPU 3 39
CPU 40 10 0
# CONTEXT CPU 1 40
CPU 40 4 2
CPU 40 7 3
EXIT 41 4 2
CPU 41 10 0
CPU 41 6 1
# CONTEXT CPU 2 41
CPU 41 7 3
CPU 42 10 0
CPU 42 6 1
CPU 42 8 2
CPU 42 7 3
CPU 43 10 0
CPU 43 6 1
CPU 43 8 2
CPU 43 7 3
EXIT 44 6 1
CPU 44 10 0
# CONTEXT CPU 1 44
CPU 44 8 2
CPU 44 7 3
EXIT 45 7 3
# CONTEXT CPU 0 45
CPU 45 12 1
CPU 45 8 2
# CONTEXT CPU 3 45
BLOCK 46 12
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
UNBLOCK 47 12
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
CPU 48 13 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 11 3
CPU 49 13 0
CPU 49 14 1
CPU 49 9 2
CPU 49 11 3
BLOCK 50 13
BLOCK 50 14
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 9 2
CPU 50 11 3
UNBLOCK 51 13
UNBLOCK 51 14
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 9 2
CPU 51 11 3
EXIT 52 9 2
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 11 3
CPU 53 0 0
CPU 53 1 1
# CONTEXT CPU 2 53
CPU 53 11 3
EXIT 54 0 0
EXIT 54 11 3
# CONTEXT CPU 0 54
CPU 54 1 1
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
EXIT 55 1 1
CPU 55 10 0
# CONTEXT CPU 1 55
CPU 55 3 2
# CONTEXT CPU 3 55
EXIT 56 10 0
EXIT 56 3 2
# CONTEXT CPU 0 56
CPU 56 12 1
# CONTEXT CPU 2 56
# CONTEXT CPU 3 56
BLOCK 57 12
CPU 57 13 0
CPU 57 -1 1
# CONTEXT CPU 2 57
CPU 57 8 3
BLOCK 58 13
EXIT 58 8 3
UNBLOCK 58 12
# CONTEXT CPU 0 58
CPU 58 -1 1
# CONTEXT CPU 2 58
CPU 58 -1 3
UNBLOCK 59 13
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
CPU 59 14 2
CPU 59 -1 3
BLOCK 60 14
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
CPU 60 -1 2
CPU 60 -1 3
UNBLOCK 61 14
CPU 61 12 0
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
CPU 61 -1 3
CPU 62 12 0
CPU 62 13 1
CPU 62 14 2
CPU 62 -1 3
BLOCK 63 14
CPU 63 12 0
CPU 63 13 1
CPU 63 -1 2
CPU 63 -1 3
BLOCK 64 13
UNBLOCK 64 14
CPU 64 12 0
# CONTEXT CPU 1 64
CPU 64 -1 2
CPU 64 -1 3
UNBLOCK 65 13
CPU 65 12 0
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
CPU 65 -1 3
EXIT 66 12 0
CPU 66 -1 0
# CONTEXT CPU 1 66
# CONTEXT CPU 2 66
CPU 66 -1 3
CPU 67 -1 0
CPU 67 14 1
# CONTEXT CPU 2 67
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 13 2
CPU 68 -1 3
EXIT 69 13 2
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
BLOCK 76 14
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
UNBLOCK 77 14
# CONTEXT CPU 0 77
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
CPU 78 14 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
EXIT 79 14 0
CPU 79 -1 0
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
