-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "09/30/2025 09:46:43"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	maquina_expendedora IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	confirmar : IN std_logic;
	sel_prod : IN std_logic_vector(3 DOWNTO 0);
	coin500 : IN std_logic;
	coin1000 : IN std_logic;
	disp0 : OUT std_logic_vector(6 DOWNTO 0);
	disp1 : OUT std_logic_vector(6 DOWNTO 0);
	disp2 : OUT std_logic_vector(6 DOWNTO 0);
	disp3 : OUT std_logic_vector(6 DOWNTO 0);
	led_compra : OUT std_logic;
	stock_leds : OUT std_logic_vector(2 DOWNTO 0);
	alerta_led : OUT std_logic;
	door_led : OUT std_logic
	);
END maquina_expendedora;

-- Design Ports Information
-- disp0[0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[1]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[3]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[4]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[4]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[5]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[0]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_compra	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stock_leds[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stock_leds[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stock_leds[2]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alerta_led	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- door_led	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- confirmar	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- coin1000	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- coin500	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF maquina_expendedora IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_confirmar : std_logic;
SIGNAL ww_sel_prod : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_coin500 : std_logic;
SIGNAL ww_coin1000 : std_logic;
SIGNAL ww_disp0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_disp1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_disp2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_disp3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led_compra : std_logic;
SIGNAL ww_stock_leds : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_alerta_led : std_logic;
SIGNAL ww_door_led : std_logic;
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_div|out1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \disp0[0]~output_o\ : std_logic;
SIGNAL \disp0[1]~output_o\ : std_logic;
SIGNAL \disp0[2]~output_o\ : std_logic;
SIGNAL \disp0[3]~output_o\ : std_logic;
SIGNAL \disp0[4]~output_o\ : std_logic;
SIGNAL \disp0[5]~output_o\ : std_logic;
SIGNAL \disp0[6]~output_o\ : std_logic;
SIGNAL \disp1[0]~output_o\ : std_logic;
SIGNAL \disp1[1]~output_o\ : std_logic;
SIGNAL \disp1[2]~output_o\ : std_logic;
SIGNAL \disp1[3]~output_o\ : std_logic;
SIGNAL \disp1[4]~output_o\ : std_logic;
SIGNAL \disp1[5]~output_o\ : std_logic;
SIGNAL \disp1[6]~output_o\ : std_logic;
SIGNAL \disp2[0]~output_o\ : std_logic;
SIGNAL \disp2[1]~output_o\ : std_logic;
SIGNAL \disp2[2]~output_o\ : std_logic;
SIGNAL \disp2[3]~output_o\ : std_logic;
SIGNAL \disp2[4]~output_o\ : std_logic;
SIGNAL \disp2[5]~output_o\ : std_logic;
SIGNAL \disp2[6]~output_o\ : std_logic;
SIGNAL \disp3[0]~output_o\ : std_logic;
SIGNAL \disp3[1]~output_o\ : std_logic;
SIGNAL \disp3[2]~output_o\ : std_logic;
SIGNAL \disp3[3]~output_o\ : std_logic;
SIGNAL \disp3[4]~output_o\ : std_logic;
SIGNAL \disp3[5]~output_o\ : std_logic;
SIGNAL \disp3[6]~output_o\ : std_logic;
SIGNAL \led_compra~output_o\ : std_logic;
SIGNAL \stock_leds[0]~output_o\ : std_logic;
SIGNAL \stock_leds[1]~output_o\ : std_logic;
SIGNAL \stock_leds[2]~output_o\ : std_logic;
SIGNAL \alerta_led~output_o\ : std_logic;
SIGNAL \door_led~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \coin1000~input_o\ : std_logic;
SIGNAL \U_saldo|prev1000~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \U_saldo|prev1000~q\ : std_logic;
SIGNAL \U_saldo|process_0~0_combout\ : std_logic;
SIGNAL \U_saldo|Add0~15\ : std_logic;
SIGNAL \U_saldo|Add0~17\ : std_logic;
SIGNAL \U_saldo|Add0~19\ : std_logic;
SIGNAL \U_saldo|Add0~20_combout\ : std_logic;
SIGNAL \U_saldo|Add0~22_combout\ : std_logic;
SIGNAL \U_saldo|Add0~16_combout\ : std_logic;
SIGNAL \U_saldo|Add0~18_combout\ : std_logic;
SIGNAL \U_saldo|Add1~0_combout\ : std_logic;
SIGNAL \U_saldo|Add0~0_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[2]~29_combout\ : std_logic;
SIGNAL \coin500~input_o\ : std_logic;
SIGNAL \U_saldo|prev500~q\ : std_logic;
SIGNAL \U_saldo|saldo_reg~27_combout\ : std_logic;
SIGNAL \U_saldo|Add1~19\ : std_logic;
SIGNAL \U_saldo|Add1~21\ : std_logic;
SIGNAL \U_saldo|Add1~22_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~28_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[2]~30_combout\ : std_logic;
SIGNAL \U_saldo|Add0~1\ : std_logic;
SIGNAL \U_saldo|Add0~2_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~25_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~26_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[13]~3_combout\ : std_logic;
SIGNAL \U_saldo|Add1~1\ : std_logic;
SIGNAL \U_saldo|Add1~2_combout\ : std_logic;
SIGNAL \U_saldo|Add0~3\ : std_logic;
SIGNAL \U_saldo|Add0~4_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~23_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~24_combout\ : std_logic;
SIGNAL \U_saldo|Add1~3\ : std_logic;
SIGNAL \U_saldo|Add1~4_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~21_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~22_combout\ : std_logic;
SIGNAL \U_saldo|Add0~5\ : std_logic;
SIGNAL \U_saldo|Add0~6_combout\ : std_logic;
SIGNAL \U_saldo|Add0~7\ : std_logic;
SIGNAL \U_saldo|Add0~8_combout\ : std_logic;
SIGNAL \U_saldo|LessThan0~0_combout\ : std_logic;
SIGNAL \U_saldo|LessThan0~1_combout\ : std_logic;
SIGNAL \U_saldo|LessThan0~2_combout\ : std_logic;
SIGNAL \U_saldo|Add1~5\ : std_logic;
SIGNAL \U_saldo|Add1~6_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~19_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~20_combout\ : std_logic;
SIGNAL \U_saldo|Add0~9\ : std_logic;
SIGNAL \U_saldo|Add0~10_combout\ : std_logic;
SIGNAL \U_saldo|Add1~7\ : std_logic;
SIGNAL \U_saldo|Add1~8_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~17_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~18_combout\ : std_logic;
SIGNAL \U_saldo|Add0~11\ : std_logic;
SIGNAL \U_saldo|Add0~12_combout\ : std_logic;
SIGNAL \U_saldo|Add1~9\ : std_logic;
SIGNAL \U_saldo|Add1~10_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~15_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~16_combout\ : std_logic;
SIGNAL \U_saldo|Add0~13\ : std_logic;
SIGNAL \U_saldo|Add0~14_combout\ : std_logic;
SIGNAL \U_saldo|Add1~11\ : std_logic;
SIGNAL \U_saldo|Add1~12_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~13_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~14_combout\ : std_logic;
SIGNAL \U_saldo|Add1~13\ : std_logic;
SIGNAL \U_saldo|Add1~14_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~11_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~12_combout\ : std_logic;
SIGNAL \U_saldo|Add1~15\ : std_logic;
SIGNAL \U_saldo|Add1~16_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~9_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~10_combout\ : std_logic;
SIGNAL \U_saldo|Add1~17\ : std_logic;
SIGNAL \U_saldo|Add1~18_combout\ : std_logic;
SIGNAL \U_saldo|Add1~20_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~4_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~5_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~6_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~7_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~8_combout\ : std_logic;
SIGNAL \U_saldo|Add0~21\ : std_logic;
SIGNAL \U_saldo|Add0~23\ : std_logic;
SIGNAL \U_saldo|Add0~24_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~31_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~2_combout\ : std_logic;
SIGNAL \mostrar_cambio~feeder_combout\ : std_logic;
SIGNAL \confirmar~input_o\ : std_logic;
SIGNAL \mostrar_cambio~q\ : std_logic;
SIGNAL \U_rest|cambio_reg[13]~feeder_combout\ : std_logic;
SIGNAL \valor_a_mostrar[13]~0_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[12]~feeder_combout\ : std_logic;
SIGNAL \valor_a_mostrar[12]~1_combout\ : std_logic;
SIGNAL \valor_a_mostrar[11]~2_combout\ : std_logic;
SIGNAL \valor_a_mostrar[10]~3_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[9]~feeder_combout\ : std_logic;
SIGNAL \valor_a_mostrar[9]~4_combout\ : std_logic;
SIGNAL \valor_a_mostrar[8]~5_combout\ : std_logic;
SIGNAL \valor_a_mostrar[7]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~17\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~19\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~17\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~19\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~21\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~174_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~183_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~193_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~204_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~216_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[2]~feeder_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~229_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~241_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~328_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~242_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~329_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~330_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~243_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~331_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~244_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~245_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~332_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~333_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~246_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~247_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~334_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~335_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~248_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~249_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~336_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~250_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~337_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_d0|Mux6~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\ : std_logic;
SIGNAL \U_d0|Mux5~0_combout\ : std_logic;
SIGNAL \U_d0|Mux4~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~254_combout\ : std_logic;
SIGNAL \U_d0|Mux0~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~78_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~117_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~121_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~125_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~129_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~133_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~94_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~137_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~141_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~145_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~106_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~149_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~114_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~153_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~115_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~154_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~116_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~155_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_d1|Mux6~0_combout\ : std_logic;
SIGNAL \U_d1|Mux5~0_combout\ : std_logic;
SIGNAL \U_d1|Mux4~0_combout\ : std_logic;
SIGNAL \U_d1|Mux3~0_combout\ : std_logic;
SIGNAL \U_d1|Mux2~0_combout\ : std_logic;
SIGNAL \U_d1|Mux1~0_combout\ : std_logic;
SIGNAL \U_d1|Mux0~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_d2|Mux6~0_combout\ : std_logic;
SIGNAL \sel_prod[2]~input_o\ : std_logic;
SIGNAL \sel_prod[1]~input_o\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \sel_prod[3]~input_o\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ : std_logic;
SIGNAL \sel_prod[0]~input_o\ : std_logic;
SIGNAL \U_prod|U1|Mux6~0_combout\ : std_logic;
SIGNAL \disp2~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux5~0_combout\ : std_logic;
SIGNAL \U_d2|Mux5~0_combout\ : std_logic;
SIGNAL \disp2~1_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux4~0_combout\ : std_logic;
SIGNAL \U_d2|Mux4~0_combout\ : std_logic;
SIGNAL \disp2~2_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux3~0_combout\ : std_logic;
SIGNAL \U_d2|Mux3~0_combout\ : std_logic;
SIGNAL \disp2~3_combout\ : std_logic;
SIGNAL \U_d2|Mux2~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux2~0_combout\ : std_logic;
SIGNAL \disp2~4_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux1~0_combout\ : std_logic;
SIGNAL \U_d2|Mux1~0_combout\ : std_logic;
SIGNAL \disp2~5_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux0~0_combout\ : std_logic;
SIGNAL \U_d2|Mux0~0_combout\ : std_logic;
SIGNAL \disp2~6_combout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_3~18_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~1_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~3_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~5_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~9_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~11_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~13_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\ : std_logic;
SIGNAL \U_d3|Mux6~0_combout\ : std_logic;
SIGNAL \disp3~0_combout\ : std_logic;
SIGNAL \U_d3|Mux5~0_combout\ : std_logic;
SIGNAL \disp3~1_combout\ : std_logic;
SIGNAL \U_d3|Mux4~0_combout\ : std_logic;
SIGNAL \disp3~2_combout\ : std_logic;
SIGNAL \U_d3|Mux3~0_combout\ : std_logic;
SIGNAL \disp3~3_combout\ : std_logic;
SIGNAL \U_d3|Mux2~0_combout\ : std_logic;
SIGNAL \disp3~4_combout\ : std_logic;
SIGNAL \U_d3|Mux1~0_combout\ : std_logic;
SIGNAL \disp3~5_combout\ : std_logic;
SIGNAL \U_d3|Mux0~0_combout\ : std_logic;
SIGNAL \disp3~6_combout\ : std_logic;
SIGNAL \U_prod|prev_conf~q\ : std_logic;
SIGNAL \U_prod|Mux0~0_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~38_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~33_combout\ : std_logic;
SIGNAL \U_prod|stock[14][0]~q\ : std_logic;
SIGNAL \U_prod|Mux0~1_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~31_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~32_combout\ : std_logic;
SIGNAL \U_prod|stock[12][0]~q\ : std_logic;
SIGNAL \U_prod|stock[13][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~29_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~30_combout\ : std_logic;
SIGNAL \U_prod|stock[13][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~7_combout\ : std_logic;
SIGNAL \U_prod|stock[9][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~36_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~25_combout\ : std_logic;
SIGNAL \U_prod|stock[9][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~37_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~28_combout\ : std_logic;
SIGNAL \U_prod|stock[11][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~22_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~27_combout\ : std_logic;
SIGNAL \U_prod|stock[8][0]~q\ : std_logic;
SIGNAL \U_prod|stock[10][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~17_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~26_combout\ : std_logic;
SIGNAL \U_prod|stock[10][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~5_combout\ : std_logic;
SIGNAL \U_prod|Mux1~6_combout\ : std_logic;
SIGNAL \U_prod|Mux1~8_combout\ : std_logic;
SIGNAL \U_prod|stock[2][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~18_combout\ : std_logic;
SIGNAL \U_prod|stock[2][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~35_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~24_combout\ : std_logic;
SIGNAL \U_prod|stock[3][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~23_combout\ : std_logic;
SIGNAL \U_prod|stock[0][0]~q\ : std_logic;
SIGNAL \U_prod|stock[1][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~20_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~19_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~21_combout\ : std_logic;
SIGNAL \U_prod|stock[1][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~2_combout\ : std_logic;
SIGNAL \U_prod|Mux1~3_combout\ : std_logic;
SIGNAL \U_prod|stock[5][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~10_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~11_combout\ : std_logic;
SIGNAL \U_prod|stock[5][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~34_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~16_combout\ : std_logic;
SIGNAL \U_prod|stock[7][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~15_combout\ : std_logic;
SIGNAL \U_prod|stock[4][0]~q\ : std_logic;
SIGNAL \U_prod|stock[6][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~13_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~12_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~14_combout\ : std_logic;
SIGNAL \U_prod|stock[6][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~0_combout\ : std_logic;
SIGNAL \U_prod|Mux1~1_combout\ : std_logic;
SIGNAL \U_prod|Mux1~4_combout\ : std_logic;
SIGNAL \U_prod|Mux1~9_combout\ : std_logic;
SIGNAL \U_prod|stock[5][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[5][1]~q\ : std_logic;
SIGNAL \U_prod|stock[7][1]~q\ : std_logic;
SIGNAL \U_prod|stock[4][1]~q\ : std_logic;
SIGNAL \U_prod|stock[6][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[6][1]~q\ : std_logic;
SIGNAL \U_prod|Mux0~2_combout\ : std_logic;
SIGNAL \U_prod|Mux0~3_combout\ : std_logic;
SIGNAL \U_prod|stock[3][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[3][1]~q\ : std_logic;
SIGNAL \U_prod|stock[2][1]~q\ : std_logic;
SIGNAL \U_prod|stock[0][1]~q\ : std_logic;
SIGNAL \U_prod|stock[1][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[1][1]~q\ : std_logic;
SIGNAL \U_prod|Mux0~4_combout\ : std_logic;
SIGNAL \U_prod|Mux0~5_combout\ : std_logic;
SIGNAL \U_prod|Mux0~6_combout\ : std_logic;
SIGNAL \U_prod|Add0~0_combout\ : std_logic;
SIGNAL \U_prod|stock[13][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[13][1]~q\ : std_logic;
SIGNAL \U_prod|stock[14][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[14][1]~q\ : std_logic;
SIGNAL \U_prod|stock[12][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[12][1]~q\ : std_logic;
SIGNAL \U_prod|stock[10][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[10][1]~q\ : std_logic;
SIGNAL \U_prod|stock[11][1]~q\ : std_logic;
SIGNAL \U_prod|stock[8][1]~q\ : std_logic;
SIGNAL \U_prod|stock[9][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[9][1]~q\ : std_logic;
SIGNAL \U_prod|Mux0~7_combout\ : std_logic;
SIGNAL \U_prod|Mux0~8_combout\ : std_logic;
SIGNAL \U_prod|Mux0~9_combout\ : std_logic;
SIGNAL \U_prod|Mux0~10_combout\ : std_logic;
SIGNAL \U_prod|Mux2~1_combout\ : std_logic;
SIGNAL \U_prod|confirm_pulse~0_combout\ : std_logic;
SIGNAL \U_prod|confirm_pulse~q\ : std_logic;
SIGNAL \U_prod|Mux2~0_combout\ : std_logic;
SIGNAL \U_prod|Mux0~11_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~1\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~2_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~3\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~4_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~5\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~6_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~7\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~8_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~9\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~10_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~11\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~12_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~13\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~14_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~2_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~15\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~16_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~17\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~18_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~19\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~20_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~21\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~22_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~23\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~24_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~1_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~25\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~26_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~27\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~28_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~3_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~29\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~30_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~4_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~31\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~32_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~33\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~34_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~5_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~35\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~36_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~37\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~38_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~6_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~39\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~40_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~7_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~41\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~42_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~8_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~43\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~44_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~9_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~45\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~46_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~10_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~6_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~47\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~48_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~49\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~50_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~11_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~51\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~52_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~7_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~5_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~1_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~2_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~3_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~4_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~8_combout\ : std_logic;
SIGNAL \U_prod|Udiv|out1~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|out1~feeder_combout\ : std_logic;
SIGNAL \U_prod|Udiv|out1~q\ : std_logic;
SIGNAL \U_prod|alerta_sig~0_combout\ : std_logic;
SIGNAL \U_prod|alerta_sig~1_combout\ : std_logic;
SIGNAL \U_prod|alerta_sig~q\ : std_logic;
SIGNAL \U_div|Add0~1_cout\ : std_logic;
SIGNAL \U_div|Add0~2_combout\ : std_logic;
SIGNAL \U_div|Add0~3\ : std_logic;
SIGNAL \U_div|Add0~4_combout\ : std_logic;
SIGNAL \U_div|Add0~5\ : std_logic;
SIGNAL \U_div|Add0~6_combout\ : std_logic;
SIGNAL \U_div|Add0~7\ : std_logic;
SIGNAL \U_div|Add0~8_combout\ : std_logic;
SIGNAL \U_div|Add0~9\ : std_logic;
SIGNAL \U_div|Add0~10_combout\ : std_logic;
SIGNAL \U_div|count1~2_combout\ : std_logic;
SIGNAL \U_div|Add0~11\ : std_logic;
SIGNAL \U_div|Add0~12_combout\ : std_logic;
SIGNAL \U_div|Add0~13\ : std_logic;
SIGNAL \U_div|Add0~14_combout\ : std_logic;
SIGNAL \U_div|Add0~15\ : std_logic;
SIGNAL \U_div|Add0~16_combout\ : std_logic;
SIGNAL \U_div|Add0~17\ : std_logic;
SIGNAL \U_div|Add0~18_combout\ : std_logic;
SIGNAL \U_div|Add0~19\ : std_logic;
SIGNAL \U_div|Add0~20_combout\ : std_logic;
SIGNAL \U_div|count1~1_combout\ : std_logic;
SIGNAL \U_div|Add0~21\ : std_logic;
SIGNAL \U_div|Add0~22_combout\ : std_logic;
SIGNAL \U_div|count1~0_combout\ : std_logic;
SIGNAL \U_div|Add0~23\ : std_logic;
SIGNAL \U_div|Add0~24_combout\ : std_logic;
SIGNAL \U_div|count1~3_combout\ : std_logic;
SIGNAL \U_div|Add0~25\ : std_logic;
SIGNAL \U_div|Add0~26_combout\ : std_logic;
SIGNAL \U_div|count1~4_combout\ : std_logic;
SIGNAL \U_div|Add0~27\ : std_logic;
SIGNAL \U_div|Add0~28_combout\ : std_logic;
SIGNAL \U_div|Add0~29\ : std_logic;
SIGNAL \U_div|Add0~30_combout\ : std_logic;
SIGNAL \U_div|count1~5_combout\ : std_logic;
SIGNAL \U_div|Add0~31\ : std_logic;
SIGNAL \U_div|Add0~32_combout\ : std_logic;
SIGNAL \U_div|Add0~33\ : std_logic;
SIGNAL \U_div|Add0~34_combout\ : std_logic;
SIGNAL \U_div|count1~6_combout\ : std_logic;
SIGNAL \U_div|Add0~35\ : std_logic;
SIGNAL \U_div|Add0~36_combout\ : std_logic;
SIGNAL \U_div|count1~7_combout\ : std_logic;
SIGNAL \U_div|Equal0~5_combout\ : std_logic;
SIGNAL \U_div|Add0~37\ : std_logic;
SIGNAL \U_div|Add0~38_combout\ : std_logic;
SIGNAL \U_div|count1~8_combout\ : std_logic;
SIGNAL \U_div|Add0~39\ : std_logic;
SIGNAL \U_div|Add0~40_combout\ : std_logic;
SIGNAL \U_div|count1~9_combout\ : std_logic;
SIGNAL \U_div|Add0~41\ : std_logic;
SIGNAL \U_div|Add0~42_combout\ : std_logic;
SIGNAL \U_div|count1~10_combout\ : std_logic;
SIGNAL \U_div|Add0~43\ : std_logic;
SIGNAL \U_div|Add0~44_combout\ : std_logic;
SIGNAL \U_div|Add0~45\ : std_logic;
SIGNAL \U_div|Add0~46_combout\ : std_logic;
SIGNAL \U_div|count1~11_combout\ : std_logic;
SIGNAL \U_div|Add0~47\ : std_logic;
SIGNAL \U_div|Add0~48_combout\ : std_logic;
SIGNAL \U_div|Equal0~7_combout\ : std_logic;
SIGNAL \U_div|Equal0~6_combout\ : std_logic;
SIGNAL \U_div|Equal0~2_combout\ : std_logic;
SIGNAL \U_div|Equal0~3_combout\ : std_logic;
SIGNAL \U_div|Equal0~1_combout\ : std_logic;
SIGNAL \U_div|Equal0~0_combout\ : std_logic;
SIGNAL \U_div|Equal0~4_combout\ : std_logic;
SIGNAL \U_div|Equal0~8_combout\ : std_logic;
SIGNAL \U_div|out1~0_combout\ : std_logic;
SIGNAL \U_div|out1~feeder_combout\ : std_logic;
SIGNAL \U_div|out1~q\ : std_logic;
SIGNAL \U_div|out1~clkctrl_outclk\ : std_logic;
SIGNAL \U_door|count[0]~6_combout\ : std_logic;
SIGNAL \U_door|process_0~0_combout\ : std_logic;
SIGNAL \U_door|count[4]~8_combout\ : std_logic;
SIGNAL \U_door|count[0]~7\ : std_logic;
SIGNAL \U_door|count[1]~9_combout\ : std_logic;
SIGNAL \U_door|count[1]~10\ : std_logic;
SIGNAL \U_door|count[2]~11_combout\ : std_logic;
SIGNAL \U_door|count[2]~12\ : std_logic;
SIGNAL \U_door|count[3]~13_combout\ : std_logic;
SIGNAL \U_door|count[3]~14\ : std_logic;
SIGNAL \U_door|count[4]~15_combout\ : std_logic;
SIGNAL \U_door|count[4]~16\ : std_logic;
SIGNAL \U_door|count[5]~17_combout\ : std_logic;
SIGNAL \U_door|active~0_combout\ : std_logic;
SIGNAL \U_door|active~1_combout\ : std_logic;
SIGNAL \U_door|active~2_combout\ : std_logic;
SIGNAL \U_door|active~q\ : std_logic;
SIGNAL \U_div|count1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \U_rest|cambio_reg\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \U_prod|Udiv|count1\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \U_door|count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U_saldo|saldo_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ALT_INV_reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_disp3~6_combout\ : std_logic;
SIGNAL \ALT_INV_disp2~6_combout\ : std_logic;
SIGNAL \U_d1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \U_d0|ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_confirmar <= confirmar;
ww_sel_prod <= sel_prod;
ww_coin500 <= coin500;
ww_coin1000 <= coin1000;
disp0 <= ww_disp0;
disp1 <= ww_disp1;
disp2 <= ww_disp2;
disp3 <= ww_disp3;
led_compra <= ww_led_compra;
stock_leds <= ww_stock_leds;
alerta_led <= ww_alerta_led;
door_led <= ww_door_led;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\U_div|out1~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_div|out1~q\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);
\ALT_INV_reset~inputclkctrl_outclk\ <= NOT \reset~inputclkctrl_outclk\;
\ALT_INV_disp3~6_combout\ <= NOT \disp3~6_combout\;
\ALT_INV_disp2~6_combout\ <= NOT \disp2~6_combout\;
\U_d1|ALT_INV_Mux0~0_combout\ <= NOT \U_d1|Mux0~0_combout\;
\U_d0|ALT_INV_Mux0~0_combout\ <= NOT \U_d0|Mux0~0_combout\;

-- Location: IOOBUF_X19_Y0_N23
\disp0[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \disp0[0]~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\disp0[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \disp0[1]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\disp0[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \disp0[2]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\disp0[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \disp0[3]~output_o\);

-- Location: IOOBUF_X19_Y0_N30
\disp0[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \disp0[4]~output_o\);

-- Location: IOOBUF_X28_Y0_N30
\disp0[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \disp0[5]~output_o\);

-- Location: IOOBUF_X21_Y29_N2
\disp0[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \disp0[6]~output_o\);

-- Location: IOOBUF_X23_Y29_N16
\disp1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \disp1[0]~output_o\);

-- Location: IOOBUF_X23_Y29_N9
\disp1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \disp1[1]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\disp1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \disp1[2]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\disp1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \disp1[3]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\disp1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \disp1[4]~output_o\);

-- Location: IOOBUF_X21_Y29_N23
\disp1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \disp1[5]~output_o\);

-- Location: IOOBUF_X21_Y29_N16
\disp1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \disp1[6]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\disp2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~0_combout\,
	devoe => ww_devoe,
	o => \disp2[0]~output_o\);

-- Location: IOOBUF_X21_Y29_N30
\disp2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~1_combout\,
	devoe => ww_devoe,
	o => \disp2[1]~output_o\);

-- Location: IOOBUF_X11_Y29_N23
\disp2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~2_combout\,
	devoe => ww_devoe,
	o => \disp2[2]~output_o\);

-- Location: IOOBUF_X16_Y29_N9
\disp2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~3_combout\,
	devoe => ww_devoe,
	o => \disp2[3]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\disp2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~4_combout\,
	devoe => ww_devoe,
	o => \disp2[4]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\disp2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~5_combout\,
	devoe => ww_devoe,
	o => \disp2[5]~output_o\);

-- Location: IOOBUF_X11_Y29_N16
\disp2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_disp2~6_combout\,
	devoe => ww_devoe,
	o => \disp2[6]~output_o\);

-- Location: IOOBUF_X26_Y29_N9
\disp3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~0_combout\,
	devoe => ww_devoe,
	o => \disp3[0]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\disp3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~1_combout\,
	devoe => ww_devoe,
	o => \disp3[1]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\disp3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~2_combout\,
	devoe => ww_devoe,
	o => \disp3[2]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\disp3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~3_combout\,
	devoe => ww_devoe,
	o => \disp3[3]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\disp3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~4_combout\,
	devoe => ww_devoe,
	o => \disp3[4]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\disp3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~5_combout\,
	devoe => ww_devoe,
	o => \disp3[5]~output_o\);

-- Location: IOOBUF_X19_Y29_N30
\disp3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_disp3~6_combout\,
	devoe => ww_devoe,
	o => \disp3[6]~output_o\);

-- Location: IOOBUF_X7_Y29_N30
\led_compra~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|confirm_pulse~q\,
	devoe => ww_devoe,
	o => \led_compra~output_o\);

-- Location: IOOBUF_X0_Y26_N9
\stock_leds[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \stock_leds[0]~output_o\);

-- Location: IOOBUF_X3_Y29_N9
\stock_leds[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|Mux0~11_combout\,
	devoe => ww_devoe,
	o => \stock_leds[1]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\stock_leds[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \stock_leds[2]~output_o\);

-- Location: IOOBUF_X5_Y29_N30
\alerta_led~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|alerta_sig~q\,
	devoe => ww_devoe,
	o => \alerta_led~output_o\);

-- Location: IOOBUF_X5_Y29_N16
\door_led~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_door|active~q\,
	devoe => ww_devoe,
	o => \door_led~output_o\);

-- Location: IOIBUF_X0_Y14_N1
\clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X30_Y29_N29
\coin1000~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_coin1000,
	o => \coin1000~input_o\);

-- Location: LCCOMB_X30_Y23_N14
\U_saldo|prev1000~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|prev1000~feeder_combout\ = \coin1000~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \coin1000~input_o\,
	combout => \U_saldo|prev1000~feeder_combout\);

-- Location: IOIBUF_X0_Y14_N8
\reset~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G2
\reset~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: FF_X30_Y23_N15
\U_saldo|prev1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|prev1000~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|prev1000~q\);

-- Location: LCCOMB_X30_Y23_N8
\U_saldo|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|process_0~0_combout\ = (!\U_saldo|prev1000~q\ & \coin1000~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|prev1000~q\,
	datad => \coin1000~input_o\,
	combout => \U_saldo|process_0~0_combout\);

-- Location: LCCOMB_X33_Y23_N20
\U_saldo|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~14_combout\ = (\U_saldo|saldo_reg\(9) & (!\U_saldo|Add0~13\)) # (!\U_saldo|saldo_reg\(9) & ((\U_saldo|Add0~13\) # (GND)))
-- \U_saldo|Add0~15\ = CARRY((!\U_saldo|Add0~13\) # (!\U_saldo|saldo_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(9),
	datad => VCC,
	cin => \U_saldo|Add0~13\,
	combout => \U_saldo|Add0~14_combout\,
	cout => \U_saldo|Add0~15\);

-- Location: LCCOMB_X33_Y23_N22
\U_saldo|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~16_combout\ = (\U_saldo|saldo_reg\(10) & (\U_saldo|Add0~15\ $ (GND))) # (!\U_saldo|saldo_reg\(10) & (!\U_saldo|Add0~15\ & VCC))
-- \U_saldo|Add0~17\ = CARRY((\U_saldo|saldo_reg\(10) & !\U_saldo|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(10),
	datad => VCC,
	cin => \U_saldo|Add0~15\,
	combout => \U_saldo|Add0~16_combout\,
	cout => \U_saldo|Add0~17\);

-- Location: LCCOMB_X33_Y23_N24
\U_saldo|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~18_combout\ = (\U_saldo|saldo_reg\(11) & (!\U_saldo|Add0~17\)) # (!\U_saldo|saldo_reg\(11) & ((\U_saldo|Add0~17\) # (GND)))
-- \U_saldo|Add0~19\ = CARRY((!\U_saldo|Add0~17\) # (!\U_saldo|saldo_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datad => VCC,
	cin => \U_saldo|Add0~17\,
	combout => \U_saldo|Add0~18_combout\,
	cout => \U_saldo|Add0~19\);

-- Location: LCCOMB_X33_Y23_N26
\U_saldo|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~20_combout\ = (\U_saldo|saldo_reg\(12) & (\U_saldo|Add0~19\ $ (GND))) # (!\U_saldo|saldo_reg\(12) & (!\U_saldo|Add0~19\ & VCC))
-- \U_saldo|Add0~21\ = CARRY((\U_saldo|saldo_reg\(12) & !\U_saldo|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(12),
	datad => VCC,
	cin => \U_saldo|Add0~19\,
	combout => \U_saldo|Add0~20_combout\,
	cout => \U_saldo|Add0~21\);

-- Location: LCCOMB_X33_Y23_N28
\U_saldo|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~22_combout\ = (\U_saldo|saldo_reg\(13) & (!\U_saldo|Add0~21\)) # (!\U_saldo|saldo_reg\(13) & ((\U_saldo|Add0~21\) # (GND)))
-- \U_saldo|Add0~23\ = CARRY((!\U_saldo|Add0~21\) # (!\U_saldo|saldo_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(13),
	datad => VCC,
	cin => \U_saldo|Add0~21\,
	combout => \U_saldo|Add0~22_combout\,
	cout => \U_saldo|Add0~23\);

-- Location: LCCOMB_X31_Y23_N8
\U_saldo|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~0_combout\ = \U_saldo|saldo_reg\(3) $ (VCC)
-- \U_saldo|Add1~1\ = CARRY(\U_saldo|saldo_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(3),
	datad => VCC,
	combout => \U_saldo|Add1~0_combout\,
	cout => \U_saldo|Add1~1\);

-- Location: LCCOMB_X33_Y23_N6
\U_saldo|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~0_combout\ = \U_saldo|saldo_reg\(2) $ (VCC)
-- \U_saldo|Add0~1\ = CARRY(\U_saldo|saldo_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(2),
	datad => VCC,
	combout => \U_saldo|Add0~0_combout\,
	cout => \U_saldo|Add0~1\);

-- Location: LCCOMB_X30_Y23_N28
\U_saldo|saldo_reg[2]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[2]~29_combout\ = (\U_saldo|Add0~0_combout\) # ((\coin1000~input_o\ & !\U_saldo|prev1000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coin1000~input_o\,
	datac => \U_saldo|prev1000~q\,
	datad => \U_saldo|Add0~0_combout\,
	combout => \U_saldo|saldo_reg[2]~29_combout\);

-- Location: IOIBUF_X30_Y29_N8
\coin500~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_coin500,
	o => \coin500~input_o\);

-- Location: FF_X30_Y23_N11
\U_saldo|prev500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \coin500~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|prev500~q\);

-- Location: LCCOMB_X30_Y23_N12
\U_saldo|saldo_reg~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~27_combout\ = (\coin500~input_o\ & (!\U_saldo|prev500~q\ & ((\U_saldo|prev1000~q\) # (!\coin1000~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coin1000~input_o\,
	datab => \U_saldo|prev1000~q\,
	datac => \coin500~input_o\,
	datad => \U_saldo|prev500~q\,
	combout => \U_saldo|saldo_reg~27_combout\);

-- Location: LCCOMB_X31_Y23_N26
\U_saldo|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~18_combout\ = (\U_saldo|saldo_reg\(12) & (!\U_saldo|Add1~17\)) # (!\U_saldo|saldo_reg\(12) & ((\U_saldo|Add1~17\) # (GND)))
-- \U_saldo|Add1~19\ = CARRY((!\U_saldo|Add1~17\) # (!\U_saldo|saldo_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(12),
	datad => VCC,
	cin => \U_saldo|Add1~17\,
	combout => \U_saldo|Add1~18_combout\,
	cout => \U_saldo|Add1~19\);

-- Location: LCCOMB_X31_Y23_N28
\U_saldo|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~20_combout\ = (\U_saldo|saldo_reg\(13) & (\U_saldo|Add1~19\ $ (GND))) # (!\U_saldo|saldo_reg\(13) & (!\U_saldo|Add1~19\ & VCC))
-- \U_saldo|Add1~21\ = CARRY((\U_saldo|saldo_reg\(13) & !\U_saldo|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(13),
	datad => VCC,
	cin => \U_saldo|Add1~19\,
	combout => \U_saldo|Add1~20_combout\,
	cout => \U_saldo|Add1~21\);

-- Location: LCCOMB_X31_Y23_N30
\U_saldo|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~22_combout\ = \U_saldo|Add1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_saldo|Add1~21\,
	combout => \U_saldo|Add1~22_combout\);

-- Location: LCCOMB_X30_Y23_N2
\U_saldo|saldo_reg~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~28_combout\ = (\U_saldo|saldo_reg~27_combout\) # ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add1~22_combout\) # (\U_saldo|saldo_reg~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~27_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add1~22_combout\,
	datad => \U_saldo|saldo_reg~6_combout\,
	combout => \U_saldo|saldo_reg~28_combout\);

-- Location: LCCOMB_X30_Y23_N24
\U_saldo|saldo_reg[2]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[2]~30_combout\ = (\U_saldo|saldo_reg~28_combout\ & ((\U_saldo|saldo_reg[2]~29_combout\) # ((\U_saldo|LessThan0~2_combout\)))) # (!\U_saldo|saldo_reg~28_combout\ & (((\U_saldo|saldo_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg[2]~29_combout\,
	datab => \U_saldo|saldo_reg~28_combout\,
	datac => \U_saldo|saldo_reg\(2),
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg[2]~30_combout\);

-- Location: FF_X30_Y23_N25
\U_saldo|saldo_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg[2]~30_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(2));

-- Location: LCCOMB_X33_Y23_N8
\U_saldo|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~2_combout\ = (\U_saldo|saldo_reg\(3) & (!\U_saldo|Add0~1\)) # (!\U_saldo|saldo_reg\(3) & ((\U_saldo|Add0~1\) # (GND)))
-- \U_saldo|Add0~3\ = CARRY((!\U_saldo|Add0~1\) # (!\U_saldo|saldo_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(3),
	datad => VCC,
	cin => \U_saldo|Add0~1\,
	combout => \U_saldo|Add0~2_combout\,
	cout => \U_saldo|Add0~3\);

-- Location: LCCOMB_X32_Y23_N0
\U_saldo|saldo_reg~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~25_combout\ = (\U_saldo|process_0~0_combout\ & ((\U_saldo|Add1~0_combout\) # ((\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (((\U_saldo|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~0_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add0~2_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~25_combout\);

-- Location: LCCOMB_X32_Y23_N30
\U_saldo|saldo_reg~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~26_combout\ = (\U_saldo|saldo_reg~25_combout\) # ((\U_saldo|process_0~0_combout\ & (\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|saldo_reg~25_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~26_combout\);

-- Location: LCCOMB_X30_Y23_N20
\U_saldo|saldo_reg[13]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[13]~3_combout\ = (\coin1000~input_o\ & (((\coin500~input_o\ & !\U_saldo|prev500~q\)) # (!\U_saldo|prev1000~q\))) # (!\coin1000~input_o\ & (((\coin500~input_o\ & !\U_saldo|prev500~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coin1000~input_o\,
	datab => \U_saldo|prev1000~q\,
	datac => \coin500~input_o\,
	datad => \U_saldo|prev500~q\,
	combout => \U_saldo|saldo_reg[13]~3_combout\);

-- Location: FF_X32_Y23_N31
\U_saldo|saldo_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~26_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(3));

-- Location: LCCOMB_X31_Y23_N10
\U_saldo|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~2_combout\ = (\U_saldo|saldo_reg\(4) & (!\U_saldo|Add1~1\)) # (!\U_saldo|saldo_reg\(4) & ((\U_saldo|Add1~1\) # (GND)))
-- \U_saldo|Add1~3\ = CARRY((!\U_saldo|Add1~1\) # (!\U_saldo|saldo_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datad => VCC,
	cin => \U_saldo|Add1~1\,
	combout => \U_saldo|Add1~2_combout\,
	cout => \U_saldo|Add1~3\);

-- Location: LCCOMB_X33_Y23_N10
\U_saldo|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~4_combout\ = (\U_saldo|saldo_reg\(4) & ((GND) # (!\U_saldo|Add0~3\))) # (!\U_saldo|saldo_reg\(4) & (\U_saldo|Add0~3\ $ (GND)))
-- \U_saldo|Add0~5\ = CARRY((\U_saldo|saldo_reg\(4)) # (!\U_saldo|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(4),
	datad => VCC,
	cin => \U_saldo|Add0~3\,
	combout => \U_saldo|Add0~4_combout\,
	cout => \U_saldo|Add0~5\);

-- Location: LCCOMB_X32_Y23_N22
\U_saldo|saldo_reg~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~23_combout\ = (\U_saldo|process_0~0_combout\ & ((\U_saldo|Add1~2_combout\) # ((\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (((\U_saldo|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~2_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add0~4_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~23_combout\);

-- Location: LCCOMB_X32_Y23_N20
\U_saldo|saldo_reg~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~24_combout\ = (\U_saldo|saldo_reg~23_combout\) # ((\U_saldo|process_0~0_combout\ & (\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~23_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~24_combout\);

-- Location: FF_X32_Y23_N21
\U_saldo|saldo_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~24_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(4));

-- Location: LCCOMB_X31_Y23_N12
\U_saldo|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~4_combout\ = (\U_saldo|saldo_reg\(5) & ((GND) # (!\U_saldo|Add1~3\))) # (!\U_saldo|saldo_reg\(5) & (\U_saldo|Add1~3\ $ (GND)))
-- \U_saldo|Add1~5\ = CARRY((\U_saldo|saldo_reg\(5)) # (!\U_saldo|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(5),
	datad => VCC,
	cin => \U_saldo|Add1~3\,
	combout => \U_saldo|Add1~4_combout\,
	cout => \U_saldo|Add1~5\);

-- Location: LCCOMB_X32_Y23_N28
\U_saldo|saldo_reg~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~21_combout\ = (\U_saldo|process_0~0_combout\ & (\U_saldo|Add1~4_combout\ & ((!\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (((\U_saldo|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~4_combout\,
	datab => \U_saldo|Add0~6_combout\,
	datac => \U_saldo|process_0~0_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~21_combout\);

-- Location: LCCOMB_X32_Y23_N18
\U_saldo|saldo_reg~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~22_combout\ = (\U_saldo|saldo_reg~21_combout\ & ((\U_saldo|process_0~0_combout\ & (!\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((!\U_saldo|LessThan0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|saldo_reg~21_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~22_combout\);

-- Location: FF_X32_Y23_N19
\U_saldo|saldo_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~22_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(5));

-- Location: LCCOMB_X33_Y23_N12
\U_saldo|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~6_combout\ = (\U_saldo|saldo_reg\(5) & (\U_saldo|Add0~5\ & VCC)) # (!\U_saldo|saldo_reg\(5) & (!\U_saldo|Add0~5\))
-- \U_saldo|Add0~7\ = CARRY((!\U_saldo|saldo_reg\(5) & !\U_saldo|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(5),
	datad => VCC,
	cin => \U_saldo|Add0~5\,
	combout => \U_saldo|Add0~6_combout\,
	cout => \U_saldo|Add0~7\);

-- Location: LCCOMB_X33_Y23_N14
\U_saldo|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~8_combout\ = (\U_saldo|saldo_reg\(6) & ((GND) # (!\U_saldo|Add0~7\))) # (!\U_saldo|saldo_reg\(6) & (\U_saldo|Add0~7\ $ (GND)))
-- \U_saldo|Add0~9\ = CARRY((\U_saldo|saldo_reg\(6)) # (!\U_saldo|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(6),
	datad => VCC,
	cin => \U_saldo|Add0~7\,
	combout => \U_saldo|Add0~8_combout\,
	cout => \U_saldo|Add0~9\);

-- Location: LCCOMB_X33_Y23_N0
\U_saldo|LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan0~0_combout\ = (\U_saldo|Add0~12_combout\ & ((\U_saldo|Add0~6_combout\) # ((\U_saldo|Add0~8_combout\) # (\U_saldo|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add0~6_combout\,
	datab => \U_saldo|Add0~12_combout\,
	datac => \U_saldo|Add0~8_combout\,
	datad => \U_saldo|Add0~10_combout\,
	combout => \U_saldo|LessThan0~0_combout\);

-- Location: LCCOMB_X33_Y23_N2
\U_saldo|LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan0~1_combout\ = (\U_saldo|Add0~18_combout\) # ((\U_saldo|Add0~16_combout\ & ((\U_saldo|Add0~14_combout\) # (\U_saldo|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add0~16_combout\,
	datab => \U_saldo|Add0~18_combout\,
	datac => \U_saldo|Add0~14_combout\,
	datad => \U_saldo|LessThan0~0_combout\,
	combout => \U_saldo|LessThan0~1_combout\);

-- Location: LCCOMB_X33_Y23_N4
\U_saldo|LessThan0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan0~2_combout\ = (\U_saldo|Add0~24_combout\) # ((\U_saldo|Add0~22_combout\ & ((\U_saldo|Add0~20_combout\) # (\U_saldo|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add0~20_combout\,
	datab => \U_saldo|Add0~22_combout\,
	datac => \U_saldo|Add0~24_combout\,
	datad => \U_saldo|LessThan0~1_combout\,
	combout => \U_saldo|LessThan0~2_combout\);

-- Location: LCCOMB_X31_Y23_N14
\U_saldo|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~6_combout\ = (\U_saldo|saldo_reg\(6) & (\U_saldo|Add1~5\ & VCC)) # (!\U_saldo|saldo_reg\(6) & (!\U_saldo|Add1~5\))
-- \U_saldo|Add1~7\ = CARRY((!\U_saldo|saldo_reg\(6) & !\U_saldo|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(6),
	datad => VCC,
	cin => \U_saldo|Add1~5\,
	combout => \U_saldo|Add1~6_combout\,
	cout => \U_saldo|Add1~7\);

-- Location: LCCOMB_X32_Y23_N2
\U_saldo|saldo_reg~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~19_combout\ = (\U_saldo|process_0~0_combout\ & (\U_saldo|Add1~6_combout\ & ((!\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (((\U_saldo|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add0~8_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~19_combout\);

-- Location: LCCOMB_X31_Y23_N4
\U_saldo|saldo_reg~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~20_combout\ = (\U_saldo|saldo_reg~19_combout\ & ((\U_saldo|process_0~0_combout\ & (!\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((!\U_saldo|LessThan0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|LessThan0~2_combout\,
	datad => \U_saldo|saldo_reg~19_combout\,
	combout => \U_saldo|saldo_reg~20_combout\);

-- Location: FF_X31_Y23_N5
\U_saldo|saldo_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~20_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(6));

-- Location: LCCOMB_X33_Y23_N16
\U_saldo|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~10_combout\ = (\U_saldo|saldo_reg\(7) & (\U_saldo|Add0~9\ & VCC)) # (!\U_saldo|saldo_reg\(7) & (!\U_saldo|Add0~9\))
-- \U_saldo|Add0~11\ = CARRY((!\U_saldo|saldo_reg\(7) & !\U_saldo|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(7),
	datad => VCC,
	cin => \U_saldo|Add0~9\,
	combout => \U_saldo|Add0~10_combout\,
	cout => \U_saldo|Add0~11\);

-- Location: LCCOMB_X31_Y23_N16
\U_saldo|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~8_combout\ = (\U_saldo|saldo_reg\(7) & ((GND) # (!\U_saldo|Add1~7\))) # (!\U_saldo|saldo_reg\(7) & (\U_saldo|Add1~7\ $ (GND)))
-- \U_saldo|Add1~9\ = CARRY((\U_saldo|saldo_reg\(7)) # (!\U_saldo|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(7),
	datad => VCC,
	cin => \U_saldo|Add1~7\,
	combout => \U_saldo|Add1~8_combout\,
	cout => \U_saldo|Add1~9\);

-- Location: LCCOMB_X32_Y23_N8
\U_saldo|saldo_reg~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~17_combout\ = (\U_saldo|process_0~0_combout\ & (((\U_saldo|Add1~8_combout\ & !\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|Add0~10_combout\,
	datac => \U_saldo|Add1~8_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~17_combout\);

-- Location: LCCOMB_X32_Y23_N4
\U_saldo|saldo_reg~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~18_combout\ = (\U_saldo|saldo_reg~17_combout\ & ((\U_saldo|process_0~0_combout\ & (!\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((!\U_saldo|LessThan0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|saldo_reg~6_combout\,
	datac => \U_saldo|saldo_reg~17_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~18_combout\);

-- Location: FF_X32_Y23_N5
\U_saldo|saldo_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~18_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(7));

-- Location: LCCOMB_X33_Y23_N18
\U_saldo|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~12_combout\ = (\U_saldo|saldo_reg\(8) & ((GND) # (!\U_saldo|Add0~11\))) # (!\U_saldo|saldo_reg\(8) & (\U_saldo|Add0~11\ $ (GND)))
-- \U_saldo|Add0~13\ = CARRY((\U_saldo|saldo_reg\(8)) # (!\U_saldo|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(8),
	datad => VCC,
	cin => \U_saldo|Add0~11\,
	combout => \U_saldo|Add0~12_combout\,
	cout => \U_saldo|Add0~13\);

-- Location: LCCOMB_X31_Y23_N18
\U_saldo|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~10_combout\ = (\U_saldo|saldo_reg\(8) & (\U_saldo|Add1~9\ & VCC)) # (!\U_saldo|saldo_reg\(8) & (!\U_saldo|Add1~9\))
-- \U_saldo|Add1~11\ = CARRY((!\U_saldo|saldo_reg\(8) & !\U_saldo|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(8),
	datad => VCC,
	cin => \U_saldo|Add1~9\,
	combout => \U_saldo|Add1~10_combout\,
	cout => \U_saldo|Add1~11\);

-- Location: LCCOMB_X30_Y23_N30
\U_saldo|saldo_reg~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~15_combout\ = (\U_saldo|process_0~0_combout\ & (((\U_saldo|Add1~22_combout\) # (\U_saldo|Add1~10_combout\)))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add0~12_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add1~22_combout\,
	datad => \U_saldo|Add1~10_combout\,
	combout => \U_saldo|saldo_reg~15_combout\);

-- Location: LCCOMB_X30_Y23_N26
\U_saldo|saldo_reg~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~16_combout\ = (\U_saldo|saldo_reg~15_combout\) # ((\U_saldo|process_0~0_combout\ & (\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~15_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~16_combout\);

-- Location: FF_X30_Y23_N27
\U_saldo|saldo_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(8));

-- Location: LCCOMB_X31_Y23_N20
\U_saldo|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~12_combout\ = (\U_saldo|saldo_reg\(9) & ((GND) # (!\U_saldo|Add1~11\))) # (!\U_saldo|saldo_reg\(9) & (\U_saldo|Add1~11\ $ (GND)))
-- \U_saldo|Add1~13\ = CARRY((\U_saldo|saldo_reg\(9)) # (!\U_saldo|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(9),
	datad => VCC,
	cin => \U_saldo|Add1~11\,
	combout => \U_saldo|Add1~12_combout\,
	cout => \U_saldo|Add1~13\);

-- Location: LCCOMB_X30_Y23_N4
\U_saldo|saldo_reg~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~13_combout\ = (\U_saldo|process_0~0_combout\ & (((!\U_saldo|Add1~22_combout\ & \U_saldo|Add1~12_combout\)))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add0~14_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add1~22_combout\,
	datad => \U_saldo|Add1~12_combout\,
	combout => \U_saldo|saldo_reg~13_combout\);

-- Location: LCCOMB_X30_Y23_N16
\U_saldo|saldo_reg~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~14_combout\ = (\U_saldo|saldo_reg~13_combout\ & ((\U_saldo|process_0~0_combout\ & (!\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((!\U_saldo|LessThan0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~13_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~14_combout\);

-- Location: FF_X30_Y23_N17
\U_saldo|saldo_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(9));

-- Location: LCCOMB_X31_Y23_N22
\U_saldo|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~14_combout\ = (\U_saldo|saldo_reg\(10) & (!\U_saldo|Add1~13\)) # (!\U_saldo|saldo_reg\(10) & ((\U_saldo|Add1~13\) # (GND)))
-- \U_saldo|Add1~15\ = CARRY((!\U_saldo|Add1~13\) # (!\U_saldo|saldo_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(10),
	datad => VCC,
	cin => \U_saldo|Add1~13\,
	combout => \U_saldo|Add1~14_combout\,
	cout => \U_saldo|Add1~15\);

-- Location: LCCOMB_X32_Y23_N26
\U_saldo|saldo_reg~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~11_combout\ = (\U_saldo|process_0~0_combout\ & ((\U_saldo|Add1~14_combout\) # ((\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (((\U_saldo|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|Add1~14_combout\,
	datac => \U_saldo|Add0~16_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~11_combout\);

-- Location: LCCOMB_X32_Y23_N6
\U_saldo|saldo_reg~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~12_combout\ = (\U_saldo|saldo_reg~11_combout\) # ((\U_saldo|process_0~0_combout\ & (\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~11_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~12_combout\);

-- Location: FF_X32_Y23_N7
\U_saldo|saldo_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(10));

-- Location: LCCOMB_X31_Y23_N24
\U_saldo|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add1~16_combout\ = (\U_saldo|saldo_reg\(11) & (\U_saldo|Add1~15\ $ (GND))) # (!\U_saldo|saldo_reg\(11) & (!\U_saldo|Add1~15\ & VCC))
-- \U_saldo|Add1~17\ = CARRY((\U_saldo|saldo_reg\(11) & !\U_saldo|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(11),
	datad => VCC,
	cin => \U_saldo|Add1~15\,
	combout => \U_saldo|Add1~16_combout\,
	cout => \U_saldo|Add1~17\);

-- Location: LCCOMB_X32_Y23_N24
\U_saldo|saldo_reg~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~9_combout\ = (\U_saldo|process_0~0_combout\ & (\U_saldo|Add1~16_combout\ & ((!\U_saldo|Add1~22_combout\)))) # (!\U_saldo|process_0~0_combout\ & (((\U_saldo|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|Add1~16_combout\,
	datac => \U_saldo|Add0~18_combout\,
	datad => \U_saldo|Add1~22_combout\,
	combout => \U_saldo|saldo_reg~9_combout\);

-- Location: LCCOMB_X32_Y23_N16
\U_saldo|saldo_reg~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~10_combout\ = (\U_saldo|saldo_reg~9_combout\ & ((\U_saldo|process_0~0_combout\ & (!\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((!\U_saldo|LessThan0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|saldo_reg~9_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~10_combout\);

-- Location: FF_X32_Y23_N17
\U_saldo|saldo_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(11));

-- Location: LCCOMB_X31_Y23_N2
\U_saldo|saldo_reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~4_combout\ = (\U_saldo|Add1~4_combout\) # ((\U_saldo|Add1~6_combout\) # (\U_saldo|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~4_combout\,
	datac => \U_saldo|Add1~6_combout\,
	datad => \U_saldo|Add1~8_combout\,
	combout => \U_saldo|saldo_reg~4_combout\);

-- Location: LCCOMB_X31_Y23_N0
\U_saldo|saldo_reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~5_combout\ = (\U_saldo|Add1~14_combout\ & ((\U_saldo|Add1~12_combout\) # ((\U_saldo|Add1~10_combout\ & \U_saldo|saldo_reg~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~14_combout\,
	datab => \U_saldo|Add1~10_combout\,
	datac => \U_saldo|Add1~12_combout\,
	datad => \U_saldo|saldo_reg~4_combout\,
	combout => \U_saldo|saldo_reg~5_combout\);

-- Location: LCCOMB_X31_Y23_N6
\U_saldo|saldo_reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~6_combout\ = (\U_saldo|Add1~20_combout\ & ((\U_saldo|Add1~18_combout\) # ((\U_saldo|Add1~16_combout\) # (\U_saldo|saldo_reg~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add1~18_combout\,
	datab => \U_saldo|Add1~16_combout\,
	datac => \U_saldo|Add1~20_combout\,
	datad => \U_saldo|saldo_reg~5_combout\,
	combout => \U_saldo|saldo_reg~6_combout\);

-- Location: LCCOMB_X30_Y23_N22
\U_saldo|saldo_reg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~7_combout\ = (\U_saldo|process_0~0_combout\ & (((!\U_saldo|Add1~22_combout\ & \U_saldo|Add1~18_combout\)))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add0~20_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add1~22_combout\,
	datad => \U_saldo|Add1~18_combout\,
	combout => \U_saldo|saldo_reg~7_combout\);

-- Location: LCCOMB_X30_Y23_N6
\U_saldo|saldo_reg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~8_combout\ = (\U_saldo|saldo_reg~7_combout\ & ((\U_saldo|process_0~0_combout\ & (!\U_saldo|saldo_reg~6_combout\)) # (!\U_saldo|process_0~0_combout\ & ((!\U_saldo|LessThan0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~7_combout\,
	datad => \U_saldo|LessThan0~2_combout\,
	combout => \U_saldo|saldo_reg~8_combout\);

-- Location: FF_X30_Y23_N7
\U_saldo|saldo_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(12));

-- Location: LCCOMB_X33_Y23_N30
\U_saldo|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add0~24_combout\ = !\U_saldo|Add0~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_saldo|Add0~23\,
	combout => \U_saldo|Add0~24_combout\);

-- Location: LCCOMB_X30_Y23_N18
\U_saldo|saldo_reg~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~31_combout\ = (\coin1000~input_o\ & (!\U_saldo|prev1000~q\ & ((\U_saldo|Add1~22_combout\) # (\U_saldo|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coin1000~input_o\,
	datab => \U_saldo|prev1000~q\,
	datac => \U_saldo|Add1~22_combout\,
	datad => \U_saldo|Add1~20_combout\,
	combout => \U_saldo|saldo_reg~31_combout\);

-- Location: LCCOMB_X30_Y23_N0
\U_saldo|saldo_reg~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~2_combout\ = (\U_saldo|saldo_reg~31_combout\) # ((!\U_saldo|process_0~0_combout\ & ((\U_saldo|Add0~24_combout\) # (\U_saldo|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|Add0~24_combout\,
	datac => \U_saldo|Add0~22_combout\,
	datad => \U_saldo|saldo_reg~31_combout\,
	combout => \U_saldo|saldo_reg~2_combout\);

-- Location: FF_X30_Y23_N1
\U_saldo|saldo_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_saldo|saldo_reg[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(13));

-- Location: LCCOMB_X11_Y26_N12
\mostrar_cambio~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mostrar_cambio~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mostrar_cambio~feeder_combout\);

-- Location: IOIBUF_X26_Y29_N29
\confirmar~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_confirmar,
	o => \confirmar~input_o\);

-- Location: FF_X11_Y26_N13
mostrar_cambio : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mostrar_cambio~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mostrar_cambio~q\);

-- Location: LCCOMB_X28_Y22_N12
\U_rest|cambio_reg[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[13]~feeder_combout\ = \U_saldo|saldo_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|saldo_reg\(13),
	combout => \U_rest|cambio_reg[13]~feeder_combout\);

-- Location: FF_X28_Y22_N13
\U_rest|cambio_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[13]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(13));

-- Location: LCCOMB_X28_Y22_N2
\valor_a_mostrar[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[13]~0_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(13)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(13),
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(13),
	combout => \valor_a_mostrar[13]~0_combout\);

-- Location: LCCOMB_X28_Y22_N20
\U_rest|cambio_reg[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[12]~feeder_combout\ = \U_saldo|saldo_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|saldo_reg\(12),
	combout => \U_rest|cambio_reg[12]~feeder_combout\);

-- Location: FF_X28_Y22_N21
\U_rest|cambio_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[12]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(12));

-- Location: LCCOMB_X28_Y22_N22
\valor_a_mostrar[12]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[12]~1_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(12)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_saldo|saldo_reg\(12),
	datad => \U_rest|cambio_reg\(12),
	combout => \valor_a_mostrar[12]~1_combout\);

-- Location: FF_X29_Y23_N9
\U_rest|cambio_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(11),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(11));

-- Location: LCCOMB_X29_Y23_N26
\valor_a_mostrar[11]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[11]~2_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(11)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(11),
	combout => \valor_a_mostrar[11]~2_combout\);

-- Location: FF_X29_Y23_N1
\U_rest|cambio_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(10),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(10));

-- Location: LCCOMB_X29_Y23_N30
\valor_a_mostrar[10]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[10]~3_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(10)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(10),
	datad => \U_rest|cambio_reg\(10),
	combout => \valor_a_mostrar[10]~3_combout\);

-- Location: LCCOMB_X29_Y24_N8
\U_rest|cambio_reg[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[9]~feeder_combout\ = \U_saldo|saldo_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|saldo_reg\(9),
	combout => \U_rest|cambio_reg[9]~feeder_combout\);

-- Location: FF_X29_Y24_N9
\U_rest|cambio_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[9]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(9));

-- Location: LCCOMB_X29_Y24_N10
\valor_a_mostrar[9]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[9]~4_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(9)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_saldo|saldo_reg\(9),
	datad => \U_rest|cambio_reg\(9),
	combout => \valor_a_mostrar[9]~4_combout\);

-- Location: FF_X29_Y24_N5
\U_rest|cambio_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(8),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(8));

-- Location: LCCOMB_X29_Y24_N6
\valor_a_mostrar[8]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[8]~5_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(8)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_saldo|saldo_reg\(8),
	datad => \U_rest|cambio_reg\(8),
	combout => \valor_a_mostrar[8]~5_combout\);

-- Location: FF_X29_Y24_N13
\U_rest|cambio_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(7),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(7));

-- Location: LCCOMB_X29_Y24_N30
\valor_a_mostrar[7]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \valor_a_mostrar[7]~6_combout\ = (\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(7)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(7),
	datad => \U_rest|cambio_reg\(7),
	combout => \valor_a_mostrar[7]~6_combout\);

-- Location: LCCOMB_X29_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \valor_a_mostrar[7]~6_combout\ $ (VCC)
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\valor_a_mostrar[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[7]~6_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X29_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\valor_a_mostrar[8]~5_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\valor_a_mostrar[8]~5_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\valor_a_mostrar[8]~5_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valor_a_mostrar[8]~5_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X29_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\valor_a_mostrar[9]~4_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\valor_a_mostrar[9]~4_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\valor_a_mostrar[9]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valor_a_mostrar[9]~4_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X29_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\valor_a_mostrar[10]~3_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\valor_a_mostrar[10]~3_combout\ & 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\valor_a_mostrar[10]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[10]~3_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X29_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\valor_a_mostrar[11]~2_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\valor_a_mostrar[11]~2_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\valor_a_mostrar[11]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[11]~2_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X29_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\valor_a_mostrar[12]~1_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\valor_a_mostrar[12]~1_combout\ & 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\valor_a_mostrar[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valor_a_mostrar[12]~1_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X29_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\valor_a_mostrar[13]~0_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\valor_a_mostrar[13]~0_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\valor_a_mostrar[13]~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[13]~0_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X29_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X27_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\);

-- Location: LCCOMB_X28_Y22_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(13))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(13),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_saldo|saldo_reg\(13),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\);

-- Location: LCCOMB_X28_Y22_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(12))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_rest|cambio_reg\(12),
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_saldo|saldo_reg\(12),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\);

-- Location: LCCOMB_X28_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\);

-- Location: LCCOMB_X28_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\);

-- Location: LCCOMB_X29_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(11)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(11),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\);

-- Location: LCCOMB_X29_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\);

-- Location: LCCOMB_X29_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(10))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_rest|cambio_reg\(10),
	datac => \U_saldo|saldo_reg\(10),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\);

-- Location: LCCOMB_X28_Y24_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(9)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(9),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(9),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\);

-- Location: LCCOMB_X28_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\);

-- Location: LCCOMB_X29_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\);

-- Location: LCCOMB_X28_Y24_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(8)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(8),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(8),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\);

-- Location: LCCOMB_X27_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\);

-- Location: LCCOMB_X29_Y24_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(7)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(7),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_rest|cambio_reg\(7),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\);

-- Location: FF_X29_Y24_N7
\U_rest|cambio_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(6),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(6));

-- Location: LCCOMB_X28_Y24_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(6)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(6),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\);

-- Location: LCCOMB_X28_Y24_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(6)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(6),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\);

-- Location: LCCOMB_X28_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X28_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X28_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X28_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X28_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X28_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X28_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X28_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\);

-- Location: LCCOMB_X28_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X27_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\);

-- Location: LCCOMB_X28_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~161_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\);

-- Location: LCCOMB_X28_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~162_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\);

-- Location: LCCOMB_X26_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\);

-- Location: LCCOMB_X27_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~163_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\);

-- Location: LCCOMB_X27_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\);

-- Location: LCCOMB_X27_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~164_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\);

-- Location: LCCOMB_X27_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\);

-- Location: LCCOMB_X27_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~165_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\);

-- Location: LCCOMB_X26_Y24_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\);

-- Location: LCCOMB_X27_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\);

-- Location: LCCOMB_X28_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~166_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\);

-- Location: LCCOMB_X27_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\);

-- Location: LCCOMB_X28_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~167_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\);

-- Location: LCCOMB_X28_Y24_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(6)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(6),
	datad => \U_rest|cambio_reg\(6),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\);

-- Location: LCCOMB_X26_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\);

-- Location: FF_X27_Y22_N3
\U_rest|cambio_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(5),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(5));

-- Location: LCCOMB_X27_Y22_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(5))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(5),
	datab => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(5),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\);

-- Location: LCCOMB_X27_Y22_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(5))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(5),
	datab => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(5),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X27_Y22_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(5))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(5),
	datab => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(5),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\);

-- Location: LCCOMB_X27_Y22_N28
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X26_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\);

-- Location: LCCOMB_X26_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X26_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X26_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X26_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X26_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X26_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X26_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X26_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\);

-- Location: LCCOMB_X26_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\);

-- Location: LCCOMB_X26_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ = !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\);

-- Location: LCCOMB_X27_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~168_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\);

-- Location: LCCOMB_X22_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\);

-- Location: LCCOMB_X26_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~169_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\);

-- Location: LCCOMB_X22_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\);

-- Location: LCCOMB_X27_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~170_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\);

-- Location: LCCOMB_X23_Y21_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\);

-- Location: LCCOMB_X23_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\);

-- Location: LCCOMB_X27_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~171_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\);

-- Location: LCCOMB_X22_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\);

-- Location: LCCOMB_X27_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~172_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\);

-- Location: LCCOMB_X27_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~173_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\);

-- Location: LCCOMB_X23_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\);

-- Location: LCCOMB_X23_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\);

-- Location: LCCOMB_X27_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~174_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\);

-- Location: LCCOMB_X26_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\);

-- Location: LCCOMB_X24_Y21_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\);

-- Location: LCCOMB_X21_Y21_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\);

-- Location: LCCOMB_X26_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\);

-- Location: FF_X27_Y22_N27
\U_rest|cambio_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(4),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(4));

-- Location: LCCOMB_X27_Y22_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(4)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(4),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\);

-- Location: LCCOMB_X27_Y22_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(4)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(4),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\);

-- Location: LCCOMB_X26_Y22_N0
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X26_Y24_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\);

-- Location: LCCOMB_X27_Y22_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(4)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(4),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\);

-- Location: LCCOMB_X26_Y24_N0
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X26_Y24_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\);

-- Location: LCCOMB_X26_Y24_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\);

-- Location: LCCOMB_X23_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|op_3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X23_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|op_3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X23_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|op_3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X23_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|op_3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|op_3~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X23_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|op_3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X23_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|op_3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|op_3~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~11\);

-- Location: LCCOMB_X23_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|op_3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~13\);

-- Location: LCCOMB_X23_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|op_3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|op_3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~15\);

-- Location: LCCOMB_X23_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|op_3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~15\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~15\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~17\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~17\);

-- Location: LCCOMB_X23_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|op_3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~17\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~17\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~19\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|op_3~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~17\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~19\);

-- Location: LCCOMB_X23_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|op_3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ = \U_bcd|Mod0|auto_generated|divider|divider|op_3~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_3~19\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\);

-- Location: LCCOMB_X22_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~175_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\);

-- Location: LCCOMB_X22_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\);

-- Location: LCCOMB_X22_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~176_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\);

-- Location: LCCOMB_X22_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\);

-- Location: LCCOMB_X22_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\);

-- Location: LCCOMB_X23_Y21_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~177_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\);

-- Location: LCCOMB_X20_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\);

-- Location: LCCOMB_X23_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~178_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\);

-- Location: LCCOMB_X22_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~179_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\);

-- Location: LCCOMB_X22_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\);

-- Location: LCCOMB_X23_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~180_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\);

-- Location: LCCOMB_X21_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\);

-- Location: LCCOMB_X22_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~181_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\);

-- Location: LCCOMB_X22_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\);

-- Location: LCCOMB_X24_Y21_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\);

-- Location: LCCOMB_X24_Y21_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~182_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\);

-- Location: LCCOMB_X21_Y21_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~183_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\);

-- Location: LCCOMB_X21_Y21_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\);

-- Location: LCCOMB_X21_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\);

-- Location: LCCOMB_X26_Y24_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~184_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\);

-- Location: FF_X27_Y22_N11
\U_rest|cambio_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|saldo_reg\(3),
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(3));

-- Location: LCCOMB_X26_Y22_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(3))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(3),
	datad => \U_saldo|saldo_reg\(3),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\);

-- Location: LCCOMB_X26_Y22_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(3))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(3),
	datad => \U_saldo|saldo_reg\(3),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\);

-- Location: LCCOMB_X26_Y22_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X26_Y22_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(3)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(3),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(3),
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\);

-- Location: LCCOMB_X26_Y22_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\);

-- Location: LCCOMB_X26_Y22_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\);

-- Location: LCCOMB_X26_Y22_N8
\U_bcd|Mod0|auto_generated|divider|divider|op_3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\);

-- Location: LCCOMB_X26_Y22_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\);

-- Location: LCCOMB_X21_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|op_4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X21_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|op_4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X21_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|op_4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X21_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|op_4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X21_Y23_N14
\U_bcd|Mod0|auto_generated|divider|divider|op_4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~9\);

-- Location: LCCOMB_X21_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|op_4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~11\);

-- Location: LCCOMB_X21_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|op_4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~13\);

-- Location: LCCOMB_X21_Y23_N20
\U_bcd|Mod0|auto_generated|divider|divider|op_4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|op_4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~15\);

-- Location: LCCOMB_X21_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|op_4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~15\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~15\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~17\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~17\);

-- Location: LCCOMB_X21_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|op_4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~17\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~17\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~19\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|op_4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~17\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~19\);

-- Location: LCCOMB_X21_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|op_4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~19\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~19\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~21\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~19\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~21\);

-- Location: LCCOMB_X21_Y23_N28
\U_bcd|Mod0|auto_generated|divider|divider|op_4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ = !\U_bcd|Mod0|auto_generated|divider|divider|op_4~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|op_4~21\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\);

-- Location: LCCOMB_X22_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~185_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\);

-- Location: LCCOMB_X24_Y20_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\);

-- Location: LCCOMB_X22_Y20_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\);

-- Location: LCCOMB_X22_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~186_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\);

-- Location: LCCOMB_X23_Y21_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~187_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\);

-- Location: LCCOMB_X22_Y20_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\);

-- Location: LCCOMB_X22_Y21_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\);

-- Location: LCCOMB_X21_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~188_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\);

-- Location: LCCOMB_X22_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~189_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\);

-- Location: LCCOMB_X22_Y20_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\);

-- Location: LCCOMB_X22_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X22_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X22_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X22_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X22_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X22_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X24_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\);

-- Location: LCCOMB_X22_Y19_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\);

-- Location: LCCOMB_X22_Y19_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\);

-- Location: LCCOMB_X24_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\);

-- Location: LCCOMB_X23_Y21_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\);

-- Location: LCCOMB_X22_Y19_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\);

-- Location: LCCOMB_X21_Y19_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\);

-- Location: LCCOMB_X21_Y19_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\);

-- Location: LCCOMB_X22_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\);

-- Location: LCCOMB_X22_Y19_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\);

-- Location: LCCOMB_X23_Y21_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\);

-- Location: LCCOMB_X23_Y21_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~190_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\);

-- Location: LCCOMB_X23_Y21_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X23_Y21_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167_combout\);

-- Location: LCCOMB_X23_Y21_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\);

-- Location: LCCOMB_X23_Y19_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~167_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X23_Y19_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~166_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X23_Y19_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~165_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X23_Y19_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~164_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X23_Y19_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~163_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X23_Y19_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~162_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X23_Y19_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y19_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\);

-- Location: LCCOMB_X22_Y19_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~243_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\);

-- Location: LCCOMB_X23_Y19_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\);

-- Location: LCCOMB_X23_Y19_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~244_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\);

-- Location: LCCOMB_X22_Y19_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~245_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\);

-- Location: LCCOMB_X23_Y19_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\);

-- Location: LCCOMB_X23_Y19_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\);

-- Location: LCCOMB_X21_Y19_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~246_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\);

-- Location: LCCOMB_X23_Y19_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\);

-- Location: LCCOMB_X22_Y19_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~247_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\);

-- Location: LCCOMB_X23_Y19_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\);

-- Location: LCCOMB_X23_Y21_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~248_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\);

-- Location: LCCOMB_X21_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\);

-- Location: LCCOMB_X22_Y23_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~191_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\);

-- Location: LCCOMB_X21_Y19_N28
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X21_Y19_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~174_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~174_combout\);

-- Location: LCCOMB_X21_Y19_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\);

-- Location: LCCOMB_X21_Y19_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~174_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~174_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X21_Y19_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175_combout\);

-- Location: LCCOMB_X21_Y19_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~255_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\);

-- Location: LCCOMB_X22_Y19_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~175_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X22_Y19_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~173_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X22_Y19_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~172_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X22_Y19_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~171_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X22_Y19_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~170_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X22_Y19_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~169_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X22_Y19_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~168_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X22_Y19_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X22_Y19_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~249_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\);

-- Location: LCCOMB_X22_Y17_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\);

-- Location: LCCOMB_X22_Y17_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\);

-- Location: LCCOMB_X23_Y19_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~250_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\);

-- Location: LCCOMB_X23_Y19_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~251_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\);

-- Location: LCCOMB_X22_Y17_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\);

-- Location: LCCOMB_X22_Y18_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~252_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\);

-- Location: LCCOMB_X22_Y17_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\);

-- Location: LCCOMB_X22_Y21_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~253_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\);

-- Location: LCCOMB_X22_Y18_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\);

-- Location: LCCOMB_X22_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~254_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\);

-- Location: LCCOMB_X22_Y18_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\);

-- Location: LCCOMB_X21_Y19_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~256_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\);

-- Location: LCCOMB_X21_Y21_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\);

-- Location: LCCOMB_X24_Y21_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\);

-- Location: LCCOMB_X24_Y21_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~192_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\);

-- Location: LCCOMB_X24_Y21_N28
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X24_Y21_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~183_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~183_combout\);

-- Location: LCCOMB_X24_Y21_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\);

-- Location: LCCOMB_X24_Y21_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~183_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~183_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X24_Y21_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184_combout\);

-- Location: LCCOMB_X24_Y21_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~264_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\);

-- Location: LCCOMB_X22_Y17_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~184_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X22_Y17_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~182_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X22_Y17_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~181_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X22_Y17_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~180_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X22_Y17_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~179_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X22_Y17_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~178_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X22_Y17_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~177_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X22_Y17_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~176_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X22_Y17_N26
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X22_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~257_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\);

-- Location: LCCOMB_X22_Y20_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\);

-- Location: LCCOMB_X22_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~258_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\);

-- Location: LCCOMB_X20_Y20_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\);

-- Location: LCCOMB_X20_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\);

-- Location: LCCOMB_X22_Y17_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~259_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\);

-- Location: LCCOMB_X21_Y19_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\);

-- Location: LCCOMB_X22_Y18_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~260_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\);

-- Location: LCCOMB_X22_Y21_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~261_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\);

-- Location: LCCOMB_X22_Y20_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\);

-- Location: LCCOMB_X22_Y18_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\);

-- Location: LCCOMB_X22_Y18_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~262_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\);

-- Location: LCCOMB_X20_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\);

-- Location: LCCOMB_X21_Y21_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~263_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\);

-- Location: LCCOMB_X22_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\);

-- Location: LCCOMB_X21_Y21_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~265_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\);

-- Location: LCCOMB_X21_Y21_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\);

-- Location: LCCOMB_X21_Y21_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~193_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\);

-- Location: LCCOMB_X21_Y21_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X21_Y21_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~193_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~193_combout\);

-- Location: LCCOMB_X21_Y21_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\);

-- Location: LCCOMB_X21_Y21_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~193_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~193_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X21_Y21_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194_combout\);

-- Location: LCCOMB_X21_Y21_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~274_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\);

-- Location: LCCOMB_X21_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~194_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X21_Y20_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~192_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X21_Y20_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~191_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X21_Y20_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~190_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X21_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~189_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X21_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~188_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X21_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~187_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X21_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~186_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X21_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~185_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X21_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X19_Y20_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\);

-- Location: LCCOMB_X22_Y20_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~266_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\);

-- Location: LCCOMB_X20_Y20_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\);

-- Location: LCCOMB_X20_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~267_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\);

-- Location: LCCOMB_X19_Y20_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\);

-- Location: LCCOMB_X20_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~268_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\);

-- Location: LCCOMB_X21_Y22_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\);

-- Location: LCCOMB_X22_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~269_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\);

-- Location: LCCOMB_X22_Y20_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~270_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\);

-- Location: LCCOMB_X20_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\);

-- Location: LCCOMB_X22_Y18_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~271_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\);

-- Location: LCCOMB_X22_Y18_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\);

-- Location: LCCOMB_X20_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\);

-- Location: LCCOMB_X20_Y20_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~272_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\);

-- Location: LCCOMB_X20_Y20_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~273_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\);

-- Location: LCCOMB_X19_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\);

-- Location: LCCOMB_X20_Y20_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~275_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\);

-- Location: LCCOMB_X20_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\);

-- Location: LCCOMB_X21_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~194_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\);

-- Location: LCCOMB_X20_Y19_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\);

-- Location: LCCOMB_X20_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\);

-- Location: LCCOMB_X20_Y19_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X20_Y19_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~204_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~204_combout\);

-- Location: LCCOMB_X20_Y19_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~204_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X20_Y19_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205_combout\);

-- Location: LCCOMB_X20_Y19_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~285_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\);

-- Location: LCCOMB_X19_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~205_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X19_Y20_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~203_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X19_Y20_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~202_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X19_Y20_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~201_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X19_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~200_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X19_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~199_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X19_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~198_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X19_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~197_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X19_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~196_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X19_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~195_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X19_Y20_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X23_Y22_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\);

-- Location: LCCOMB_X19_Y20_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~276_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\);

-- Location: LCCOMB_X20_Y20_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~277_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\);

-- Location: LCCOMB_X21_Y22_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\);

-- Location: LCCOMB_X21_Y22_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\);

-- Location: LCCOMB_X20_Y20_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~278_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\);

-- Location: LCCOMB_X21_Y22_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~279_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\);

-- Location: LCCOMB_X21_Y22_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\);

-- Location: LCCOMB_X21_Y22_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\);

-- Location: LCCOMB_X21_Y22_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~280_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\);

-- Location: LCCOMB_X19_Y22_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\);

-- Location: LCCOMB_X22_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~281_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\);

-- Location: LCCOMB_X19_Y22_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\);

-- Location: LCCOMB_X20_Y20_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~282_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\);

-- Location: LCCOMB_X20_Y22_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\);

-- Location: LCCOMB_X19_Y20_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~283_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\);

-- Location: LCCOMB_X19_Y21_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\);

-- Location: LCCOMB_X20_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~284_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\);

-- Location: LCCOMB_X20_Y19_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~286_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\);

-- Location: LCCOMB_X20_Y19_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\);

-- Location: LCCOMB_X20_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~195_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\);

-- Location: LCCOMB_X20_Y23_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\);

-- Location: LCCOMB_X20_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\);

-- Location: LCCOMB_X20_Y23_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X21_Y22_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\);

-- Location: LCCOMB_X21_Y22_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~216_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~216_combout\);

-- Location: LCCOMB_X21_Y22_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~216_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~297_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~216_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X20_Y21_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217_combout\);

-- Location: LCCOMB_X20_Y22_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~217_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X20_Y22_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~215_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X20_Y22_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~214_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X20_Y22_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~213_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X20_Y22_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~212_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X20_Y22_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~211_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X20_Y22_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~210_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X20_Y22_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~209_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X20_Y22_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~208_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X20_Y22_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~207_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X20_Y22_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~206_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X20_Y22_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X23_Y22_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~287_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\);

-- Location: LCCOMB_X23_Y22_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\);

-- Location: LCCOMB_X21_Y22_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~288_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\);

-- Location: LCCOMB_X19_Y22_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\);

-- Location: LCCOMB_X23_Y22_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~289_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\);

-- Location: LCCOMB_X22_Y22_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\);

-- Location: LCCOMB_X20_Y22_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\);

-- Location: LCCOMB_X21_Y22_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~290_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\);

-- Location: LCCOMB_X21_Y22_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~291_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\);

-- Location: LCCOMB_X23_Y22_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\);

-- Location: LCCOMB_X19_Y22_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~292_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\);

-- Location: LCCOMB_X16_Y21_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\);

-- Location: LCCOMB_X19_Y22_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~293_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\);

-- Location: LCCOMB_X19_Y22_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\);

-- Location: LCCOMB_X20_Y22_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~294_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\);

-- Location: LCCOMB_X20_Y22_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\);

-- Location: LCCOMB_X19_Y22_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\);

-- Location: LCCOMB_X19_Y21_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~295_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\);

-- Location: LCCOMB_X20_Y19_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~296_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\);

-- Location: LCCOMB_X22_Y22_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\);

-- Location: LCCOMB_X21_Y22_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~298_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\);

-- Location: LCCOMB_X23_Y22_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\);

-- Location: LCCOMB_X19_Y23_N18
\U_rest|cambio_reg[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[2]~feeder_combout\ = \U_saldo|saldo_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|saldo_reg\(2),
	combout => \U_rest|cambio_reg[2]~feeder_combout\);

-- Location: FF_X19_Y23_N19
\U_rest|cambio_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[2]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \confirmar~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(2));

-- Location: LCCOMB_X19_Y23_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(2)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_saldo|saldo_reg\(2),
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(2),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\);

-- Location: LCCOMB_X19_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(2)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_saldo|saldo_reg\(2),
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(2),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\);

-- Location: LCCOMB_X19_Y23_N24
\U_bcd|Mod0|auto_generated|divider|divider|op_3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\);

-- Location: LCCOMB_X19_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\);

-- Location: LCCOMB_X19_Y23_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(2)))) # (!\mostrar_cambio~q\ & (\U_saldo|saldo_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_saldo|saldo_reg\(2),
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_rest|cambio_reg\(2),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\);

-- Location: LCCOMB_X19_Y23_N10
\U_bcd|Mod0|auto_generated|divider|divider|op_4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\);

-- Location: LCCOMB_X19_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_3~24_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\);

-- Location: LCCOMB_X19_Y23_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\);

-- Location: LCCOMB_X19_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\);

-- Location: LCCOMB_X19_Y23_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X19_Y22_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~229_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~229_combout\);

-- Location: LCCOMB_X19_Y22_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~229_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~229_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X22_Y22_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230_combout\);

-- Location: LCCOMB_X19_Y22_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~310_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\);

-- Location: LCCOMB_X22_Y22_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~230_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X22_Y22_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~228_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X22_Y22_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~227_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X22_Y22_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~226_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X22_Y22_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~225_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X22_Y22_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~224_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X22_Y22_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~223_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X22_Y22_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~222_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X22_Y22_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~221_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X22_Y22_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~220_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X22_Y22_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~219_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X22_Y22_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~218_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X22_Y22_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X23_Y22_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~299_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\);

-- Location: LCCOMB_X15_Y21_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\);

-- Location: LCCOMB_X16_Y22_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\);

-- Location: LCCOMB_X19_Y22_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~300_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\);

-- Location: LCCOMB_X16_Y21_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\);

-- Location: LCCOMB_X23_Y22_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~301_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\);

-- Location: LCCOMB_X15_Y21_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X15_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X15_Y21_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X15_Y21_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X15_Y21_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\);

-- Location: LCCOMB_X15_Y21_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\);

-- Location: LCCOMB_X15_Y21_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\);

-- Location: LCCOMB_X15_Y22_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\);

-- Location: LCCOMB_X15_Y21_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\);

-- Location: LCCOMB_X15_Y21_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\);

-- Location: LCCOMB_X21_Y22_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~302_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\);

-- Location: LCCOMB_X15_Y23_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\);

-- Location: LCCOMB_X15_Y23_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X15_Y23_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171_combout\);

-- Location: LCCOMB_X15_Y23_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\);

-- Location: LCCOMB_X14_Y21_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X14_Y21_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~170_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X14_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~169_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X14_Y21_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~168_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X14_Y21_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\);

-- Location: LCCOMB_X15_Y21_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~255_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\);

-- Location: LCCOMB_X15_Y21_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\);

-- Location: LCCOMB_X15_Y21_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~256_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\);

-- Location: LCCOMB_X15_Y21_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\);

-- Location: LCCOMB_X15_Y21_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~257_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\);

-- Location: LCCOMB_X15_Y22_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~258_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\);

-- Location: LCCOMB_X15_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\);

-- Location: LCCOMB_X21_Y22_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~303_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\);

-- Location: LCCOMB_X15_Y22_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\);

-- Location: LCCOMB_X15_Y22_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X15_Y22_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176_combout\);

-- Location: LCCOMB_X15_Y22_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\);

-- Location: LCCOMB_X14_Y21_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~176_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X14_Y21_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~175_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X14_Y21_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~174_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X14_Y21_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~173_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X14_Y21_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~172_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X14_Y21_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y21_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~259_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\);

-- Location: LCCOMB_X12_Y21_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\);

-- Location: LCCOMB_X14_Y21_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~260_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\);

-- Location: LCCOMB_X12_Y21_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\);

-- Location: LCCOMB_X14_Y21_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~261_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\);

-- Location: LCCOMB_X12_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\);

-- Location: LCCOMB_X12_Y21_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\);

-- Location: LCCOMB_X14_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~262_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\);

-- Location: LCCOMB_X12_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\);

-- Location: LCCOMB_X14_Y21_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~263_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\);

-- Location: LCCOMB_X16_Y21_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\);

-- Location: LCCOMB_X16_Y21_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~304_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\);

-- Location: LCCOMB_X16_Y21_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X12_Y21_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182_combout\);

-- Location: LCCOMB_X16_Y21_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\);

-- Location: LCCOMB_X12_Y21_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~182_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X12_Y21_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~181_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X12_Y21_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~180_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X12_Y21_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~179_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X12_Y21_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~178_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X12_Y21_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~177_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X12_Y21_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X15_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\);

-- Location: LCCOMB_X16_Y21_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~264_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\);

-- Location: LCCOMB_X12_Y21_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~265_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\);

-- Location: LCCOMB_X15_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\);

-- Location: LCCOMB_X12_Y21_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~266_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\);

-- Location: LCCOMB_X15_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\);

-- Location: LCCOMB_X14_Y21_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~267_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\);

-- Location: LCCOMB_X17_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\);

-- Location: LCCOMB_X12_Y21_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~268_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\);

-- Location: LCCOMB_X17_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\);

-- Location: LCCOMB_X16_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~269_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\);

-- Location: LCCOMB_X17_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\);

-- Location: LCCOMB_X19_Y22_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~305_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\);

-- Location: LCCOMB_X16_Y23_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\);

-- Location: LCCOMB_X16_Y23_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X15_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189_combout\);

-- Location: LCCOMB_X16_Y23_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\);

-- Location: LCCOMB_X15_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~189_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X15_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~188_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X15_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~187_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X15_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~186_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X15_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~185_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X15_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~184_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X15_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~183_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X15_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X15_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~270_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\);

-- Location: LCCOMB_X16_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\);

-- Location: LCCOMB_X21_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\);

-- Location: LCCOMB_X15_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~271_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\);

-- Location: LCCOMB_X16_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\);

-- Location: LCCOMB_X15_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~272_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\);

-- Location: LCCOMB_X17_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~273_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\);

-- Location: LCCOMB_X17_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\);

-- Location: LCCOMB_X17_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~274_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\);

-- Location: LCCOMB_X17_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\);

-- Location: LCCOMB_X17_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~275_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\);

-- Location: LCCOMB_X16_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\);

-- Location: LCCOMB_X16_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\);

-- Location: LCCOMB_X16_Y23_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~276_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\);

-- Location: LCCOMB_X19_Y22_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~306_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\);

-- Location: LCCOMB_X17_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\);

-- Location: LCCOMB_X17_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\);

-- Location: LCCOMB_X17_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X16_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197_combout\);

-- Location: LCCOMB_X16_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~197_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X16_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~196_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X16_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~195_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X16_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~194_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X16_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~193_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X16_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~192_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X16_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~191_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X16_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~190_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X16_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X16_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~277_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\);

-- Location: LCCOMB_X19_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\);

-- Location: LCCOMB_X21_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~278_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\);

-- Location: LCCOMB_X21_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\);

-- Location: LCCOMB_X20_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\);

-- Location: LCCOMB_X15_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~279_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\);

-- Location: LCCOMB_X20_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\);

-- Location: LCCOMB_X17_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~280_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\);

-- Location: LCCOMB_X17_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~281_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\);

-- Location: LCCOMB_X20_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\);

-- Location: LCCOMB_X19_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\);

-- Location: LCCOMB_X17_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~282_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\);

-- Location: LCCOMB_X19_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\);

-- Location: LCCOMB_X16_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~283_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\);

-- Location: LCCOMB_X17_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~284_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\);

-- Location: LCCOMB_X19_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\);

-- Location: LCCOMB_X19_Y21_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~307_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\);

-- Location: LCCOMB_X19_Y21_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\);

-- Location: LCCOMB_X19_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X19_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\);

-- Location: LCCOMB_X19_Y21_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\);

-- Location: LCCOMB_X20_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~206_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X20_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~205_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X20_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~204_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X20_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~203_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X20_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~202_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X20_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~201_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X20_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~200_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X20_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~199_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X20_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~198_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X20_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X19_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~285_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\);

-- Location: LCCOMB_X19_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\);

-- Location: LCCOMB_X21_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\);

-- Location: LCCOMB_X21_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~286_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\);

-- Location: LCCOMB_X21_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\);

-- Location: LCCOMB_X20_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~287_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\);

-- Location: LCCOMB_X20_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~288_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\);

-- Location: LCCOMB_X23_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\);

-- Location: LCCOMB_X22_Y21_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\);

-- Location: LCCOMB_X20_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~289_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\);

-- Location: LCCOMB_X19_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~290_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\);

-- Location: LCCOMB_X23_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\);

-- Location: LCCOMB_X19_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~291_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\);

-- Location: LCCOMB_X19_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\);

-- Location: LCCOMB_X19_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~292_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\);

-- Location: LCCOMB_X19_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\);

-- Location: LCCOMB_X21_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\);

-- Location: LCCOMB_X19_Y21_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~293_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\);

-- Location: LCCOMB_X22_Y21_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~308_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\);

-- Location: LCCOMB_X22_Y21_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\);

-- Location: LCCOMB_X22_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X22_Y21_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216_combout\);

-- Location: LCCOMB_X22_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\);

-- Location: LCCOMB_X23_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~216_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X23_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~215_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X23_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~214_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X23_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~213_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X23_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~212_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X23_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~211_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X23_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~210_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X23_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~209_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X23_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~208_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X23_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~207_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X23_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X19_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~294_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\);

-- Location: LCCOMB_X24_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\);

-- Location: LCCOMB_X21_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~295_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\);

-- Location: LCCOMB_X21_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\);

-- Location: LCCOMB_X23_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~296_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\);

-- Location: LCCOMB_X24_Y16_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\);

-- Location: LCCOMB_X23_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~297_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\);

-- Location: LCCOMB_X24_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\);

-- Location: LCCOMB_X22_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\);

-- Location: LCCOMB_X22_Y21_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~298_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\);

-- Location: LCCOMB_X24_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\);

-- Location: LCCOMB_X23_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~299_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\);

-- Location: LCCOMB_X24_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\);

-- Location: LCCOMB_X19_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~300_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\);

-- Location: LCCOMB_X19_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~301_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\);

-- Location: LCCOMB_X22_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\);

-- Location: LCCOMB_X21_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\);

-- Location: LCCOMB_X21_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~302_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\);

-- Location: LCCOMB_X22_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\);

-- Location: LCCOMB_X22_Y21_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~303_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\);

-- Location: LCCOMB_X26_Y19_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\);

-- Location: LCCOMB_X23_Y22_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~309_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\);

-- Location: LCCOMB_X26_Y19_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X26_Y19_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227_combout\);

-- Location: LCCOMB_X26_Y19_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\);

-- Location: LCCOMB_X24_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~227_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X24_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~226_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X24_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~225_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X24_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~224_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X24_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~223_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X24_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~222_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X24_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~221_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X24_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~220_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X24_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~219_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X24_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~218_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X24_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~217_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X24_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X24_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\);

-- Location: LCCOMB_X24_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~304_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\);

-- Location: LCCOMB_X21_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~305_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\);

-- Location: LCCOMB_X24_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\);

-- Location: LCCOMB_X24_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~306_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\);

-- Location: LCCOMB_X24_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\);

-- Location: LCCOMB_X22_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~307_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\);

-- Location: LCCOMB_X22_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\);

-- Location: LCCOMB_X22_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\);

-- Location: LCCOMB_X22_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~308_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\);

-- Location: LCCOMB_X24_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~309_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\);

-- Location: LCCOMB_X24_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\);

-- Location: LCCOMB_X22_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\);

-- Location: LCCOMB_X24_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~310_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\);

-- Location: LCCOMB_X22_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\);

-- Location: LCCOMB_X22_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~311_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\);

-- Location: LCCOMB_X21_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~312_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\);

-- Location: LCCOMB_X21_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\);

-- Location: LCCOMB_X22_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~313_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\);

-- Location: LCCOMB_X22_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\);

-- Location: LCCOMB_X24_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\);

-- Location: LCCOMB_X26_Y19_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~314_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\);

-- Location: LCCOMB_X19_Y22_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~311_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\);

-- Location: LCCOMB_X26_Y19_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\);

-- Location: LCCOMB_X26_Y19_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X26_Y19_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\);

-- Location: LCCOMB_X26_Y19_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\);

-- Location: LCCOMB_X23_Y16_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X23_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X23_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~237_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X23_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~236_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X23_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~235_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X23_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~234_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X23_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~233_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X23_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~232_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X23_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~231_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X23_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~230_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X23_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~229_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X23_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~228_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X23_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X20_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~241_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~241_combout\);

-- Location: LCCOMB_X24_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~328_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~315_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~328_combout\);

-- Location: LCCOMB_X20_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~242_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~242_combout\);

-- Location: LCCOMB_X21_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~329_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~316_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~329_combout\);

-- Location: LCCOMB_X24_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~330_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~317_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~330_combout\);

-- Location: LCCOMB_X20_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~243_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~243_combout\);

-- Location: LCCOMB_X22_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~331_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~318_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~331_combout\);

-- Location: LCCOMB_X20_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~244_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~244_combout\);

-- Location: LCCOMB_X20_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~245_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~245_combout\);

-- Location: LCCOMB_X22_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~332_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~319_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~332_combout\);

-- Location: LCCOMB_X24_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~333_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~320_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~333_combout\);

-- Location: LCCOMB_X20_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~246_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~246_combout\);

-- Location: LCCOMB_X20_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~247_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~247_combout\);

-- Location: LCCOMB_X22_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~334_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~321_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~334_combout\);

-- Location: LCCOMB_X22_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~335_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~322_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~335_combout\);

-- Location: LCCOMB_X24_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~248_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~248_combout\);

-- Location: LCCOMB_X20_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~249_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~249_combout\);

-- Location: LCCOMB_X21_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~336_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~323_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~336_combout\);

-- Location: LCCOMB_X20_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~250_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~250_combout\);

-- Location: LCCOMB_X22_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~337_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~324_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~337_combout\);

-- Location: LCCOMB_X22_Y16_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\);

-- Location: LCCOMB_X24_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\);

-- Location: LCCOMB_X23_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\);

-- Location: LCCOMB_X26_Y19_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\);

-- Location: LCCOMB_X21_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X21_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\ & (((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\) # (GND)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY(((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\)) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X21_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~250_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~337_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~250_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~337_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X21_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~249_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~336_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~249_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~336_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X21_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~335_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~248_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~335_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~248_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X21_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~247_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~334_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~247_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~334_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X21_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~333_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~246_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~333_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~246_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\);

-- Location: LCCOMB_X21_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~245_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~332_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~245_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~332_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~13_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15_cout\);

-- Location: LCCOMB_X21_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~331_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~244_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~331_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~244_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~15_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17_cout\);

-- Location: LCCOMB_X21_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~330_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~243_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~330_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~243_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~17_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19_cout\);

-- Location: LCCOMB_X21_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~242_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~329_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~242_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~329_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~19_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21_cout\);

-- Location: LCCOMB_X21_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~241_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~328_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~241_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~328_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~21_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23_cout\);

-- Location: LCCOMB_X21_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~23_cout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X21_Y16_N4
\U_d0|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux6~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~327_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~240_combout\,
	combout => \U_d0|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y16_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~338_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~251_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\);

-- Location: LCCOMB_X23_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~239_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~326_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\);

-- Location: LCCOMB_X21_Y15_N28
\U_d0|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux5~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\,
	combout => \U_d0|Mux5~0_combout\);

-- Location: LCCOMB_X21_Y15_N18
\U_d0|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux4~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~253_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\,
	combout => \U_d0|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~254_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~325_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~238_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~254_combout\);

-- Location: LCCOMB_X21_Y16_N0
\U_d0|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux0~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~254_combout\ $ 
-- (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~254_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~252_combout\,
	combout => \U_d0|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y21_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~236_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y22_N0
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~233_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X16_Y22_N2
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~232_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X16_Y22_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~231_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X16_Y22_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X16_Y22_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~78_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~78_combout\);

-- Location: LCCOMB_X23_Y22_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~117_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~312_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~117_combout\);

-- Location: LCCOMB_X16_Y22_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~313_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\);

-- Location: LCCOMB_X16_Y22_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X16_Y22_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: LCCOMB_X23_Y22_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~314_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\);

-- Location: LCCOMB_X15_Y23_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\);

-- Location: LCCOMB_X15_Y23_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~315_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~234_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X15_Y23_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X16_Y22_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X16_Y22_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X16_Y22_N18
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X16_Y22_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~78_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~117_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~78_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~117_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y22_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y22_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~121_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~118_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~121_combout\);

-- Location: LCCOMB_X17_Y22_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X17_Y22_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X16_Y22_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~119_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\);

-- Location: LCCOMB_X15_Y22_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\);

-- Location: LCCOMB_X15_Y23_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~120_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\);

-- Location: LCCOMB_X15_Y22_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\);

-- Location: LCCOMB_X15_Y22_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~316_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~235_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X17_Y22_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X17_Y22_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y22_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y22_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y22_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~121_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~82_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~121_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y22_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y21_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~317_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\);

-- Location: LCCOMB_X17_Y21_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X17_Y22_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~125_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~122_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~125_combout\);

-- Location: LCCOMB_X17_Y21_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~123_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\);

-- Location: LCCOMB_X17_Y21_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X17_Y22_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~124_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\);

-- Location: LCCOMB_X17_Y21_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\);

-- Location: LCCOMB_X17_Y21_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X17_Y21_N0
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X17_Y21_N2
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y21_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y21_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~86_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~125_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~125_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y21_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y21_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~128_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\);

-- Location: LCCOMB_X16_Y23_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\);

-- Location: LCCOMB_X16_Y23_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\);

-- Location: LCCOMB_X16_Y23_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~318_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~237_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X16_Y23_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X16_Y23_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X16_Y23_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X17_Y21_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~127_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\);

-- Location: LCCOMB_X17_Y21_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~129_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~126_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~129_combout\);

-- Location: LCCOMB_X16_Y23_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~90_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X17_Y23_N28
\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X16_Y23_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X16_Y23_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~129_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~90_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~129_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y23_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X16_Y23_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~133_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~130_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~133_combout\);

-- Location: LCCOMB_X17_Y23_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~94_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~94_combout\);

-- Location: LCCOMB_X17_Y23_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~131_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\);

-- Location: LCCOMB_X17_Y23_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\);

-- Location: LCCOMB_X17_Y23_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X16_Y23_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~132_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\);

-- Location: LCCOMB_X17_Y18_N30
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~238_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X17_Y23_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X17_Y23_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~319_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\);

-- Location: LCCOMB_X17_Y23_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X17_Y23_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X17_Y23_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X17_Y23_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~133_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~94_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~133_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~94_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y23_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y23_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~137_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~134_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~137_combout\);

-- Location: LCCOMB_X17_Y23_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~98_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X17_Y23_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~135_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\);

-- Location: LCCOMB_X23_Y24_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X17_Y23_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~136_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\);

-- Location: LCCOMB_X23_Y24_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: LCCOMB_X19_Y21_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\);

-- Location: LCCOMB_X19_Y21_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~320_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~239_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X23_Y24_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X23_Y24_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X23_Y24_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X23_Y24_N18
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X23_Y24_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~137_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~98_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~137_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X23_Y24_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y24_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~102_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X23_Y24_N28
\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~141_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~138_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~141_combout\);

-- Location: LCCOMB_X23_Y24_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~139_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\);

-- Location: LCCOMB_X23_Y24_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\);

-- Location: LCCOMB_X23_Y24_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~140_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\);

-- Location: LCCOMB_X23_Y24_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\);

-- Location: LCCOMB_X22_Y21_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\);

-- Location: LCCOMB_X22_Y21_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~321_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~240_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X22_Y21_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105_combout\);

-- Location: LCCOMB_X22_Y24_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~105_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X22_Y24_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~104_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X22_Y24_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~103_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X22_Y24_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~102_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~141_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~141_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y24_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y21_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~144_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\);

-- Location: LCCOMB_X23_Y24_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~145_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~142_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~145_combout\);

-- Location: LCCOMB_X24_Y24_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~106_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~106_combout\);

-- Location: LCCOMB_X23_Y24_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~143_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\);

-- Location: LCCOMB_X24_Y25_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\);

-- Location: LCCOMB_X27_Y21_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\);

-- Location: LCCOMB_X22_Y21_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\);

-- Location: LCCOMB_X26_Y19_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~241_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~322_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X24_Y24_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109_combout\);

-- Location: LCCOMB_X24_Y24_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~109_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X24_Y24_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~108_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X24_Y24_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~107_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X24_Y24_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~145_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~106_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~145_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~106_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y24_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X27_Y21_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\);

-- Location: LCCOMB_X24_Y22_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\);

-- Location: LCCOMB_X24_Y24_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\);

-- Location: LCCOMB_X24_Y24_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\);

-- Location: LCCOMB_X26_Y19_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\);

-- Location: LCCOMB_X26_Y19_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~323_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~242_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y19_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113_combout\);

-- Location: LCCOMB_X24_Y22_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~113_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X24_Y22_N24
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~112_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X24_Y22_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X23_Y21_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~110_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X24_Y24_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~149_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~149_combout\);

-- Location: LCCOMB_X24_Y22_N28
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~110_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~149_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~149_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y22_N30
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X24_Y22_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~114_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~114_combout\);

-- Location: LCCOMB_X24_Y22_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~153_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~150_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~153_combout\);

-- Location: LCCOMB_X24_Y22_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~115_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~115_combout\);

-- Location: LCCOMB_X24_Y22_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~154_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~151_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~154_combout\);

-- Location: LCCOMB_X24_Y22_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~116_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~116_combout\);

-- Location: LCCOMB_X24_Y22_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~155_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~152_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~155_combout\);

-- Location: LCCOMB_X24_Y22_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~116_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~116_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~155_combout\,
	datad => VCC,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X24_Y22_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY(((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~115_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~154_combout\)) # 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~115_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~154_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X24_Y22_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~114_combout\) # ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~153_combout\) # 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~114_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~153_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X24_Y22_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = !\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\);

-- Location: LCCOMB_X24_Y25_N26
\U_d1|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux6~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ 
-- (((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y25_N0
\U_d1|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux5~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ $ (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y25_N10
\U_d1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux4~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y25_N24
\U_d1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux3~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ 
-- (((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y25_N2
\U_d1|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux2~0_combout\ = ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))) # 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y25_N20
\U_d1|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux1~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))) 
-- # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y25_N22
\U_d1|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux0~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ 
-- (((\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_d1|Mux0~0_combout\);

-- Location: LCCOMB_X21_Y20_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X21_Y20_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X21_Y20_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X21_Y20_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X21_Y20_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X21_Y20_N30
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X24_Y20_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~196_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\);

-- Location: LCCOMB_X23_Y20_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\);

-- Location: LCCOMB_X24_Y20_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~197_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\);

-- Location: LCCOMB_X23_Y20_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\);

-- Location: LCCOMB_X23_Y21_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~198_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\);

-- Location: LCCOMB_X23_Y20_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\);

-- Location: LCCOMB_X21_Y19_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~199_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\);

-- Location: LCCOMB_X23_Y20_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\);

-- Location: LCCOMB_X23_Y20_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X22_Y20_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~200_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\);

-- Location: LCCOMB_X23_Y21_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X23_Y21_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\);

-- Location: LCCOMB_X23_Y21_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~201_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\);

-- Location: LCCOMB_X23_Y20_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X23_Y20_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X23_Y20_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X23_Y20_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X23_Y20_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X23_Y20_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X23_Y20_N30
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y20_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\);

-- Location: LCCOMB_X23_Y20_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\);

-- Location: LCCOMB_X23_Y20_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\);

-- Location: LCCOMB_X17_Y20_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\);

-- Location: LCCOMB_X17_Y20_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\);

-- Location: LCCOMB_X21_Y19_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\);

-- Location: LCCOMB_X17_Y20_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\);

-- Location: LCCOMB_X23_Y20_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\);

-- Location: LCCOMB_X17_Y20_N20
\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\);

-- Location: LCCOMB_X23_Y21_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\);

-- Location: LCCOMB_X21_Y19_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\);

-- Location: LCCOMB_X21_Y19_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~202_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X17_Y19_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\);

-- Location: LCCOMB_X17_Y19_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X17_Y19_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\);

-- Location: LCCOMB_X17_Y19_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\);

-- Location: LCCOMB_X17_Y20_N2
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X17_Y20_N4
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X17_Y20_N6
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X17_Y20_N8
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X17_Y20_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X17_Y20_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X17_Y20_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y17_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\);

-- Location: LCCOMB_X17_Y20_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\);

-- Location: LCCOMB_X17_Y19_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\);

-- Location: LCCOMB_X17_Y19_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\);

-- Location: LCCOMB_X24_Y21_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X24_Y21_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\);

-- Location: LCCOMB_X24_Y21_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~203_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\);

-- Location: LCCOMB_X24_Y21_N30
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X15_Y17_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\);

-- Location: LCCOMB_X24_Y21_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\);

-- Location: LCCOMB_X16_Y17_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X16_Y17_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X16_Y17_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X17_Y20_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\);

-- Location: LCCOMB_X17_Y20_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\);

-- Location: LCCOMB_X16_Y17_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\);

-- Location: LCCOMB_X17_Y20_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\);

-- Location: LCCOMB_X15_Y17_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\);

-- Location: LCCOMB_X17_Y20_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\);

-- Location: LCCOMB_X16_Y17_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X16_Y17_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X16_Y17_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X16_Y17_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y17_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\);

-- Location: LCCOMB_X15_Y17_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\);

-- Location: LCCOMB_X17_Y17_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\);

-- Location: LCCOMB_X16_Y17_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\);

-- Location: LCCOMB_X16_Y19_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\);

-- Location: LCCOMB_X17_Y17_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\);

-- Location: LCCOMB_X17_Y19_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\);

-- Location: LCCOMB_X16_Y19_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\);

-- Location: LCCOMB_X17_Y19_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\);

-- Location: LCCOMB_X15_Y17_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\);

-- Location: LCCOMB_X21_Y21_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\);

-- Location: LCCOMB_X21_Y21_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~204_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X17_Y19_N20
\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\);

-- Location: LCCOMB_X17_Y19_N30
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X17_Y19_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\);

-- Location: LCCOMB_X17_Y19_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\);

-- Location: LCCOMB_X16_Y19_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X16_Y19_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X16_Y19_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X16_Y19_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X16_Y19_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X16_Y19_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X16_Y19_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y19_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\);

-- Location: LCCOMB_X16_Y19_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\);

-- Location: LCCOMB_X17_Y19_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\);

-- Location: LCCOMB_X16_Y19_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\);

-- Location: LCCOMB_X16_Y19_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\);

-- Location: LCCOMB_X16_Y19_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\);

-- Location: LCCOMB_X15_Y19_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\);

-- Location: LCCOMB_X16_Y17_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\);

-- Location: LCCOMB_X17_Y19_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\);

-- Location: LCCOMB_X15_Y19_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\);

-- Location: LCCOMB_X20_Y19_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\);

-- Location: LCCOMB_X20_Y19_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\);

-- Location: LCCOMB_X20_Y19_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~205_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\);

-- Location: LCCOMB_X20_Y19_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X15_Y19_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\);

-- Location: LCCOMB_X20_Y19_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\);

-- Location: LCCOMB_X15_Y19_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X15_Y19_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X15_Y19_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X15_Y19_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X15_Y19_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X15_Y19_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X15_Y19_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X16_Y19_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\);

-- Location: LCCOMB_X15_Y20_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\);

-- Location: LCCOMB_X15_Y20_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\);

-- Location: LCCOMB_X16_Y19_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\);

-- Location: LCCOMB_X15_Y19_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\);

-- Location: LCCOMB_X15_Y19_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\);

-- Location: LCCOMB_X15_Y19_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\);

-- Location: LCCOMB_X15_Y19_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\);

-- Location: LCCOMB_X15_Y19_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\);

-- Location: LCCOMB_X15_Y20_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\);

-- Location: LCCOMB_X20_Y23_N2
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\);

-- Location: LCCOMB_X20_Y23_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\);

-- Location: LCCOMB_X20_Y23_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~206_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\);

-- Location: LCCOMB_X20_Y23_N4
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X15_Y20_N20
\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\);

-- Location: LCCOMB_X20_Y23_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\);

-- Location: LCCOMB_X15_Y20_N0
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X15_Y20_N2
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X15_Y20_N4
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X15_Y20_N6
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X15_Y20_N8
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X15_Y20_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X15_Y20_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X15_Y20_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\);

-- Location: LCCOMB_X16_Y20_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\);

-- Location: LCCOMB_X16_Y20_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\);

-- Location: LCCOMB_X15_Y20_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\);

-- Location: LCCOMB_X15_Y20_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\);

-- Location: LCCOMB_X15_Y19_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\);

-- Location: LCCOMB_X15_Y20_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\);

-- Location: LCCOMB_X16_Y20_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\);

-- Location: LCCOMB_X16_Y20_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\);

-- Location: LCCOMB_X15_Y20_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\);

-- Location: LCCOMB_X19_Y23_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\);

-- Location: LCCOMB_X19_Y23_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\);

-- Location: LCCOMB_X19_Y23_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|op_4~24_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~207_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\);

-- Location: LCCOMB_X19_Y23_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X16_Y20_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\);

-- Location: LCCOMB_X19_Y23_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\);

-- Location: LCCOMB_X16_Y20_N8
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\,
	datad => VCC,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X16_Y20_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X16_Y20_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X16_Y20_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X16_Y20_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X16_Y20_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X16_Y20_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X20_Y23_N28
\U_d2|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux6~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ 
-- (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux6~0_combout\);

-- Location: IOIBUF_X0_Y25_N22
\sel_prod[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(2),
	o => \sel_prod[2]~input_o\);

-- Location: IOIBUF_X7_Y29_N15
\sel_prod[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(1),
	o => \sel_prod[1]~input_o\);

-- Location: LCCOMB_X6_Y25_N12
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \sel_prod[1]~input_o\ $ (VCC)
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\sel_prod[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[1]~input_o\,
	datad => VCC,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X6_Y25_N14
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\sel_prod[2]~input_o\ & (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\sel_prod[2]~input_o\ & 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\sel_prod[2]~input_o\ & !\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datad => VCC,
	cin => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: IOIBUF_X5_Y29_N8
\sel_prod[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(3),
	o => \sel_prod[3]~input_o\);

-- Location: LCCOMB_X6_Y25_N16
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\sel_prod[3]~input_o\ & (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\sel_prod[3]~input_o\ & 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\sel_prod[3]~input_o\ & !\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[3]~input_o\,
	datad => VCC,
	cin => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X6_Y25_N18
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X6_Y25_N26
\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\sel_prod[2]~input_o\)) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\);

-- Location: LCCOMB_X6_Y25_N24
\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\sel_prod[1]~input_o\)) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\);

-- Location: LCCOMB_X6_Y25_N8
\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\sel_prod[3]~input_o\)) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\);

-- Location: IOIBUF_X7_Y29_N1
\sel_prod[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(0),
	o => \sel_prod[0]~input_o\);

-- Location: LCCOMB_X12_Y23_N24
\U_prod|U1|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux6~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & 
-- (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ $ (((!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & \sel_prod[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux6~0_combout\);

-- Location: LCCOMB_X12_Y23_N18
\disp2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~0_combout\ = (\mostrar_cambio~q\ & (\U_d2|Mux6~0_combout\)) # (!\mostrar_cambio~q\ & ((\U_prod|U1|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datac => \U_d2|Mux6~0_combout\,
	datad => \U_prod|U1|Mux6~0_combout\,
	combout => \disp2~0_combout\);

-- Location: LCCOMB_X12_Y23_N0
\U_prod|U1|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux5~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ $ 
-- (\sel_prod[0]~input_o\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y23_N6
\U_d2|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux5~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ $ (\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y23_N16
\disp2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~1_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux5~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|U1|Mux5~0_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_d2|Mux5~0_combout\,
	combout => \disp2~1_combout\);

-- Location: LCCOMB_X12_Y23_N4
\U_prod|U1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux4~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & 
-- (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # (!\sel_prod[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y23_N22
\U_d2|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux4~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ 
-- & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux4~0_combout\);

-- Location: LCCOMB_X12_Y23_N10
\disp2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~2_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux4~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_prod|U1|Mux4~0_combout\,
	datac => \U_d2|Mux4~0_combout\,
	combout => \disp2~2_combout\);

-- Location: LCCOMB_X12_Y23_N12
\U_prod|U1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux3~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & 
-- \sel_prod[0]~input_o\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ $ (((!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & 
-- \sel_prod[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y23_N10
\U_d2|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux3~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ 
-- (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y23_N24
\disp2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~3_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux3~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|U1|Mux3~0_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_d2|Mux3~0_combout\,
	combout => \disp2~3_combout\);

-- Location: LCCOMB_X12_Y23_N2
\U_d2|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux2~0_combout\ = ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y23_N28
\U_prod|U1|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux2~0_combout\ = (\sel_prod[0]~input_o\) # ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\))) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y23_N26
\disp2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~4_combout\ = (\mostrar_cambio~q\ & (\U_d2|Mux2~0_combout\)) # (!\mostrar_cambio~q\ & ((\U_prod|U1|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_d2|Mux2~0_combout\,
	datad => \U_prod|U1|Mux2~0_combout\,
	combout => \disp2~4_combout\);

-- Location: LCCOMB_X12_Y23_N30
\U_prod|U1|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux1~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & 
-- \sel_prod[0]~input_o\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\) # ((!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & 
-- \sel_prod[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux1~0_combout\);

-- Location: LCCOMB_X12_Y23_N20
\U_d2|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux1~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux1~0_combout\);

-- Location: LCCOMB_X12_Y23_N16
\disp2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~5_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux1~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datac => \U_prod|U1|Mux1~0_combout\,
	datad => \U_d2|Mux1~0_combout\,
	combout => \disp2~5_combout\);

-- Location: LCCOMB_X12_Y23_N8
\U_prod|U1|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux0~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & ((!\sel_prod[0]~input_o\) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ $ 
-- ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|U1|Mux0~0_combout\);

-- Location: LCCOMB_X12_Y23_N14
\U_d2|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux0~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ $ 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_d2|Mux0~0_combout\);

-- Location: LCCOMB_X12_Y23_N6
\disp2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~6_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux0~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_prod|U1|Mux0~0_combout\,
	datac => \U_d2|Mux0~0_combout\,
	combout => \disp2~6_combout\);

-- Location: LCCOMB_X7_Y26_N14
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ = CARRY(\sel_prod[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[1]~input_o\,
	datad => VCC,
	cout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\);

-- Location: LCCOMB_X7_Y26_N16
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ = CARRY((!\sel_prod[2]~input_o\ & !\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datad => VCC,
	cin => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\,
	cout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\);

-- Location: LCCOMB_X7_Y26_N18
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ = CARRY((\sel_prod[3]~input_o\ & !\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datad => VCC,
	cin => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\,
	cout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\);

-- Location: LCCOMB_X7_Y26_N20
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\,
	combout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X29_Y24_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \valor_a_mostrar[7]~6_combout\ $ (VCC)
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\valor_a_mostrar[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[7]~6_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X29_Y24_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\valor_a_mostrar[8]~5_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\valor_a_mostrar[8]~5_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\valor_a_mostrar[8]~5_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[8]~5_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X29_Y24_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\valor_a_mostrar[9]~4_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\valor_a_mostrar[9]~4_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\valor_a_mostrar[9]~4_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[9]~4_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X29_Y24_N20
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\valor_a_mostrar[10]~3_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\valor_a_mostrar[10]~3_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\valor_a_mostrar[10]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[10]~3_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X29_Y24_N22
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\valor_a_mostrar[11]~2_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\valor_a_mostrar[11]~2_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\valor_a_mostrar[11]~2_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \valor_a_mostrar[11]~2_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X29_Y24_N24
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\valor_a_mostrar[12]~1_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\valor_a_mostrar[12]~1_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\valor_a_mostrar[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valor_a_mostrar[12]~1_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X29_Y24_N26
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\valor_a_mostrar[13]~0_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\valor_a_mostrar[13]~0_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\valor_a_mostrar[13]~0_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \valor_a_mostrar[13]~0_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X29_Y24_N28
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X28_Y22_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(13))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(13),
	datab => \U_saldo|saldo_reg\(13),
	datac => \mostrar_cambio~q\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\);

-- Location: LCCOMB_X28_Y24_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\);

-- Location: LCCOMB_X27_Y24_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\);

-- Location: LCCOMB_X28_Y22_N14
\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(12))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_rest|cambio_reg\(12),
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_saldo|saldo_reg\(12),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\);

-- Location: LCCOMB_X27_Y24_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\);

-- Location: LCCOMB_X29_Y23_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(11)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_rest|cambio_reg\(11),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\);

-- Location: LCCOMB_X29_Y23_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(10)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_saldo|saldo_reg\(10),
	datac => \U_rest|cambio_reg\(10),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\);

-- Location: LCCOMB_X27_Y24_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\);

-- Location: LCCOMB_X29_Y24_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(9))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(9),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_saldo|saldo_reg\(9),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\);

-- Location: LCCOMB_X28_Y24_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\);

-- Location: LCCOMB_X29_Y24_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(8)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_saldo|saldo_reg\(8),
	datac => \U_rest|cambio_reg\(8),
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\);

-- Location: LCCOMB_X28_Y24_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\);

-- Location: LCCOMB_X29_Y24_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(7)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(7),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(7),
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\);

-- Location: LCCOMB_X27_Y24_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\);

-- Location: LCCOMB_X28_Y24_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(6)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(6),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\);

-- Location: LCCOMB_X28_Y24_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(6)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(6),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\);

-- Location: LCCOMB_X27_Y24_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X27_Y24_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X27_Y24_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X27_Y24_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X27_Y24_N20
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X27_Y24_N22
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X27_Y24_N24
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X27_Y24_N26
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X27_Y24_N28
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X27_Y26_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\);

-- Location: LCCOMB_X27_Y26_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\);

-- Location: LCCOMB_X28_Y24_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\);

-- Location: LCCOMB_X27_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\);

-- Location: LCCOMB_X27_Y24_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\);

-- Location: LCCOMB_X27_Y26_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\);

-- Location: LCCOMB_X28_Y24_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\);

-- Location: LCCOMB_X26_Y24_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\);

-- Location: LCCOMB_X28_Y24_N14
\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\);

-- Location: LCCOMB_X27_Y24_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\);

-- Location: LCCOMB_X26_Y26_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\);

-- Location: LCCOMB_X27_Y24_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\);

-- Location: LCCOMB_X28_Y24_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(6)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_rest|cambio_reg\(6),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\);

-- Location: LCCOMB_X26_Y26_N20
\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\);

-- Location: LCCOMB_X27_Y22_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(5))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(5),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_saldo|saldo_reg\(5),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\);

-- Location: LCCOMB_X27_Y22_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(5)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(5),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(5),
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\);

-- Location: LCCOMB_X27_Y22_N6
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X26_Y26_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\);

-- Location: LCCOMB_X27_Y22_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(5))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(5),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_saldo|saldo_reg\(5),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\);

-- Location: LCCOMB_X26_Y26_N0
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X26_Y26_N2
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X26_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X26_Y26_N6
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X26_Y26_N8
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X26_Y26_N10
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X26_Y26_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X26_Y26_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X26_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X27_Y26_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\);

-- Location: LCCOMB_X26_Y26_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\);

-- Location: LCCOMB_X27_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\);

-- Location: LCCOMB_X27_Y26_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\);

-- Location: LCCOMB_X28_Y24_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\);

-- Location: LCCOMB_X29_Y26_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\);

-- Location: LCCOMB_X28_Y24_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\);

-- Location: LCCOMB_X28_Y26_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\);

-- Location: LCCOMB_X29_Y26_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\);

-- Location: LCCOMB_X26_Y26_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\);

-- Location: LCCOMB_X24_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\);

-- Location: LCCOMB_X26_Y26_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\);

-- Location: LCCOMB_X26_Y26_N18
\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\);

-- Location: LCCOMB_X27_Y26_N18
\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\);

-- Location: LCCOMB_X27_Y22_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(4)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_rest|cambio_reg\(4),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\);

-- Location: LCCOMB_X27_Y22_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(4)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(4),
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\);

-- Location: LCCOMB_X27_Y22_N18
\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(4))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(4),
	datab => \mostrar_cambio~q\,
	datac => \U_saldo|saldo_reg\(4),
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\);

-- Location: LCCOMB_X27_Y22_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X27_Y26_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\);

-- Location: LCCOMB_X27_Y26_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\);

-- Location: LCCOMB_X27_Y26_N24
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X27_Y26_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\);

-- Location: LCCOMB_X28_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|op_3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~0_combout\ = (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~1\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X28_Y26_N6
\U_bcd|Div0|auto_generated|divider|divider|op_3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~2_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~1\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~1\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~3\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X28_Y26_N8
\U_bcd|Div0|auto_generated|divider|divider|op_3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~4_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~3\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~3\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~5\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|op_3~3\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X28_Y26_N10
\U_bcd|Div0|auto_generated|divider|divider|op_3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~6_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|op_3~5\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|op_3~5\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|op_3~5\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~7\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|op_3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X28_Y26_N12
\U_bcd|Div0|auto_generated|divider|divider|op_3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~8_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~7\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~7\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~9\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|op_3~7\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X28_Y26_N14
\U_bcd|Div0|auto_generated|divider|divider|op_3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~10_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|op_3~9\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|op_3~9\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|op_3~9\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~11\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|op_3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~11\);

-- Location: LCCOMB_X28_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|op_3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~12_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~11\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~11\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~13\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|op_3~11\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~13\);

-- Location: LCCOMB_X28_Y26_N18
\U_bcd|Div0|auto_generated|divider|divider|op_3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|op_3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~13\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_3~15_cout\);

-- Location: LCCOMB_X28_Y26_N20
\U_bcd|Div0|auto_generated|divider|divider|op_3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|op_3~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_3~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\);

-- Location: LCCOMB_X29_Y26_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~12_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_3~12_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\);

-- Location: LCCOMB_X27_Y26_N14
\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\);

-- Location: LCCOMB_X28_Y26_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~10_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\);

-- Location: LCCOMB_X28_Y26_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\);

-- Location: LCCOMB_X28_Y26_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\);

-- Location: LCCOMB_X29_Y26_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\);

-- Location: LCCOMB_X28_Y26_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\);

-- Location: LCCOMB_X28_Y26_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\);

-- Location: LCCOMB_X24_Y26_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\);

-- Location: LCCOMB_X29_Y26_N18
\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|op_3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\);

-- Location: LCCOMB_X27_Y26_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\);

-- Location: LCCOMB_X29_Y26_N20
\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~2_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\);

-- Location: LCCOMB_X29_Y26_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~0_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\);

-- Location: LCCOMB_X28_Y26_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\);

-- Location: LCCOMB_X27_Y22_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\U_rest|cambio_reg\(3)))) # (!\mostrar_cambio~q\ & 
-- (\U_saldo|saldo_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_saldo|saldo_reg\(3),
	datac => \U_rest|cambio_reg\(3),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\);

-- Location: LCCOMB_X26_Y22_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(3))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(3),
	datad => \U_saldo|saldo_reg\(3),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\);

-- Location: LCCOMB_X26_Y22_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X26_Y22_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\);

-- Location: LCCOMB_X26_Y22_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\U_rest|cambio_reg\(3))) # (!\mostrar_cambio~q\ & 
-- ((\U_saldo|saldo_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_rest|cambio_reg\(3),
	datad => \U_saldo|saldo_reg\(3),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\);

-- Location: LCCOMB_X26_Y22_N20
\U_bcd|Div0|auto_generated|divider|divider|op_3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_3~18_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_3~18_combout\);

-- Location: LCCOMB_X26_Y22_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|op_3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_3~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\);

-- Location: LCCOMB_X26_Y22_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\);

-- Location: LCCOMB_X29_Y26_N0
\U_bcd|Div0|auto_generated|divider|divider|op_4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~1_cout\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\,
	datad => VCC,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~1_cout\);

-- Location: LCCOMB_X29_Y26_N2
\U_bcd|Div0|auto_generated|divider|divider|op_4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~3_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|op_4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~1_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~3_cout\);

-- Location: LCCOMB_X29_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|op_4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~5_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|op_4~3_cout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~3_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~5_cout\);

-- Location: LCCOMB_X29_Y26_N6
\U_bcd|Div0|auto_generated|divider|divider|op_4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~7_cout\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|op_4~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~5_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X29_Y26_N8
\U_bcd|Div0|auto_generated|divider|divider|op_4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~9_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|op_4~7_cout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~7_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~9_cout\);

-- Location: LCCOMB_X29_Y26_N10
\U_bcd|Div0|auto_generated|divider|divider|op_4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~11_cout\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|op_4~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~9_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~11_cout\);

-- Location: LCCOMB_X29_Y26_N12
\U_bcd|Div0|auto_generated|divider|divider|op_4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~13_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|op_4~11_cout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~11_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~13_cout\);

-- Location: LCCOMB_X29_Y26_N14
\U_bcd|Div0|auto_generated|divider|divider|op_4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|op_4~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~13_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|op_4~15_cout\);

-- Location: LCCOMB_X29_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|op_4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|op_4~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|op_4~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\);

-- Location: LCCOMB_X24_Y26_N2
\U_d3|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux6~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ (((\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_d3|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y26_N20
\disp3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~0_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux6~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_d3|Mux6~0_combout\,
	combout => \disp3~0_combout\);

-- Location: LCCOMB_X24_Y26_N10
\U_d3|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux5~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ $ 
-- (\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_d3|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y26_N24
\disp3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~1_combout\ = (\mostrar_cambio~q\ & \U_d3|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datad => \U_d3|Mux5~0_combout\,
	combout => \disp3~1_combout\);

-- Location: LCCOMB_X27_Y26_N20
\U_d3|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux4~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y25_N0
\disp3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~2_combout\ = (\mostrar_cambio~q\ & \U_d3|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux4~0_combout\,
	combout => \disp3~2_combout\);

-- Location: LCCOMB_X24_Y26_N22
\U_d3|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux3~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ (((\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\)) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_d3|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y26_N0
\disp3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~3_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux3~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U_d3|Mux3~0_combout\,
	combout => \disp3~3_combout\);

-- Location: LCCOMB_X24_Y26_N30
\U_d3|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux2~0_combout\ = ((\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_d3|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y26_N28
\disp3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~4_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux2~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U_d3|Mux2~0_combout\,
	combout => \disp3~4_combout\);

-- Location: LCCOMB_X24_Y26_N26
\U_d3|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux1~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\)) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (((!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\)) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_d3|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y26_N4
\disp3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~5_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux1~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U_d3|Mux1~0_combout\,
	combout => \disp3~5_combout\);

-- Location: LCCOMB_X24_Y26_N18
\U_d3|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux0~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|op_3~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \U_d3|Mux0~0_combout\);

-- Location: LCCOMB_X20_Y23_N14
\disp3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~6_combout\ = (\mostrar_cambio~q\ & \U_d3|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux0~0_combout\,
	combout => \disp3~6_combout\);

-- Location: FF_X7_Y25_N7
\U_prod|prev_conf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \confirmar~input_o\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|prev_conf~q\);

-- Location: LCCOMB_X8_Y26_N16
\U_prod|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~0_combout\ = (\sel_prod[1]~input_o\) # (!\sel_prod[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sel_prod[2]~input_o\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Mux0~0_combout\);

-- Location: LCCOMB_X6_Y26_N8
\U_prod|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~38_combout\ = (\confirmar~input_o\ & (\sel_prod[2]~input_o\ & (\sel_prod[1]~input_o\ & !\sel_prod[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~38_combout\);

-- Location: LCCOMB_X5_Y26_N6
\U_prod|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~33_combout\ = (\sel_prod[3]~input_o\ & (!\U_prod|prev_conf~q\ & (\U_prod|Mux2~1_combout\ & \U_prod|Decoder0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|prev_conf~q\,
	datac => \U_prod|Mux2~1_combout\,
	datad => \U_prod|Decoder0~38_combout\,
	combout => \U_prod|Decoder0~33_combout\);

-- Location: FF_X5_Y26_N19
\U_prod|stock[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[14][0]~q\);

-- Location: LCCOMB_X6_Y26_N4
\U_prod|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~1_combout\ = (\sel_prod[2]~input_o\ & ((\sel_prod[0]~input_o\) # (\sel_prod[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[1]~input_o\,
	combout => \U_prod|Mux0~1_combout\);

-- Location: LCCOMB_X8_Y26_N12
\U_prod|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~31_combout\ = (!\sel_prod[1]~input_o\ & (\confirmar~input_o\ & (!\sel_prod[0]~input_o\ & !\U_prod|prev_conf~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \confirmar~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|prev_conf~q\,
	combout => \U_prod|Decoder0~31_combout\);

-- Location: LCCOMB_X8_Y26_N18
\U_prod|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~32_combout\ = (\U_prod|Decoder0~31_combout\ & (\sel_prod[3]~input_o\ & (\sel_prod[2]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~31_combout\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[2]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~32_combout\);

-- Location: FF_X8_Y26_N21
\U_prod|stock[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[12][0]~q\);

-- Location: LCCOMB_X8_Y26_N2
\U_prod|stock[13][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[13][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[13][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y26_N24
\U_prod|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~29_combout\ = (!\sel_prod[1]~input_o\ & (\confirmar~input_o\ & (\sel_prod[2]~input_o\ & !\U_prod|prev_conf~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \confirmar~input_o\,
	datac => \sel_prod[2]~input_o\,
	datad => \U_prod|prev_conf~q\,
	combout => \U_prod|Decoder0~29_combout\);

-- Location: LCCOMB_X8_Y26_N26
\U_prod|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~30_combout\ = (\sel_prod[0]~input_o\ & (\U_prod|Decoder0~29_combout\ & (\sel_prod[3]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \U_prod|Decoder0~29_combout\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~30_combout\);

-- Location: FF_X8_Y26_N3
\U_prod|stock[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[13][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[13][0]~q\);

-- Location: LCCOMB_X8_Y26_N20
\U_prod|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~7_combout\ = (\U_prod|Mux0~1_combout\ & ((\U_prod|Mux0~0_combout\) # ((!\U_prod|stock[13][0]~q\)))) # (!\U_prod|Mux0~1_combout\ & (!\U_prod|Mux0~0_combout\ & (!\U_prod|stock[12][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~1_combout\,
	datab => \U_prod|Mux0~0_combout\,
	datac => \U_prod|stock[12][0]~q\,
	datad => \U_prod|stock[13][0]~q\,
	combout => \U_prod|Mux1~7_combout\);

-- Location: LCCOMB_X7_Y26_N28
\U_prod|stock[9][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[9][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[9][0]~feeder_combout\);

-- Location: LCCOMB_X6_Y26_N0
\U_prod|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~36_combout\ = (\confirmar~input_o\ & (!\sel_prod[2]~input_o\ & (!\sel_prod[1]~input_o\ & \sel_prod[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~36_combout\);

-- Location: LCCOMB_X7_Y26_N8
\U_prod|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~25_combout\ = (\sel_prod[3]~input_o\ & (!\U_prod|prev_conf~q\ & (\U_prod|Decoder0~36_combout\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|prev_conf~q\,
	datac => \U_prod|Decoder0~36_combout\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~25_combout\);

-- Location: FF_X7_Y26_N29
\U_prod|stock[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[9][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[9][0]~q\);

-- Location: LCCOMB_X6_Y26_N30
\U_prod|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~37_combout\ = (\confirmar~input_o\ & (!\sel_prod[2]~input_o\ & (\sel_prod[3]~input_o\ & \sel_prod[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~37_combout\);

-- Location: LCCOMB_X6_Y26_N16
\U_prod|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~28_combout\ = (\U_prod|Decoder0~37_combout\ & (\sel_prod[1]~input_o\ & (!\U_prod|prev_conf~q\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~37_combout\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|prev_conf~q\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~28_combout\);

-- Location: FF_X6_Y26_N3
\U_prod|stock[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[11][0]~q\);

-- Location: LCCOMB_X5_Y25_N2
\U_prod|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~22_combout\ = (!\sel_prod[2]~input_o\ & (\confirmar~input_o\ & (!\U_prod|prev_conf~q\ & !\sel_prod[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \confirmar~input_o\,
	datac => \U_prod|prev_conf~q\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Decoder0~22_combout\);

-- Location: LCCOMB_X6_Y26_N6
\U_prod|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~27_combout\ = (!\sel_prod[0]~input_o\ & (\sel_prod[3]~input_o\ & (\U_prod|Decoder0~22_combout\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Decoder0~22_combout\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~27_combout\);

-- Location: FF_X6_Y26_N25
\U_prod|stock[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[8][0]~q\);

-- Location: LCCOMB_X7_Y26_N26
\U_prod|stock[10][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[10][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[10][0]~feeder_combout\);

-- Location: LCCOMB_X7_Y25_N6
\U_prod|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~17_combout\ = (!\sel_prod[2]~input_o\ & (\confirmar~input_o\ & (!\U_prod|prev_conf~q\ & !\sel_prod[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \confirmar~input_o\,
	datac => \U_prod|prev_conf~q\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~17_combout\);

-- Location: LCCOMB_X7_Y26_N6
\U_prod|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~26_combout\ = (\sel_prod[3]~input_o\ & (\sel_prod[1]~input_o\ & (\U_prod|Decoder0~17_combout\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|Decoder0~17_combout\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~26_combout\);

-- Location: FF_X7_Y26_N27
\U_prod|stock[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[10][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[10][0]~q\);

-- Location: LCCOMB_X6_Y26_N24
\U_prod|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~5_combout\ = (\sel_prod[0]~input_o\ & (\sel_prod[1]~input_o\)) # (!\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\ & ((!\U_prod|stock[10][0]~q\))) # (!\sel_prod[1]~input_o\ & (!\U_prod|stock[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[8][0]~q\,
	datad => \U_prod|stock[10][0]~q\,
	combout => \U_prod|Mux1~5_combout\);

-- Location: LCCOMB_X6_Y26_N2
\U_prod|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~6_combout\ = (\sel_prod[0]~input_o\ & ((\U_prod|Mux1~5_combout\ & ((!\U_prod|stock[11][0]~q\))) # (!\U_prod|Mux1~5_combout\ & (!\U_prod|stock[9][0]~q\)))) # (!\sel_prod[0]~input_o\ & (((\U_prod|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \U_prod|stock[9][0]~q\,
	datac => \U_prod|stock[11][0]~q\,
	datad => \U_prod|Mux1~5_combout\,
	combout => \U_prod|Mux1~6_combout\);

-- Location: LCCOMB_X5_Y26_N8
\U_prod|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~8_combout\ = (\U_prod|Mux0~0_combout\ & ((\U_prod|Mux1~7_combout\ & (!\U_prod|stock[14][0]~q\)) # (!\U_prod|Mux1~7_combout\ & ((\U_prod|Mux1~6_combout\))))) # (!\U_prod|Mux0~0_combout\ & (((\U_prod|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~0_combout\,
	datab => \U_prod|stock[14][0]~q\,
	datac => \U_prod|Mux1~7_combout\,
	datad => \U_prod|Mux1~6_combout\,
	combout => \U_prod|Mux1~8_combout\);

-- Location: LCCOMB_X6_Y25_N10
\U_prod|stock[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[2][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[2][0]~feeder_combout\);

-- Location: LCCOMB_X6_Y25_N22
\U_prod|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~18_combout\ = (\U_prod|Decoder0~17_combout\ & (!\sel_prod[3]~input_o\ & (\sel_prod[1]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~17_combout\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~18_combout\);

-- Location: FF_X6_Y25_N11
\U_prod|stock[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[2][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[2][0]~q\);

-- Location: LCCOMB_X6_Y25_N30
\U_prod|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~35_combout\ = (\confirmar~input_o\ & (!\sel_prod[3]~input_o\ & (!\sel_prod[2]~input_o\ & \sel_prod[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[2]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~35_combout\);

-- Location: LCCOMB_X6_Y25_N20
\U_prod|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~24_combout\ = (\U_prod|Decoder0~35_combout\ & (!\U_prod|prev_conf~q\ & (\sel_prod[1]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~35_combout\,
	datab => \U_prod|prev_conf~q\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~24_combout\);

-- Location: FF_X6_Y25_N1
\U_prod|stock[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[3][0]~q\);

-- Location: LCCOMB_X5_Y25_N20
\U_prod|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~23_combout\ = (!\sel_prod[3]~input_o\ & (\U_prod|Decoder0~22_combout\ & (!\sel_prod[0]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|Decoder0~22_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~23_combout\);

-- Location: FF_X5_Y25_N15
\U_prod|stock[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[0][0]~q\);

-- Location: LCCOMB_X5_Y25_N16
\U_prod|stock[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[1][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[1][0]~feeder_combout\);

-- Location: LCCOMB_X5_Y25_N22
\U_prod|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~20_combout\ = (!\sel_prod[3]~input_o\ & (\confirmar~input_o\ & !\sel_prod[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datac => \confirmar~input_o\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Decoder0~20_combout\);

-- Location: LCCOMB_X5_Y25_N0
\U_prod|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~19_combout\ = (\sel_prod[0]~input_o\ & !\sel_prod[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[0]~input_o\,
	datac => \sel_prod[2]~input_o\,
	combout => \U_prod|Decoder0~19_combout\);

-- Location: LCCOMB_X5_Y25_N8
\U_prod|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~21_combout\ = (\U_prod|Decoder0~20_combout\ & (\U_prod|Decoder0~19_combout\ & (!\U_prod|prev_conf~q\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~20_combout\,
	datab => \U_prod|Decoder0~19_combout\,
	datac => \U_prod|prev_conf~q\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~21_combout\);

-- Location: FF_X5_Y25_N17
\U_prod|stock[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[1][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[1][0]~q\);

-- Location: LCCOMB_X5_Y25_N14
\U_prod|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~2_combout\ = (\sel_prod[1]~input_o\ & (\sel_prod[0]~input_o\)) # (!\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\ & ((!\U_prod|stock[1][0]~q\))) # (!\sel_prod[0]~input_o\ & (!\U_prod|stock[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[0][0]~q\,
	datad => \U_prod|stock[1][0]~q\,
	combout => \U_prod|Mux1~2_combout\);

-- Location: LCCOMB_X6_Y25_N0
\U_prod|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~3_combout\ = (\sel_prod[1]~input_o\ & ((\U_prod|Mux1~2_combout\ & ((!\U_prod|stock[3][0]~q\))) # (!\U_prod|Mux1~2_combout\ & (!\U_prod|stock[2][0]~q\)))) # (!\sel_prod[1]~input_o\ & (((\U_prod|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[2][0]~q\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[3][0]~q\,
	datad => \U_prod|Mux1~2_combout\,
	combout => \U_prod|Mux1~3_combout\);

-- Location: LCCOMB_X4_Y26_N28
\U_prod|stock[5][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[5][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[5][0]~feeder_combout\);

-- Location: LCCOMB_X8_Y26_N14
\U_prod|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~10_combout\ = (!\sel_prod[1]~input_o\ & (\confirmar~input_o\ & (!\sel_prod[3]~input_o\ & !\U_prod|prev_conf~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \confirmar~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|prev_conf~q\,
	combout => \U_prod|Decoder0~10_combout\);

-- Location: LCCOMB_X4_Y26_N0
\U_prod|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~11_combout\ = (\U_prod|Decoder0~10_combout\ & (\sel_prod[0]~input_o\ & (\sel_prod[2]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~10_combout\,
	datab => \sel_prod[0]~input_o\,
	datac => \sel_prod[2]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~11_combout\);

-- Location: FF_X4_Y26_N29
\U_prod|stock[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[5][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[5][0]~q\);

-- Location: LCCOMB_X6_Y26_N18
\U_prod|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~34_combout\ = (\confirmar~input_o\ & (\sel_prod[1]~input_o\ & (!\sel_prod[3]~input_o\ & \sel_prod[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \sel_prod[2]~input_o\,
	combout => \U_prod|Decoder0~34_combout\);

-- Location: LCCOMB_X4_Y26_N2
\U_prod|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~16_combout\ = (\U_prod|Decoder0~34_combout\ & (!\U_prod|prev_conf~q\ & (\sel_prod[0]~input_o\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~34_combout\,
	datab => \U_prod|prev_conf~q\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~16_combout\);

-- Location: FF_X4_Y26_N15
\U_prod|stock[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[7][0]~q\);

-- Location: LCCOMB_X3_Y26_N12
\U_prod|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~15_combout\ = (\sel_prod[2]~input_o\ & (!\sel_prod[0]~input_o\ & (\U_prod|Decoder0~10_combout\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|Decoder0~10_combout\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~15_combout\);

-- Location: FF_X3_Y26_N15
\U_prod|stock[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[4][0]~q\);

-- Location: LCCOMB_X3_Y26_N28
\U_prod|stock[6][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[6][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[6][0]~feeder_combout\);

-- Location: LCCOMB_X7_Y25_N4
\U_prod|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~13_combout\ = (!\sel_prod[3]~input_o\ & (\confirmar~input_o\ & !\sel_prod[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[3]~input_o\,
	datac => \confirmar~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~13_combout\);

-- Location: LCCOMB_X3_Y26_N0
\U_prod|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~12_combout\ = (\sel_prod[2]~input_o\ & \sel_prod[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[2]~input_o\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Decoder0~12_combout\);

-- Location: LCCOMB_X3_Y26_N2
\U_prod|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~14_combout\ = (\U_prod|Decoder0~13_combout\ & (\U_prod|Decoder0~12_combout\ & (!\U_prod|prev_conf~q\ & \U_prod|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Decoder0~13_combout\,
	datab => \U_prod|Decoder0~12_combout\,
	datac => \U_prod|prev_conf~q\,
	datad => \U_prod|Mux2~1_combout\,
	combout => \U_prod|Decoder0~14_combout\);

-- Location: FF_X3_Y26_N29
\U_prod|stock[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[6][0]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[6][0]~q\);

-- Location: LCCOMB_X3_Y26_N14
\U_prod|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~0_combout\ = (\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\) # ((!\U_prod|stock[6][0]~q\)))) # (!\sel_prod[1]~input_o\ & (!\sel_prod[0]~input_o\ & (!\U_prod|stock[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[4][0]~q\,
	datad => \U_prod|stock[6][0]~q\,
	combout => \U_prod|Mux1~0_combout\);

-- Location: LCCOMB_X4_Y26_N14
\U_prod|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~1_combout\ = (\sel_prod[0]~input_o\ & ((\U_prod|Mux1~0_combout\ & ((!\U_prod|stock[7][0]~q\))) # (!\U_prod|Mux1~0_combout\ & (!\U_prod|stock[5][0]~q\)))) # (!\sel_prod[0]~input_o\ & (((\U_prod|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \U_prod|stock[5][0]~q\,
	datac => \U_prod|stock[7][0]~q\,
	datad => \U_prod|Mux1~0_combout\,
	combout => \U_prod|Mux1~1_combout\);

-- Location: LCCOMB_X5_Y26_N24
\U_prod|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~4_combout\ = (!\sel_prod[3]~input_o\ & ((\sel_prod[2]~input_o\ & ((\U_prod|Mux1~1_combout\))) # (!\sel_prod[2]~input_o\ & (\U_prod|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \U_prod|Mux1~3_combout\,
	datad => \U_prod|Mux1~1_combout\,
	combout => \U_prod|Mux1~4_combout\);

-- Location: LCCOMB_X5_Y26_N30
\U_prod|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~9_combout\ = (\U_prod|Mux1~4_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux1~8_combout\,
	datad => \U_prod|Mux1~4_combout\,
	combout => \U_prod|Mux1~9_combout\);

-- Location: LCCOMB_X4_Y26_N12
\U_prod|stock[5][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[5][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[5][1]~feeder_combout\);

-- Location: FF_X4_Y26_N13
\U_prod|stock[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[5][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[5][1]~q\);

-- Location: FF_X4_Y26_N7
\U_prod|stock[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[7][1]~q\);

-- Location: FF_X3_Y26_N23
\U_prod|stock[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[4][1]~q\);

-- Location: LCCOMB_X3_Y26_N20
\U_prod|stock[6][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[6][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[6][1]~feeder_combout\);

-- Location: FF_X3_Y26_N21
\U_prod|stock[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[6][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[6][1]~q\);

-- Location: LCCOMB_X3_Y26_N22
\U_prod|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~2_combout\ = (\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\) # ((!\U_prod|stock[6][1]~q\)))) # (!\sel_prod[1]~input_o\ & (!\sel_prod[0]~input_o\ & (!\U_prod|stock[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[4][1]~q\,
	datad => \U_prod|stock[6][1]~q\,
	combout => \U_prod|Mux0~2_combout\);

-- Location: LCCOMB_X4_Y26_N6
\U_prod|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~3_combout\ = (\sel_prod[0]~input_o\ & ((\U_prod|Mux0~2_combout\ & ((!\U_prod|stock[7][1]~q\))) # (!\U_prod|Mux0~2_combout\ & (!\U_prod|stock[5][1]~q\)))) # (!\sel_prod[0]~input_o\ & (((\U_prod|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[5][1]~q\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[7][1]~q\,
	datad => \U_prod|Mux0~2_combout\,
	combout => \U_prod|Mux0~3_combout\);

-- Location: LCCOMB_X6_Y25_N28
\U_prod|stock[3][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[3][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[3][1]~feeder_combout\);

-- Location: FF_X6_Y25_N29
\U_prod|stock[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[3][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[3][1]~q\);

-- Location: FF_X6_Y25_N3
\U_prod|stock[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[2][1]~q\);

-- Location: FF_X5_Y25_N19
\U_prod|stock[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[0][1]~q\);

-- Location: LCCOMB_X5_Y25_N12
\U_prod|stock[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[1][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[1][1]~feeder_combout\);

-- Location: FF_X5_Y25_N13
\U_prod|stock[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[1][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[1][1]~q\);

-- Location: LCCOMB_X5_Y25_N18
\U_prod|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~4_combout\ = (\sel_prod[1]~input_o\ & (\sel_prod[0]~input_o\)) # (!\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\ & ((!\U_prod|stock[1][1]~q\))) # (!\sel_prod[0]~input_o\ & (!\U_prod|stock[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[0][1]~q\,
	datad => \U_prod|stock[1][1]~q\,
	combout => \U_prod|Mux0~4_combout\);

-- Location: LCCOMB_X6_Y25_N2
\U_prod|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~5_combout\ = (\sel_prod[1]~input_o\ & ((\U_prod|Mux0~4_combout\ & (!\U_prod|stock[3][1]~q\)) # (!\U_prod|Mux0~4_combout\ & ((!\U_prod|stock[2][1]~q\))))) # (!\sel_prod[1]~input_o\ & (((\U_prod|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \U_prod|stock[3][1]~q\,
	datac => \U_prod|stock[2][1]~q\,
	datad => \U_prod|Mux0~4_combout\,
	combout => \U_prod|Mux0~5_combout\);

-- Location: LCCOMB_X6_Y26_N26
\U_prod|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~6_combout\ = (!\sel_prod[3]~input_o\ & ((\sel_prod[2]~input_o\ & (\U_prod|Mux0~3_combout\)) # (!\sel_prod[2]~input_o\ & ((\U_prod|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux0~3_combout\,
	datad => \U_prod|Mux0~5_combout\,
	combout => \U_prod|Mux0~6_combout\);

-- Location: LCCOMB_X5_Y26_N20
\U_prod|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Add0~0_combout\ = \U_prod|Mux1~9_combout\ $ (((\U_prod|Mux0~6_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|Mux0~10_combout\,
	datac => \U_prod|Mux1~9_combout\,
	datad => \U_prod|Mux0~6_combout\,
	combout => \U_prod|Add0~0_combout\);

-- Location: LCCOMB_X8_Y26_N22
\U_prod|stock[13][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[13][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[13][1]~feeder_combout\);

-- Location: FF_X8_Y26_N23
\U_prod|stock[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[13][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[13][1]~q\);

-- Location: LCCOMB_X5_Y26_N0
\U_prod|stock[14][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[14][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[14][1]~feeder_combout\);

-- Location: FF_X5_Y26_N1
\U_prod|stock[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[14][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[14][1]~q\);

-- Location: LCCOMB_X8_Y26_N8
\U_prod|stock[12][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[12][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[12][1]~feeder_combout\);

-- Location: FF_X8_Y26_N9
\U_prod|stock[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[12][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[12][1]~q\);

-- Location: LCCOMB_X7_Y26_N4
\U_prod|stock[10][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[10][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[10][1]~feeder_combout\);

-- Location: FF_X7_Y26_N5
\U_prod|stock[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[10][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[10][1]~q\);

-- Location: FF_X6_Y26_N11
\U_prod|stock[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[11][1]~q\);

-- Location: FF_X6_Y26_N13
\U_prod|stock[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_prod|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[8][1]~q\);

-- Location: LCCOMB_X7_Y26_N2
\U_prod|stock[9][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[9][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[9][1]~feeder_combout\);

-- Location: FF_X7_Y26_N3
\U_prod|stock[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[9][1]~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \U_prod|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[9][1]~q\);

-- Location: LCCOMB_X6_Y26_N12
\U_prod|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~7_combout\ = (\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\) # ((!\U_prod|stock[9][1]~q\)))) # (!\sel_prod[0]~input_o\ & (!\sel_prod[1]~input_o\ & (!\U_prod|stock[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[8][1]~q\,
	datad => \U_prod|stock[9][1]~q\,
	combout => \U_prod|Mux0~7_combout\);

-- Location: LCCOMB_X6_Y26_N10
\U_prod|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~8_combout\ = (\sel_prod[1]~input_o\ & ((\U_prod|Mux0~7_combout\ & ((!\U_prod|stock[11][1]~q\))) # (!\U_prod|Mux0~7_combout\ & (!\U_prod|stock[10][1]~q\)))) # (!\sel_prod[1]~input_o\ & (((\U_prod|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[10][1]~q\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[11][1]~q\,
	datad => \U_prod|Mux0~7_combout\,
	combout => \U_prod|Mux0~8_combout\);

-- Location: LCCOMB_X6_Y26_N28
\U_prod|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~9_combout\ = (\U_prod|Mux0~0_combout\ & ((\U_prod|Mux0~1_combout\) # ((\U_prod|Mux0~8_combout\)))) # (!\U_prod|Mux0~0_combout\ & (!\U_prod|Mux0~1_combout\ & (!\U_prod|stock[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~0_combout\,
	datab => \U_prod|Mux0~1_combout\,
	datac => \U_prod|stock[12][1]~q\,
	datad => \U_prod|Mux0~8_combout\,
	combout => \U_prod|Mux0~9_combout\);

-- Location: LCCOMB_X6_Y26_N22
\U_prod|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~10_combout\ = (\U_prod|Mux0~1_combout\ & ((\U_prod|Mux0~9_combout\ & ((!\U_prod|stock[14][1]~q\))) # (!\U_prod|Mux0~9_combout\ & (!\U_prod|stock[13][1]~q\)))) # (!\U_prod|Mux0~1_combout\ & (((\U_prod|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[13][1]~q\,
	datab => \U_prod|Mux0~1_combout\,
	datac => \U_prod|stock[14][1]~q\,
	datad => \U_prod|Mux0~9_combout\,
	combout => \U_prod|Mux0~10_combout\);

-- Location: LCCOMB_X6_Y26_N20
\U_prod|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux2~1_combout\ = (\U_prod|Mux0~6_combout\) # ((\U_prod|Mux1~9_combout\) # ((\U_prod|Mux0~10_combout\ & \sel_prod[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~10_combout\,
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux0~6_combout\,
	datad => \U_prod|Mux1~9_combout\,
	combout => \U_prod|Mux2~1_combout\);

-- Location: LCCOMB_X7_Y25_N12
\U_prod|confirm_pulse~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|confirm_pulse~0_combout\ = (!\U_prod|prev_conf~q\ & (\confirmar~input_o\ & \U_prod|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|prev_conf~q\,
	datab => \confirmar~input_o\,
	datac => \U_prod|Mux2~1_combout\,
	combout => \U_prod|confirm_pulse~0_combout\);

-- Location: FF_X7_Y25_N13
\U_prod|confirm_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|confirm_pulse~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|confirm_pulse~q\);

-- Location: LCCOMB_X5_Y26_N22
\U_prod|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux2~0_combout\ = (\U_prod|Mux1~9_combout\ & ((\U_prod|Mux0~6_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|Mux1~9_combout\,
	datac => \U_prod|Mux0~10_combout\,
	datad => \U_prod|Mux0~6_combout\,
	combout => \U_prod|Mux2~0_combout\);

-- Location: LCCOMB_X5_Y26_N18
\U_prod|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~11_combout\ = (\U_prod|Mux0~6_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|Mux0~10_combout\,
	datad => \U_prod|Mux0~6_combout\,
	combout => \U_prod|Mux0~11_combout\);

-- Location: LCCOMB_X9_Y24_N6
\U_prod|Udiv|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~0_combout\ = \U_prod|Udiv|count1\(0) $ (VCC)
-- \U_prod|Udiv|Add0~1\ = CARRY(\U_prod|Udiv|count1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(0),
	datad => VCC,
	combout => \U_prod|Udiv|Add0~0_combout\,
	cout => \U_prod|Udiv|Add0~1\);

-- Location: FF_X9_Y24_N7
\U_prod|Udiv|count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(0));

-- Location: LCCOMB_X9_Y24_N8
\U_prod|Udiv|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~2_combout\ = (\U_prod|Udiv|count1\(1) & (!\U_prod|Udiv|Add0~1\)) # (!\U_prod|Udiv|count1\(1) & ((\U_prod|Udiv|Add0~1\) # (GND)))
-- \U_prod|Udiv|Add0~3\ = CARRY((!\U_prod|Udiv|Add0~1\) # (!\U_prod|Udiv|count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(1),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~1\,
	combout => \U_prod|Udiv|Add0~2_combout\,
	cout => \U_prod|Udiv|Add0~3\);

-- Location: FF_X9_Y24_N9
\U_prod|Udiv|count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(1));

-- Location: LCCOMB_X9_Y24_N10
\U_prod|Udiv|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~4_combout\ = (\U_prod|Udiv|count1\(2) & (\U_prod|Udiv|Add0~3\ $ (GND))) # (!\U_prod|Udiv|count1\(2) & (!\U_prod|Udiv|Add0~3\ & VCC))
-- \U_prod|Udiv|Add0~5\ = CARRY((\U_prod|Udiv|count1\(2) & !\U_prod|Udiv|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(2),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~3\,
	combout => \U_prod|Udiv|Add0~4_combout\,
	cout => \U_prod|Udiv|Add0~5\);

-- Location: FF_X9_Y24_N11
\U_prod|Udiv|count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(2));

-- Location: LCCOMB_X9_Y24_N12
\U_prod|Udiv|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~6_combout\ = (\U_prod|Udiv|count1\(3) & (!\U_prod|Udiv|Add0~5\)) # (!\U_prod|Udiv|count1\(3) & ((\U_prod|Udiv|Add0~5\) # (GND)))
-- \U_prod|Udiv|Add0~7\ = CARRY((!\U_prod|Udiv|Add0~5\) # (!\U_prod|Udiv|count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(3),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~5\,
	combout => \U_prod|Udiv|Add0~6_combout\,
	cout => \U_prod|Udiv|Add0~7\);

-- Location: FF_X9_Y24_N13
\U_prod|Udiv|count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(3));

-- Location: LCCOMB_X9_Y24_N14
\U_prod|Udiv|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~8_combout\ = (\U_prod|Udiv|count1\(4) & (\U_prod|Udiv|Add0~7\ $ (GND))) # (!\U_prod|Udiv|count1\(4) & (!\U_prod|Udiv|Add0~7\ & VCC))
-- \U_prod|Udiv|Add0~9\ = CARRY((\U_prod|Udiv|count1\(4) & !\U_prod|Udiv|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(4),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~7\,
	combout => \U_prod|Udiv|Add0~8_combout\,
	cout => \U_prod|Udiv|Add0~9\);

-- Location: FF_X9_Y24_N15
\U_prod|Udiv|count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(4));

-- Location: LCCOMB_X9_Y24_N16
\U_prod|Udiv|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~10_combout\ = (\U_prod|Udiv|count1\(5) & (!\U_prod|Udiv|Add0~9\)) # (!\U_prod|Udiv|count1\(5) & ((\U_prod|Udiv|Add0~9\) # (GND)))
-- \U_prod|Udiv|Add0~11\ = CARRY((!\U_prod|Udiv|Add0~9\) # (!\U_prod|Udiv|count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(5),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~9\,
	combout => \U_prod|Udiv|Add0~10_combout\,
	cout => \U_prod|Udiv|Add0~11\);

-- Location: FF_X9_Y24_N17
\U_prod|Udiv|count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(5));

-- Location: LCCOMB_X9_Y24_N18
\U_prod|Udiv|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~12_combout\ = (\U_prod|Udiv|count1\(6) & (\U_prod|Udiv|Add0~11\ $ (GND))) # (!\U_prod|Udiv|count1\(6) & (!\U_prod|Udiv|Add0~11\ & VCC))
-- \U_prod|Udiv|Add0~13\ = CARRY((\U_prod|Udiv|count1\(6) & !\U_prod|Udiv|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(6),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~11\,
	combout => \U_prod|Udiv|Add0~12_combout\,
	cout => \U_prod|Udiv|Add0~13\);

-- Location: FF_X9_Y24_N19
\U_prod|Udiv|count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(6));

-- Location: LCCOMB_X9_Y24_N20
\U_prod|Udiv|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~14_combout\ = (\U_prod|Udiv|count1\(7) & (!\U_prod|Udiv|Add0~13\)) # (!\U_prod|Udiv|count1\(7) & ((\U_prod|Udiv|Add0~13\) # (GND)))
-- \U_prod|Udiv|Add0~15\ = CARRY((!\U_prod|Udiv|Add0~13\) # (!\U_prod|Udiv|count1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(7),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~13\,
	combout => \U_prod|Udiv|Add0~14_combout\,
	cout => \U_prod|Udiv|Add0~15\);

-- Location: LCCOMB_X9_Y24_N2
\U_prod|Udiv|count1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~2_combout\ = (\U_prod|Udiv|Add0~14_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Add0~14_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~2_combout\);

-- Location: FF_X9_Y24_N3
\U_prod|Udiv|count1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(7));

-- Location: LCCOMB_X9_Y24_N22
\U_prod|Udiv|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~16_combout\ = (\U_prod|Udiv|count1\(8) & (\U_prod|Udiv|Add0~15\ $ (GND))) # (!\U_prod|Udiv|count1\(8) & (!\U_prod|Udiv|Add0~15\ & VCC))
-- \U_prod|Udiv|Add0~17\ = CARRY((\U_prod|Udiv|count1\(8) & !\U_prod|Udiv|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(8),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~15\,
	combout => \U_prod|Udiv|Add0~16_combout\,
	cout => \U_prod|Udiv|Add0~17\);

-- Location: FF_X9_Y24_N23
\U_prod|Udiv|count1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(8));

-- Location: LCCOMB_X9_Y24_N24
\U_prod|Udiv|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~18_combout\ = (\U_prod|Udiv|count1\(9) & (!\U_prod|Udiv|Add0~17\)) # (!\U_prod|Udiv|count1\(9) & ((\U_prod|Udiv|Add0~17\) # (GND)))
-- \U_prod|Udiv|Add0~19\ = CARRY((!\U_prod|Udiv|Add0~17\) # (!\U_prod|Udiv|count1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(9),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~17\,
	combout => \U_prod|Udiv|Add0~18_combout\,
	cout => \U_prod|Udiv|Add0~19\);

-- Location: FF_X9_Y24_N25
\U_prod|Udiv|count1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(9));

-- Location: LCCOMB_X9_Y24_N26
\U_prod|Udiv|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~20_combout\ = (\U_prod|Udiv|count1\(10) & (\U_prod|Udiv|Add0~19\ $ (GND))) # (!\U_prod|Udiv|count1\(10) & (!\U_prod|Udiv|Add0~19\ & VCC))
-- \U_prod|Udiv|Add0~21\ = CARRY((\U_prod|Udiv|count1\(10) & !\U_prod|Udiv|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(10),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~19\,
	combout => \U_prod|Udiv|Add0~20_combout\,
	cout => \U_prod|Udiv|Add0~21\);

-- Location: FF_X9_Y24_N27
\U_prod|Udiv|count1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(10));

-- Location: LCCOMB_X9_Y24_N28
\U_prod|Udiv|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~22_combout\ = (\U_prod|Udiv|count1\(11) & (!\U_prod|Udiv|Add0~21\)) # (!\U_prod|Udiv|count1\(11) & ((\U_prod|Udiv|Add0~21\) # (GND)))
-- \U_prod|Udiv|Add0~23\ = CARRY((!\U_prod|Udiv|Add0~21\) # (!\U_prod|Udiv|count1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(11),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~21\,
	combout => \U_prod|Udiv|Add0~22_combout\,
	cout => \U_prod|Udiv|Add0~23\);

-- Location: FF_X9_Y24_N29
\U_prod|Udiv|count1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(11));

-- Location: LCCOMB_X9_Y24_N30
\U_prod|Udiv|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~24_combout\ = (\U_prod|Udiv|count1\(12) & (\U_prod|Udiv|Add0~23\ $ (GND))) # (!\U_prod|Udiv|count1\(12) & (!\U_prod|Udiv|Add0~23\ & VCC))
-- \U_prod|Udiv|Add0~25\ = CARRY((\U_prod|Udiv|count1\(12) & !\U_prod|Udiv|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(12),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~23\,
	combout => \U_prod|Udiv|Add0~24_combout\,
	cout => \U_prod|Udiv|Add0~25\);

-- Location: LCCOMB_X9_Y24_N0
\U_prod|Udiv|count1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~1_combout\ = (\U_prod|Udiv|Add0~24_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Add0~24_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~1_combout\);

-- Location: FF_X9_Y24_N1
\U_prod|Udiv|count1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(12));

-- Location: LCCOMB_X9_Y23_N0
\U_prod|Udiv|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~26_combout\ = (\U_prod|Udiv|count1\(13) & (!\U_prod|Udiv|Add0~25\)) # (!\U_prod|Udiv|count1\(13) & ((\U_prod|Udiv|Add0~25\) # (GND)))
-- \U_prod|Udiv|Add0~27\ = CARRY((!\U_prod|Udiv|Add0~25\) # (!\U_prod|Udiv|count1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(13),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~25\,
	combout => \U_prod|Udiv|Add0~26_combout\,
	cout => \U_prod|Udiv|Add0~27\);

-- Location: LCCOMB_X10_Y23_N8
\U_prod|Udiv|count1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~0_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~26_combout\,
	combout => \U_prod|Udiv|count1~0_combout\);

-- Location: FF_X10_Y23_N9
\U_prod|Udiv|count1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(13));

-- Location: LCCOMB_X9_Y23_N2
\U_prod|Udiv|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~28_combout\ = (\U_prod|Udiv|count1\(14) & (\U_prod|Udiv|Add0~27\ $ (GND))) # (!\U_prod|Udiv|count1\(14) & (!\U_prod|Udiv|Add0~27\ & VCC))
-- \U_prod|Udiv|Add0~29\ = CARRY((\U_prod|Udiv|count1\(14) & !\U_prod|Udiv|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(14),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~27\,
	combout => \U_prod|Udiv|Add0~28_combout\,
	cout => \U_prod|Udiv|Add0~29\);

-- Location: LCCOMB_X10_Y23_N20
\U_prod|Udiv|count1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~3_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~28_combout\,
	combout => \U_prod|Udiv|count1~3_combout\);

-- Location: FF_X10_Y23_N21
\U_prod|Udiv|count1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(14));

-- Location: LCCOMB_X9_Y23_N4
\U_prod|Udiv|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~30_combout\ = (\U_prod|Udiv|count1\(15) & (!\U_prod|Udiv|Add0~29\)) # (!\U_prod|Udiv|count1\(15) & ((\U_prod|Udiv|Add0~29\) # (GND)))
-- \U_prod|Udiv|Add0~31\ = CARRY((!\U_prod|Udiv|Add0~29\) # (!\U_prod|Udiv|count1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(15),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~29\,
	combout => \U_prod|Udiv|Add0~30_combout\,
	cout => \U_prod|Udiv|Add0~31\);

-- Location: LCCOMB_X10_Y23_N30
\U_prod|Udiv|count1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~4_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datac => \U_prod|Udiv|Add0~30_combout\,
	combout => \U_prod|Udiv|count1~4_combout\);

-- Location: FF_X10_Y23_N31
\U_prod|Udiv|count1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(15));

-- Location: LCCOMB_X9_Y23_N6
\U_prod|Udiv|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~32_combout\ = (\U_prod|Udiv|count1\(16) & (\U_prod|Udiv|Add0~31\ $ (GND))) # (!\U_prod|Udiv|count1\(16) & (!\U_prod|Udiv|Add0~31\ & VCC))
-- \U_prod|Udiv|Add0~33\ = CARRY((\U_prod|Udiv|count1\(16) & !\U_prod|Udiv|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(16),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~31\,
	combout => \U_prod|Udiv|Add0~32_combout\,
	cout => \U_prod|Udiv|Add0~33\);

-- Location: FF_X9_Y23_N7
\U_prod|Udiv|count1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(16));

-- Location: LCCOMB_X9_Y23_N8
\U_prod|Udiv|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~34_combout\ = (\U_prod|Udiv|count1\(17) & (!\U_prod|Udiv|Add0~33\)) # (!\U_prod|Udiv|count1\(17) & ((\U_prod|Udiv|Add0~33\) # (GND)))
-- \U_prod|Udiv|Add0~35\ = CARRY((!\U_prod|Udiv|Add0~33\) # (!\U_prod|Udiv|count1\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(17),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~33\,
	combout => \U_prod|Udiv|Add0~34_combout\,
	cout => \U_prod|Udiv|Add0~35\);

-- Location: LCCOMB_X10_Y23_N28
\U_prod|Udiv|count1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~5_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~34_combout\,
	combout => \U_prod|Udiv|count1~5_combout\);

-- Location: FF_X10_Y23_N29
\U_prod|Udiv|count1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(17));

-- Location: LCCOMB_X9_Y23_N10
\U_prod|Udiv|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~36_combout\ = (\U_prod|Udiv|count1\(18) & (\U_prod|Udiv|Add0~35\ $ (GND))) # (!\U_prod|Udiv|count1\(18) & (!\U_prod|Udiv|Add0~35\ & VCC))
-- \U_prod|Udiv|Add0~37\ = CARRY((\U_prod|Udiv|count1\(18) & !\U_prod|Udiv|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(18),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~35\,
	combout => \U_prod|Udiv|Add0~36_combout\,
	cout => \U_prod|Udiv|Add0~37\);

-- Location: FF_X9_Y23_N11
\U_prod|Udiv|count1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(18));

-- Location: LCCOMB_X9_Y23_N12
\U_prod|Udiv|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~38_combout\ = (\U_prod|Udiv|count1\(19) & (!\U_prod|Udiv|Add0~37\)) # (!\U_prod|Udiv|count1\(19) & ((\U_prod|Udiv|Add0~37\) # (GND)))
-- \U_prod|Udiv|Add0~39\ = CARRY((!\U_prod|Udiv|Add0~37\) # (!\U_prod|Udiv|count1\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(19),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~37\,
	combout => \U_prod|Udiv|Add0~38_combout\,
	cout => \U_prod|Udiv|Add0~39\);

-- Location: LCCOMB_X9_Y23_N28
\U_prod|Udiv|count1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~6_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~38_combout\,
	combout => \U_prod|Udiv|count1~6_combout\);

-- Location: FF_X9_Y23_N29
\U_prod|Udiv|count1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(19));

-- Location: LCCOMB_X9_Y23_N14
\U_prod|Udiv|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~40_combout\ = (\U_prod|Udiv|count1\(20) & (\U_prod|Udiv|Add0~39\ $ (GND))) # (!\U_prod|Udiv|count1\(20) & (!\U_prod|Udiv|Add0~39\ & VCC))
-- \U_prod|Udiv|Add0~41\ = CARRY((\U_prod|Udiv|count1\(20) & !\U_prod|Udiv|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(20),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~39\,
	combout => \U_prod|Udiv|Add0~40_combout\,
	cout => \U_prod|Udiv|Add0~41\);

-- Location: LCCOMB_X10_Y23_N16
\U_prod|Udiv|count1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~7_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~40_combout\,
	combout => \U_prod|Udiv|count1~7_combout\);

-- Location: FF_X10_Y23_N17
\U_prod|Udiv|count1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(20));

-- Location: LCCOMB_X9_Y23_N16
\U_prod|Udiv|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~42_combout\ = (\U_prod|Udiv|count1\(21) & (!\U_prod|Udiv|Add0~41\)) # (!\U_prod|Udiv|count1\(21) & ((\U_prod|Udiv|Add0~41\) # (GND)))
-- \U_prod|Udiv|Add0~43\ = CARRY((!\U_prod|Udiv|Add0~41\) # (!\U_prod|Udiv|count1\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(21),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~41\,
	combout => \U_prod|Udiv|Add0~42_combout\,
	cout => \U_prod|Udiv|Add0~43\);

-- Location: LCCOMB_X10_Y23_N6
\U_prod|Udiv|count1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~8_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datac => \U_prod|Udiv|Add0~42_combout\,
	combout => \U_prod|Udiv|count1~8_combout\);

-- Location: FF_X10_Y23_N7
\U_prod|Udiv|count1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(21));

-- Location: LCCOMB_X9_Y23_N18
\U_prod|Udiv|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~44_combout\ = (\U_prod|Udiv|count1\(22) & (\U_prod|Udiv|Add0~43\ $ (GND))) # (!\U_prod|Udiv|count1\(22) & (!\U_prod|Udiv|Add0~43\ & VCC))
-- \U_prod|Udiv|Add0~45\ = CARRY((\U_prod|Udiv|count1\(22) & !\U_prod|Udiv|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(22),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~43\,
	combout => \U_prod|Udiv|Add0~44_combout\,
	cout => \U_prod|Udiv|Add0~45\);

-- Location: LCCOMB_X9_Y23_N30
\U_prod|Udiv|count1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~9_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~44_combout\,
	combout => \U_prod|Udiv|count1~9_combout\);

-- Location: FF_X9_Y23_N31
\U_prod|Udiv|count1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(22));

-- Location: LCCOMB_X9_Y23_N20
\U_prod|Udiv|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~46_combout\ = (\U_prod|Udiv|count1\(23) & (!\U_prod|Udiv|Add0~45\)) # (!\U_prod|Udiv|count1\(23) & ((\U_prod|Udiv|Add0~45\) # (GND)))
-- \U_prod|Udiv|Add0~47\ = CARRY((!\U_prod|Udiv|Add0~45\) # (!\U_prod|Udiv|count1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(23),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~45\,
	combout => \U_prod|Udiv|Add0~46_combout\,
	cout => \U_prod|Udiv|Add0~47\);

-- Location: LCCOMB_X10_Y23_N12
\U_prod|Udiv|count1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~10_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~46_combout\,
	combout => \U_prod|Udiv|count1~10_combout\);

-- Location: FF_X10_Y23_N13
\U_prod|Udiv|count1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(23));

-- Location: LCCOMB_X10_Y23_N10
\U_prod|Udiv|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~6_combout\ = (\U_prod|Udiv|count1\(21) & (\U_prod|Udiv|count1\(20) & (\U_prod|Udiv|count1\(23) & \U_prod|Udiv|count1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(21),
	datab => \U_prod|Udiv|count1\(20),
	datac => \U_prod|Udiv|count1\(23),
	datad => \U_prod|Udiv|count1\(22),
	combout => \U_prod|Udiv|Equal0~6_combout\);

-- Location: LCCOMB_X9_Y23_N22
\U_prod|Udiv|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~48_combout\ = (\U_prod|Udiv|count1\(24) & (\U_prod|Udiv|Add0~47\ $ (GND))) # (!\U_prod|Udiv|count1\(24) & (!\U_prod|Udiv|Add0~47\ & VCC))
-- \U_prod|Udiv|Add0~49\ = CARRY((\U_prod|Udiv|count1\(24) & !\U_prod|Udiv|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(24),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~47\,
	combout => \U_prod|Udiv|Add0~48_combout\,
	cout => \U_prod|Udiv|Add0~49\);

-- Location: FF_X9_Y23_N23
\U_prod|Udiv|count1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(24));

-- Location: LCCOMB_X9_Y23_N24
\U_prod|Udiv|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~50_combout\ = (\U_prod|Udiv|count1\(25) & (!\U_prod|Udiv|Add0~49\)) # (!\U_prod|Udiv|count1\(25) & ((\U_prod|Udiv|Add0~49\) # (GND)))
-- \U_prod|Udiv|Add0~51\ = CARRY((!\U_prod|Udiv|Add0~49\) # (!\U_prod|Udiv|count1\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(25),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~49\,
	combout => \U_prod|Udiv|Add0~50_combout\,
	cout => \U_prod|Udiv|Add0~51\);

-- Location: LCCOMB_X10_Y23_N0
\U_prod|Udiv|count1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~11_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~50_combout\,
	combout => \U_prod|Udiv|count1~11_combout\);

-- Location: FF_X10_Y23_N1
\U_prod|Udiv|count1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(25));

-- Location: LCCOMB_X9_Y23_N26
\U_prod|Udiv|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~52_combout\ = \U_prod|Udiv|count1\(26) $ (!\U_prod|Udiv|Add0~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(26),
	cin => \U_prod|Udiv|Add0~51\,
	combout => \U_prod|Udiv|Add0~52_combout\);

-- Location: FF_X9_Y23_N27
\U_prod|Udiv|count1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(26));

-- Location: LCCOMB_X10_Y23_N2
\U_prod|Udiv|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~7_combout\ = (\U_prod|Udiv|count1\(25) & (!\U_prod|Udiv|count1\(26) & !\U_prod|Udiv|count1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(25),
	datac => \U_prod|Udiv|count1\(26),
	datad => \U_prod|Udiv|count1\(24),
	combout => \U_prod|Udiv|Equal0~7_combout\);

-- Location: LCCOMB_X10_Y23_N22
\U_prod|Udiv|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~5_combout\ = (!\U_prod|Udiv|count1\(18) & (\U_prod|Udiv|count1\(17) & (!\U_prod|Udiv|count1\(16) & \U_prod|Udiv|count1\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(18),
	datab => \U_prod|Udiv|count1\(17),
	datac => \U_prod|Udiv|count1\(16),
	datad => \U_prod|Udiv|count1\(19),
	combout => \U_prod|Udiv|Equal0~5_combout\);

-- Location: LCCOMB_X10_Y24_N28
\U_prod|Udiv|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~1_combout\ = (!\U_prod|Udiv|count1\(10) & (!\U_prod|Udiv|count1\(9) & (!\U_prod|Udiv|count1\(8) & !\U_prod|Udiv|count1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(10),
	datab => \U_prod|Udiv|count1\(9),
	datac => \U_prod|Udiv|count1\(8),
	datad => \U_prod|Udiv|count1\(11),
	combout => \U_prod|Udiv|Equal0~1_combout\);

-- Location: LCCOMB_X10_Y23_N14
\U_prod|Udiv|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~0_combout\ = (\U_prod|Udiv|count1\(1) & (\U_prod|Udiv|count1\(13) & (\U_prod|Udiv|count1\(12) & \U_prod|Udiv|count1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(1),
	datab => \U_prod|Udiv|count1\(13),
	datac => \U_prod|Udiv|count1\(12),
	datad => \U_prod|Udiv|count1\(0),
	combout => \U_prod|Udiv|Equal0~0_combout\);

-- Location: LCCOMB_X9_Y24_N4
\U_prod|Udiv|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~2_combout\ = (\U_prod|Udiv|count1\(5) & (\U_prod|Udiv|count1\(6) & (\U_prod|Udiv|count1\(4) & !\U_prod|Udiv|count1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(5),
	datab => \U_prod|Udiv|count1\(6),
	datac => \U_prod|Udiv|count1\(4),
	datad => \U_prod|Udiv|count1\(7),
	combout => \U_prod|Udiv|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y23_N24
\U_prod|Udiv|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~3_combout\ = (\U_prod|Udiv|count1\(15) & (\U_prod|Udiv|count1\(14) & (\U_prod|Udiv|count1\(2) & \U_prod|Udiv|count1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(15),
	datab => \U_prod|Udiv|count1\(14),
	datac => \U_prod|Udiv|count1\(2),
	datad => \U_prod|Udiv|count1\(3),
	combout => \U_prod|Udiv|Equal0~3_combout\);

-- Location: LCCOMB_X10_Y23_N18
\U_prod|Udiv|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~4_combout\ = (\U_prod|Udiv|Equal0~1_combout\ & (\U_prod|Udiv|Equal0~0_combout\ & (\U_prod|Udiv|Equal0~2_combout\ & \U_prod|Udiv|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|Equal0~1_combout\,
	datab => \U_prod|Udiv|Equal0~0_combout\,
	datac => \U_prod|Udiv|Equal0~2_combout\,
	datad => \U_prod|Udiv|Equal0~3_combout\,
	combout => \U_prod|Udiv|Equal0~4_combout\);

-- Location: LCCOMB_X10_Y23_N4
\U_prod|Udiv|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~8_combout\ = (\U_prod|Udiv|Equal0~6_combout\ & (\U_prod|Udiv|Equal0~7_combout\ & (\U_prod|Udiv|Equal0~5_combout\ & \U_prod|Udiv|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|Equal0~6_combout\,
	datab => \U_prod|Udiv|Equal0~7_combout\,
	datac => \U_prod|Udiv|Equal0~5_combout\,
	datad => \U_prod|Udiv|Equal0~4_combout\,
	combout => \U_prod|Udiv|Equal0~8_combout\);

-- Location: LCCOMB_X9_Y26_N0
\U_prod|Udiv|out1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|out1~0_combout\ = \U_prod|Udiv|out1~q\ $ (\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|out1~q\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|out1~0_combout\);

-- Location: LCCOMB_X9_Y26_N10
\U_prod|Udiv|out1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|out1~feeder_combout\ = \U_prod|Udiv|out1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|out1~0_combout\,
	combout => \U_prod|Udiv|out1~feeder_combout\);

-- Location: FF_X9_Y26_N11
\U_prod|Udiv|out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|out1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|out1~q\);

-- Location: LCCOMB_X5_Y26_N2
\U_prod|alerta_sig~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|alerta_sig~0_combout\ = (\U_prod|alerta_sig~q\) # (\U_prod|Mux0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|alerta_sig~q\,
	datad => \U_prod|Mux0~6_combout\,
	combout => \U_prod|alerta_sig~0_combout\);

-- Location: LCCOMB_X5_Y26_N4
\U_prod|alerta_sig~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|alerta_sig~1_combout\ = (!\U_prod|Mux1~9_combout\ & (!\U_prod|alerta_sig~0_combout\ & ((!\U_prod|Mux0~10_combout\) # (!\sel_prod[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \U_prod|Mux0~10_combout\,
	datac => \U_prod|Mux1~9_combout\,
	datad => \U_prod|alerta_sig~0_combout\,
	combout => \U_prod|alerta_sig~1_combout\);

-- Location: FF_X5_Y26_N5
\U_prod|alerta_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_prod|Udiv|out1~q\,
	d => \U_prod|alerta_sig~1_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|alerta_sig~q\);

-- Location: LCCOMB_X8_Y24_N8
\U_div|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~1_cout\ = CARRY((\U_prod|Udiv|count1\(0) & \U_prod|Udiv|count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(0),
	datab => \U_prod|Udiv|count1\(1),
	datad => VCC,
	cout => \U_div|Add0~1_cout\);

-- Location: LCCOMB_X8_Y24_N10
\U_div|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~2_combout\ = (\U_div|count1\(2) & (!\U_div|Add0~1_cout\)) # (!\U_div|count1\(2) & ((\U_div|Add0~1_cout\) # (GND)))
-- \U_div|Add0~3\ = CARRY((!\U_div|Add0~1_cout\) # (!\U_div|count1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(2),
	datad => VCC,
	cin => \U_div|Add0~1_cout\,
	combout => \U_div|Add0~2_combout\,
	cout => \U_div|Add0~3\);

-- Location: FF_X8_Y24_N11
\U_div|count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(2));

-- Location: LCCOMB_X8_Y24_N12
\U_div|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~4_combout\ = (\U_div|count1\(3) & (\U_div|Add0~3\ $ (GND))) # (!\U_div|count1\(3) & (!\U_div|Add0~3\ & VCC))
-- \U_div|Add0~5\ = CARRY((\U_div|count1\(3) & !\U_div|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(3),
	datad => VCC,
	cin => \U_div|Add0~3\,
	combout => \U_div|Add0~4_combout\,
	cout => \U_div|Add0~5\);

-- Location: FF_X8_Y24_N13
\U_div|count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(3));

-- Location: LCCOMB_X8_Y24_N14
\U_div|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~6_combout\ = (\U_div|count1\(4) & (!\U_div|Add0~5\)) # (!\U_div|count1\(4) & ((\U_div|Add0~5\) # (GND)))
-- \U_div|Add0~7\ = CARRY((!\U_div|Add0~5\) # (!\U_div|count1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(4),
	datad => VCC,
	cin => \U_div|Add0~5\,
	combout => \U_div|Add0~6_combout\,
	cout => \U_div|Add0~7\);

-- Location: FF_X8_Y24_N15
\U_div|count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(4));

-- Location: LCCOMB_X8_Y24_N16
\U_div|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~8_combout\ = (\U_div|count1\(5) & (\U_div|Add0~7\ $ (GND))) # (!\U_div|count1\(5) & (!\U_div|Add0~7\ & VCC))
-- \U_div|Add0~9\ = CARRY((\U_div|count1\(5) & !\U_div|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(5),
	datad => VCC,
	cin => \U_div|Add0~7\,
	combout => \U_div|Add0~8_combout\,
	cout => \U_div|Add0~9\);

-- Location: FF_X8_Y24_N17
\U_div|count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(5));

-- Location: LCCOMB_X8_Y24_N18
\U_div|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~10_combout\ = (\U_div|count1\(6) & (!\U_div|Add0~9\)) # (!\U_div|count1\(6) & ((\U_div|Add0~9\) # (GND)))
-- \U_div|Add0~11\ = CARRY((!\U_div|Add0~9\) # (!\U_div|count1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(6),
	datad => VCC,
	cin => \U_div|Add0~9\,
	combout => \U_div|Add0~10_combout\,
	cout => \U_div|Add0~11\);

-- Location: LCCOMB_X8_Y24_N6
\U_div|count1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~2_combout\ = (\U_div|Add0~10_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Add0~10_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~2_combout\);

-- Location: FF_X8_Y24_N7
\U_div|count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(6));

-- Location: LCCOMB_X8_Y24_N20
\U_div|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~12_combout\ = (\U_div|count1\(7) & (\U_div|Add0~11\ $ (GND))) # (!\U_div|count1\(7) & (!\U_div|Add0~11\ & VCC))
-- \U_div|Add0~13\ = CARRY((\U_div|count1\(7) & !\U_div|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(7),
	datad => VCC,
	cin => \U_div|Add0~11\,
	combout => \U_div|Add0~12_combout\,
	cout => \U_div|Add0~13\);

-- Location: FF_X8_Y24_N21
\U_div|count1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(7));

-- Location: LCCOMB_X8_Y24_N22
\U_div|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~14_combout\ = (\U_div|count1\(8) & (!\U_div|Add0~13\)) # (!\U_div|count1\(8) & ((\U_div|Add0~13\) # (GND)))
-- \U_div|Add0~15\ = CARRY((!\U_div|Add0~13\) # (!\U_div|count1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(8),
	datad => VCC,
	cin => \U_div|Add0~13\,
	combout => \U_div|Add0~14_combout\,
	cout => \U_div|Add0~15\);

-- Location: FF_X8_Y24_N23
\U_div|count1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(8));

-- Location: LCCOMB_X8_Y24_N24
\U_div|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~16_combout\ = (\U_div|count1\(9) & (\U_div|Add0~15\ $ (GND))) # (!\U_div|count1\(9) & (!\U_div|Add0~15\ & VCC))
-- \U_div|Add0~17\ = CARRY((\U_div|count1\(9) & !\U_div|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(9),
	datad => VCC,
	cin => \U_div|Add0~15\,
	combout => \U_div|Add0~16_combout\,
	cout => \U_div|Add0~17\);

-- Location: FF_X8_Y24_N25
\U_div|count1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(9));

-- Location: LCCOMB_X8_Y24_N26
\U_div|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~18_combout\ = (\U_div|count1\(10) & (!\U_div|Add0~17\)) # (!\U_div|count1\(10) & ((\U_div|Add0~17\) # (GND)))
-- \U_div|Add0~19\ = CARRY((!\U_div|Add0~17\) # (!\U_div|count1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(10),
	datad => VCC,
	cin => \U_div|Add0~17\,
	combout => \U_div|Add0~18_combout\,
	cout => \U_div|Add0~19\);

-- Location: FF_X8_Y24_N27
\U_div|count1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(10));

-- Location: LCCOMB_X8_Y24_N28
\U_div|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~20_combout\ = (\U_div|count1\(11) & (\U_div|Add0~19\ $ (GND))) # (!\U_div|count1\(11) & (!\U_div|Add0~19\ & VCC))
-- \U_div|Add0~21\ = CARRY((\U_div|count1\(11) & !\U_div|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(11),
	datad => VCC,
	cin => \U_div|Add0~19\,
	combout => \U_div|Add0~20_combout\,
	cout => \U_div|Add0~21\);

-- Location: LCCOMB_X8_Y24_N2
\U_div|count1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~1_combout\ = (\U_div|Add0~20_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Add0~20_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~1_combout\);

-- Location: FF_X8_Y24_N3
\U_div|count1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(11));

-- Location: LCCOMB_X8_Y24_N30
\U_div|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~22_combout\ = (\U_div|count1\(12) & (!\U_div|Add0~21\)) # (!\U_div|count1\(12) & ((\U_div|Add0~21\) # (GND)))
-- \U_div|Add0~23\ = CARRY((!\U_div|Add0~21\) # (!\U_div|count1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(12),
	datad => VCC,
	cin => \U_div|Add0~21\,
	combout => \U_div|Add0~22_combout\,
	cout => \U_div|Add0~23\);

-- Location: LCCOMB_X8_Y24_N4
\U_div|count1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~0_combout\ = (\U_div|Add0~22_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Add0~22_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~0_combout\);

-- Location: FF_X8_Y24_N5
\U_div|count1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(12));

-- Location: LCCOMB_X8_Y23_N0
\U_div|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~24_combout\ = (\U_div|count1\(13) & (\U_div|Add0~23\ $ (GND))) # (!\U_div|count1\(13) & (!\U_div|Add0~23\ & VCC))
-- \U_div|Add0~25\ = CARRY((\U_div|count1\(13) & !\U_div|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(13),
	datad => VCC,
	cin => \U_div|Add0~23\,
	combout => \U_div|Add0~24_combout\,
	cout => \U_div|Add0~25\);

-- Location: LCCOMB_X7_Y23_N10
\U_div|count1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~3_combout\ = (\U_div|Add0~24_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Add0~24_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~3_combout\);

-- Location: FF_X7_Y23_N11
\U_div|count1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(13));

-- Location: LCCOMB_X8_Y23_N2
\U_div|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~26_combout\ = (\U_div|count1\(14) & (!\U_div|Add0~25\)) # (!\U_div|count1\(14) & ((\U_div|Add0~25\) # (GND)))
-- \U_div|Add0~27\ = CARRY((!\U_div|Add0~25\) # (!\U_div|count1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(14),
	datad => VCC,
	cin => \U_div|Add0~25\,
	combout => \U_div|Add0~26_combout\,
	cout => \U_div|Add0~27\);

-- Location: LCCOMB_X8_Y23_N26
\U_div|count1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~4_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~26_combout\,
	combout => \U_div|count1~4_combout\);

-- Location: FF_X8_Y23_N27
\U_div|count1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(14));

-- Location: LCCOMB_X8_Y23_N4
\U_div|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~28_combout\ = (\U_div|count1\(15) & (\U_div|Add0~27\ $ (GND))) # (!\U_div|count1\(15) & (!\U_div|Add0~27\ & VCC))
-- \U_div|Add0~29\ = CARRY((\U_div|count1\(15) & !\U_div|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(15),
	datad => VCC,
	cin => \U_div|Add0~27\,
	combout => \U_div|Add0~28_combout\,
	cout => \U_div|Add0~29\);

-- Location: FF_X8_Y23_N5
\U_div|count1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(15));

-- Location: LCCOMB_X8_Y23_N6
\U_div|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~30_combout\ = (\U_div|count1\(16) & (!\U_div|Add0~29\)) # (!\U_div|count1\(16) & ((\U_div|Add0~29\) # (GND)))
-- \U_div|Add0~31\ = CARRY((!\U_div|Add0~29\) # (!\U_div|count1\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(16),
	datad => VCC,
	cin => \U_div|Add0~29\,
	combout => \U_div|Add0~30_combout\,
	cout => \U_div|Add0~31\);

-- Location: LCCOMB_X7_Y23_N12
\U_div|count1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~5_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~30_combout\,
	combout => \U_div|count1~5_combout\);

-- Location: FF_X7_Y23_N13
\U_div|count1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(16));

-- Location: LCCOMB_X8_Y23_N8
\U_div|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~32_combout\ = (\U_div|count1\(17) & (\U_div|Add0~31\ $ (GND))) # (!\U_div|count1\(17) & (!\U_div|Add0~31\ & VCC))
-- \U_div|Add0~33\ = CARRY((\U_div|count1\(17) & !\U_div|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(17),
	datad => VCC,
	cin => \U_div|Add0~31\,
	combout => \U_div|Add0~32_combout\,
	cout => \U_div|Add0~33\);

-- Location: FF_X8_Y23_N9
\U_div|count1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(17));

-- Location: LCCOMB_X8_Y23_N10
\U_div|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~34_combout\ = (\U_div|count1\(18) & (!\U_div|Add0~33\)) # (!\U_div|count1\(18) & ((\U_div|Add0~33\) # (GND)))
-- \U_div|Add0~35\ = CARRY((!\U_div|Add0~33\) # (!\U_div|count1\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(18),
	datad => VCC,
	cin => \U_div|Add0~33\,
	combout => \U_div|Add0~34_combout\,
	cout => \U_div|Add0~35\);

-- Location: LCCOMB_X7_Y23_N2
\U_div|count1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~6_combout\ = (\U_div|Add0~34_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Add0~34_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~6_combout\);

-- Location: FF_X7_Y23_N3
\U_div|count1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(18));

-- Location: LCCOMB_X8_Y23_N12
\U_div|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~36_combout\ = (\U_div|count1\(19) & (\U_div|Add0~35\ $ (GND))) # (!\U_div|count1\(19) & (!\U_div|Add0~35\ & VCC))
-- \U_div|Add0~37\ = CARRY((\U_div|count1\(19) & !\U_div|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(19),
	datad => VCC,
	cin => \U_div|Add0~35\,
	combout => \U_div|Add0~36_combout\,
	cout => \U_div|Add0~37\);

-- Location: LCCOMB_X8_Y23_N28
\U_div|count1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~7_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~36_combout\,
	combout => \U_div|count1~7_combout\);

-- Location: FF_X8_Y23_N29
\U_div|count1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(19));

-- Location: LCCOMB_X7_Y23_N22
\U_div|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~5_combout\ = (\U_div|count1\(16) & (!\U_div|count1\(17) & (\U_div|count1\(19) & \U_div|count1\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(16),
	datab => \U_div|count1\(17),
	datac => \U_div|count1\(19),
	datad => \U_div|count1\(18),
	combout => \U_div|Equal0~5_combout\);

-- Location: LCCOMB_X8_Y23_N14
\U_div|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~38_combout\ = (\U_div|count1\(20) & (!\U_div|Add0~37\)) # (!\U_div|count1\(20) & ((\U_div|Add0~37\) # (GND)))
-- \U_div|Add0~39\ = CARRY((!\U_div|Add0~37\) # (!\U_div|count1\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(20),
	datad => VCC,
	cin => \U_div|Add0~37\,
	combout => \U_div|Add0~38_combout\,
	cout => \U_div|Add0~39\);

-- Location: LCCOMB_X8_Y23_N30
\U_div|count1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~8_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~8_combout\,
	datac => \U_div|Add0~38_combout\,
	combout => \U_div|count1~8_combout\);

-- Location: FF_X8_Y23_N31
\U_div|count1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(20));

-- Location: LCCOMB_X8_Y23_N16
\U_div|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~40_combout\ = (\U_div|count1\(21) & (\U_div|Add0~39\ $ (GND))) # (!\U_div|count1\(21) & (!\U_div|Add0~39\ & VCC))
-- \U_div|Add0~41\ = CARRY((\U_div|count1\(21) & !\U_div|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(21),
	datad => VCC,
	cin => \U_div|Add0~39\,
	combout => \U_div|Add0~40_combout\,
	cout => \U_div|Add0~41\);

-- Location: LCCOMB_X7_Y23_N8
\U_div|count1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~9_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~40_combout\,
	combout => \U_div|count1~9_combout\);

-- Location: FF_X7_Y23_N9
\U_div|count1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(21));

-- Location: LCCOMB_X8_Y23_N18
\U_div|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~42_combout\ = (\U_div|count1\(22) & (!\U_div|Add0~41\)) # (!\U_div|count1\(22) & ((\U_div|Add0~41\) # (GND)))
-- \U_div|Add0~43\ = CARRY((!\U_div|Add0~41\) # (!\U_div|count1\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(22),
	datad => VCC,
	cin => \U_div|Add0~41\,
	combout => \U_div|Add0~42_combout\,
	cout => \U_div|Add0~43\);

-- Location: LCCOMB_X7_Y23_N4
\U_div|count1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~10_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~42_combout\,
	combout => \U_div|count1~10_combout\);

-- Location: FF_X7_Y23_N5
\U_div|count1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(22));

-- Location: LCCOMB_X8_Y23_N20
\U_div|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~44_combout\ = (\U_div|count1\(23) & (\U_div|Add0~43\ $ (GND))) # (!\U_div|count1\(23) & (!\U_div|Add0~43\ & VCC))
-- \U_div|Add0~45\ = CARRY((\U_div|count1\(23) & !\U_div|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(23),
	datad => VCC,
	cin => \U_div|Add0~43\,
	combout => \U_div|Add0~44_combout\,
	cout => \U_div|Add0~45\);

-- Location: FF_X8_Y23_N21
\U_div|count1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(23));

-- Location: LCCOMB_X8_Y23_N22
\U_div|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~46_combout\ = (\U_div|count1\(24) & (!\U_div|Add0~45\)) # (!\U_div|count1\(24) & ((\U_div|Add0~45\) # (GND)))
-- \U_div|Add0~47\ = CARRY((!\U_div|Add0~45\) # (!\U_div|count1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(24),
	datad => VCC,
	cin => \U_div|Add0~45\,
	combout => \U_div|Add0~46_combout\,
	cout => \U_div|Add0~47\);

-- Location: LCCOMB_X7_Y23_N28
\U_div|count1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~11_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~46_combout\,
	combout => \U_div|count1~11_combout\);

-- Location: FF_X7_Y23_N29
\U_div|count1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(24));

-- Location: LCCOMB_X8_Y23_N24
\U_div|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~48_combout\ = \U_div|Add0~47\ $ (!\U_div|count1\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_div|count1\(25),
	cin => \U_div|Add0~47\,
	combout => \U_div|Add0~48_combout\);

-- Location: FF_X8_Y23_N25
\U_div|count1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(25));

-- Location: LCCOMB_X7_Y23_N18
\U_div|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~7_combout\ = (\U_div|count1\(24) & !\U_div|count1\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(24),
	datad => \U_div|count1\(25),
	combout => \U_div|Equal0~7_combout\);

-- Location: LCCOMB_X7_Y23_N26
\U_div|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~6_combout\ = (\U_div|count1\(20) & (\U_div|count1\(21) & (\U_div|count1\(22) & !\U_div|count1\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(20),
	datab => \U_div|count1\(21),
	datac => \U_div|count1\(22),
	datad => \U_div|count1\(23),
	combout => \U_div|Equal0~6_combout\);

-- Location: LCCOMB_X7_Y24_N30
\U_div|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~2_combout\ = (!\U_div|count1\(6) & (\U_div|count1\(3) & (\U_div|count1\(4) & \U_div|count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(6),
	datab => \U_div|count1\(3),
	datac => \U_div|count1\(4),
	datad => \U_div|count1\(5),
	combout => \U_div|Equal0~2_combout\);

-- Location: LCCOMB_X7_Y23_N20
\U_div|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~3_combout\ = (!\U_div|count1\(15) & (\U_div|count1\(13) & (\U_div|count1\(2) & \U_div|count1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(15),
	datab => \U_div|count1\(13),
	datac => \U_div|count1\(2),
	datad => \U_div|count1\(14),
	combout => \U_div|Equal0~3_combout\);

-- Location: LCCOMB_X7_Y24_N28
\U_div|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~1_combout\ = (!\U_div|count1\(7) & (!\U_div|count1\(10) & (!\U_div|count1\(9) & !\U_div|count1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(7),
	datab => \U_div|count1\(10),
	datac => \U_div|count1\(9),
	datad => \U_div|count1\(8),
	combout => \U_div|Equal0~1_combout\);

-- Location: LCCOMB_X8_Y24_N0
\U_div|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~0_combout\ = (\U_prod|Udiv|count1\(0) & (\U_div|count1\(12) & (\U_prod|Udiv|count1\(1) & \U_div|count1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(0),
	datab => \U_div|count1\(12),
	datac => \U_prod|Udiv|count1\(1),
	datad => \U_div|count1\(11),
	combout => \U_div|Equal0~0_combout\);

-- Location: LCCOMB_X7_Y23_N24
\U_div|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~4_combout\ = (\U_div|Equal0~2_combout\ & (\U_div|Equal0~3_combout\ & (\U_div|Equal0~1_combout\ & \U_div|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~2_combout\,
	datab => \U_div|Equal0~3_combout\,
	datac => \U_div|Equal0~1_combout\,
	datad => \U_div|Equal0~0_combout\,
	combout => \U_div|Equal0~4_combout\);

-- Location: LCCOMB_X7_Y23_N16
\U_div|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~8_combout\ = (\U_div|Equal0~5_combout\ & (\U_div|Equal0~7_combout\ & (\U_div|Equal0~6_combout\ & \U_div|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~5_combout\,
	datab => \U_div|Equal0~7_combout\,
	datac => \U_div|Equal0~6_combout\,
	datad => \U_div|Equal0~4_combout\,
	combout => \U_div|Equal0~8_combout\);

-- Location: LCCOMB_X7_Y23_N0
\U_div|out1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|out1~0_combout\ = \U_div|out1~q\ $ (\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|out1~q\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|out1~0_combout\);

-- Location: LCCOMB_X7_Y23_N30
\U_div|out1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|out1~feeder_combout\ = \U_div|out1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|out1~0_combout\,
	combout => \U_div|out1~feeder_combout\);

-- Location: FF_X7_Y23_N31
\U_div|out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|out1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|out1~q\);

-- Location: CLKCTRL_G12
\U_div|out1~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_div|out1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_div|out1~clkctrl_outclk\);

-- Location: LCCOMB_X6_Y28_N18
\U_door|count[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[0]~6_combout\ = \U_door|count\(0) $ (VCC)
-- \U_door|count[0]~7\ = CARRY(\U_door|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(0),
	datad => VCC,
	combout => \U_door|count[0]~6_combout\,
	cout => \U_door|count[0]~7\);

-- Location: LCCOMB_X6_Y28_N10
\U_door|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|process_0~0_combout\ = (\confirmar~input_o\ & !\U_door|active~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \confirmar~input_o\,
	datac => \U_door|active~q\,
	combout => \U_door|process_0~0_combout\);

-- Location: LCCOMB_X6_Y28_N0
\U_door|count[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[4]~8_combout\ = (\U_door|active~q\ & ((\U_door|active~1_combout\))) # (!\U_door|active~q\ & (\confirmar~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \confirmar~input_o\,
	datac => \U_door|active~q\,
	datad => \U_door|active~1_combout\,
	combout => \U_door|count[4]~8_combout\);

-- Location: FF_X6_Y28_N19
\U_door|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[0]~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \U_door|process_0~0_combout\,
	ena => \U_door|count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(0));

-- Location: LCCOMB_X6_Y28_N20
\U_door|count[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[1]~9_combout\ = (\U_door|count\(1) & (!\U_door|count[0]~7\)) # (!\U_door|count\(1) & ((\U_door|count[0]~7\) # (GND)))
-- \U_door|count[1]~10\ = CARRY((!\U_door|count[0]~7\) # (!\U_door|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(1),
	datad => VCC,
	cin => \U_door|count[0]~7\,
	combout => \U_door|count[1]~9_combout\,
	cout => \U_door|count[1]~10\);

-- Location: FF_X6_Y28_N21
\U_door|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[1]~9_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \U_door|process_0~0_combout\,
	ena => \U_door|count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(1));

-- Location: LCCOMB_X6_Y28_N22
\U_door|count[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[2]~11_combout\ = (\U_door|count\(2) & (\U_door|count[1]~10\ $ (GND))) # (!\U_door|count\(2) & (!\U_door|count[1]~10\ & VCC))
-- \U_door|count[2]~12\ = CARRY((\U_door|count\(2) & !\U_door|count[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(2),
	datad => VCC,
	cin => \U_door|count[1]~10\,
	combout => \U_door|count[2]~11_combout\,
	cout => \U_door|count[2]~12\);

-- Location: FF_X6_Y28_N23
\U_door|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[2]~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \U_door|process_0~0_combout\,
	ena => \U_door|count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(2));

-- Location: LCCOMB_X6_Y28_N24
\U_door|count[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[3]~13_combout\ = (\U_door|count\(3) & (!\U_door|count[2]~12\)) # (!\U_door|count\(3) & ((\U_door|count[2]~12\) # (GND)))
-- \U_door|count[3]~14\ = CARRY((!\U_door|count[2]~12\) # (!\U_door|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_door|count\(3),
	datad => VCC,
	cin => \U_door|count[2]~12\,
	combout => \U_door|count[3]~13_combout\,
	cout => \U_door|count[3]~14\);

-- Location: FF_X6_Y28_N25
\U_door|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[3]~13_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \U_door|process_0~0_combout\,
	ena => \U_door|count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(3));

-- Location: LCCOMB_X6_Y28_N26
\U_door|count[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[4]~15_combout\ = (\U_door|count\(4) & (\U_door|count[3]~14\ $ (GND))) # (!\U_door|count\(4) & (!\U_door|count[3]~14\ & VCC))
-- \U_door|count[4]~16\ = CARRY((\U_door|count\(4) & !\U_door|count[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(4),
	datad => VCC,
	cin => \U_door|count[3]~14\,
	combout => \U_door|count[4]~15_combout\,
	cout => \U_door|count[4]~16\);

-- Location: FF_X6_Y28_N27
\U_door|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[4]~15_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \U_door|process_0~0_combout\,
	ena => \U_door|count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(4));

-- Location: LCCOMB_X6_Y28_N28
\U_door|count[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[5]~17_combout\ = \U_door|count[4]~16\ $ (\U_door|count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_door|count\(5),
	cin => \U_door|count[4]~16\,
	combout => \U_door|count[5]~17_combout\);

-- Location: FF_X6_Y28_N29
\U_door|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[5]~17_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sclr => \U_door|process_0~0_combout\,
	ena => \U_door|count[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(5));

-- Location: LCCOMB_X6_Y28_N2
\U_door|active~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|active~0_combout\ = (((!\U_door|count\(0) & !\U_door|count\(1))) # (!\U_door|count\(3))) # (!\U_door|count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(2),
	datab => \U_door|count\(0),
	datac => \U_door|count\(3),
	datad => \U_door|count\(1),
	combout => \U_door|active~0_combout\);

-- Location: LCCOMB_X6_Y28_N12
\U_door|active~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|active~1_combout\ = (!\U_door|count\(5) & ((\U_door|active~0_combout\) # (!\U_door|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_door|count\(5),
	datac => \U_door|count\(4),
	datad => \U_door|active~0_combout\,
	combout => \U_door|active~1_combout\);

-- Location: LCCOMB_X6_Y28_N8
\U_door|active~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|active~2_combout\ = (\U_door|active~q\ & ((\U_door|active~1_combout\))) # (!\U_door|active~q\ & (\confirmar~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \confirmar~input_o\,
	datac => \U_door|active~q\,
	datad => \U_door|active~1_combout\,
	combout => \U_door|active~2_combout\);

-- Location: FF_X6_Y28_N9
\U_door|active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|active~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|active~q\);

ww_disp0(0) <= \disp0[0]~output_o\;

ww_disp0(1) <= \disp0[1]~output_o\;

ww_disp0(2) <= \disp0[2]~output_o\;

ww_disp0(3) <= \disp0[3]~output_o\;

ww_disp0(4) <= \disp0[4]~output_o\;

ww_disp0(5) <= \disp0[5]~output_o\;

ww_disp0(6) <= \disp0[6]~output_o\;

ww_disp1(0) <= \disp1[0]~output_o\;

ww_disp1(1) <= \disp1[1]~output_o\;

ww_disp1(2) <= \disp1[2]~output_o\;

ww_disp1(3) <= \disp1[3]~output_o\;

ww_disp1(4) <= \disp1[4]~output_o\;

ww_disp1(5) <= \disp1[5]~output_o\;

ww_disp1(6) <= \disp1[6]~output_o\;

ww_disp2(0) <= \disp2[0]~output_o\;

ww_disp2(1) <= \disp2[1]~output_o\;

ww_disp2(2) <= \disp2[2]~output_o\;

ww_disp2(3) <= \disp2[3]~output_o\;

ww_disp2(4) <= \disp2[4]~output_o\;

ww_disp2(5) <= \disp2[5]~output_o\;

ww_disp2(6) <= \disp2[6]~output_o\;

ww_disp3(0) <= \disp3[0]~output_o\;

ww_disp3(1) <= \disp3[1]~output_o\;

ww_disp3(2) <= \disp3[2]~output_o\;

ww_disp3(3) <= \disp3[3]~output_o\;

ww_disp3(4) <= \disp3[4]~output_o\;

ww_disp3(5) <= \disp3[5]~output_o\;

ww_disp3(6) <= \disp3[6]~output_o\;

ww_led_compra <= \led_compra~output_o\;

ww_stock_leds(0) <= \stock_leds[0]~output_o\;

ww_stock_leds(1) <= \stock_leds[1]~output_o\;

ww_stock_leds(2) <= \stock_leds[2]~output_o\;

ww_alerta_led <= \alerta_led~output_o\;

ww_door_led <= \door_led~output_o\;
END structure;


