// Seed: 472604271
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    output id_12
);
  logic id_13;
  assign id_13 = "" ? id_4 : 1 ? 1'd0 : 1;
  type_23(
      id_2[1], 1, id_1
  );
  assign id_12[1] = id_6;
  logic id_14;
  always @(posedge 'b0) begin
    id_14 = 1;
  end
endmodule
