Actel Designer Software
Version: 10.1.0.14
Release: v10.1

Info: The design lab4.adb was last modified by software version 10.1.0.14.
Opened an existing Libero design lab4.adb.
'BA_NAME' set to 'lab4_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Kyler\Desktop\Spring 2015\ECE
5780\Embedded-Systems\Lab 4_Kyler\lab4fpga\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF


Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Thu Feb 26 15:11:38 2015

Placer Finished: Thu Feb 26 15:11:47 2015
Total Placer CPU Time:     00:00:09

                        o - o - o - o - o - o


Timing-driven Router 
Design: lab4                            Started: Thu Feb 26 15:11:51 2015

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: lab4                            
Finished: Thu Feb 26 15:12:14 2015
Total CPU Time:     00:00:23            Total Elapsed Time: 00:00:23
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:00:42 )
Wrote status report to file: lab4_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: lab4_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: lab4_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: lab4_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\Kyler\Desktop\Spring 2015\ECE 5780\Embedded-Systems\Lab
4_Kyler\lab4fpga\designer\impl1\lab4.adb.

The Execute Script command succeeded ( 00:00:47 )
Design closed.

