{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 14:44:42 2018 " "Info: Processing started: Wed Jan 24 14:44:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(83) " "Warning (10268): Verilog HDL information at counter.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "my_counter counter.v(59) " "Warning (10238): Verilog Module Declaration warning at counter.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"my_counter\"" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 59 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my8bitdisplay " "Info: Found entity 1: my8bitdisplay" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rs_flipflop " "Info: Found entity 2: rs_flipflop" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_counter " "Info: Found entity 3: my_counter" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_counter " "Info: Elaborating entity \"my_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(85) " "Warning (10230): Verilog HDL assignment warning at counter.v(85): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(94) " "Warning (10230): Verilog HDL assignment warning at counter.v(94): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(96) " "Warning (10230): Verilog HDL assignment warning at counter.v(96): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(99) " "Warning (10230): Verilog HDL assignment warning at counter.v(99): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(100) " "Warning (10230): Verilog HDL assignment warning at counter.v(100): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_flipflop rs_flipflop:main_rs " "Info: Elaborating entity \"rs_flipflop\" for hierarchy \"rs_flipflop:main_rs\"" {  } { { "counter.v" "main_rs" { Text "C:/Users/User/Desktop/verilog/counter.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my8bitdisplay my8bitdisplay:digitdisp " "Info: Elaborating entity \"my8bitdisplay\" for hierarchy \"my8bitdisplay:digitdisp\"" {  } { { "counter.v" "digitdisp" { Text "C:/Users/User/Desktop/verilog/counter.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "count\[0\]~12 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"count\[0\]~12\"" {  } { { "counter.v" "count\[0\]~12" { Text "C:/Users/User/Desktop/verilog/counter.v" 83 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock_count\[0\]~25 25 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: \"clock_count\[0\]~25\"" {  } { { "counter.v" "clock_count\[0\]~25" { Text "C:/Users/User/Desktop/verilog/counter.v" 83 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "counter.v" "Div0" { Text "C:/Users/User/Desktop/verilog/counter.v" 99 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "counter.v" "Mod0" { Text "C:/Users/User/Desktop/verilog/counter.v" 100 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:count_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:count_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:count_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:count_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:count_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:clock_count_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:clock_count_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:clock_count_rtl_1 " "Info: Instantiated megafunction \"lpm_counter:clock_count_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Info: Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter lpm_counter:clock_count_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:clock_count_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:clock_count_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/altera quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 99 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 99 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e1m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e1m " "Info: Found entity 1: lpm_divide_e1m" {  } { { "db/lpm_divide_e1m.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/lpm_divide_e1m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3kh " "Info: Found entity 1: sign_div_unsign_3kh" {  } { { "db/sign_div_unsign_3kh.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/sign_div_unsign_3kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ke " "Info: Found entity 1: alt_u_div_8ke" {  } { { "db/alt_u_div_8ke.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/alt_u_div_8ke.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9c " "Info: Found entity 1: add_sub_a9c" {  } { { "db/add_sub_a9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_a9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9c " "Info: Found entity 1: add_sub_b9c" {  } { { "db/add_sub_b9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_b9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9c " "Info: Found entity 1: add_sub_c9c" {  } { { "db/add_sub_c9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_c9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9c " "Info: Found entity 1: add_sub_d9c" {  } { { "db/add_sub_d9c.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/add_sub_d9c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hpl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hpl " "Info: Found entity 1: lpm_divide_hpl" {  } { { "db/lpm_divide_hpl.tdf" "" { Text "C:/Users/User/Desktop/verilog/db/lpm_divide_hpl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[0\] VCC " "Warning (13410): Pin \"segm_o1\[0\]\" is stuck at VCC" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[1\] VCC " "Warning (13410): Pin \"segm_o1\[1\]\" is stuck at VCC" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[5\] GND " "Warning (13410): Pin \"segm_o1\[5\]\" is stuck at GND" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[6\] GND " "Warning (13410): Pin \"segm_o1\[6\]\" is stuck at GND" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[0\] VCC " "Warning (13410): Pin \"segm_o2\[0\]\" is stuck at VCC" {  } { { "counter.v" "" { Text "C:/Users/User/Desktop/verilog/counter.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info: Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/verilog/counter.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/verilog/counter.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 14:44:45 2018 " "Info: Processing ended: Wed Jan 24 14:44:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
