

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_28_10_1_3_s'
================================================================
* Date:           Tue Jul 23 11:39:02 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1406|     1416|  14.060 us|  14.160 us|  1406|  1416|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_51_6_fu_202   |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_51_6   |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
        |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_43_3_fu_207   |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_43_3   |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
        |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_58_9_fu_214   |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_58_9   |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
        |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_64_12_fu_221  |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_64_12  |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |     1400|     1410|  140 ~ 141|          -|          -|    10|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    2517|    2035|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     334|    -|
|Register         |        -|     -|     320|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|    15|    2837|    2410|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_43_3_fu_207   |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_43_3   |        0|   0|    13|    70|    0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_51_6_fu_202   |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_51_6   |        0|   0|     7|    48|    0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_58_9_fu_214   |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_58_9   |        0|   0|    13|    83|    0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_64_12_fu_221  |DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_64_12  |        0|  15|  2484|  1834|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|  15|  2517|  2035|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_0_U  |DepthwiseConv2d_28_10_1_3_s_line_buf_0_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    60|   32|     1|         1920|
    +--------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                           |        2|  0|   0|    0|    60|   32|     1|         1920|
    +--------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |py_2_fu_254_p2       |         +|   0|  0|  12|           4|           1|
    |cmp162_fu_266_p2     |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln36_fu_248_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln39_fu_260_p2  |      icmp|   0|  0|   9|           4|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  89|         18|    1|         18|
    |ap_done              |   9|          2|    1|          2|
    |depth1_o75_write     |   9|          2|    1|          2|
    |input74_read         |  20|          4|    1|          4|
    |line_buf_0_address0  |  49|          9|    6|         54|
    |line_buf_0_ce0       |  31|          6|    1|          6|
    |line_buf_0_ce1       |   9|          2|    1|          2|
    |line_buf_0_d0        |  26|          5|   32|        160|
    |line_buf_0_we0       |  26|          5|    1|          5|
    |py_fu_70             |   9|          2|    4|          8|
    |weights_address0     |  31|          6|    4|         24|
    |weights_address1     |  26|          5|    4|         20|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 334|         66|   57|        305|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  17|   0|   17|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |cmp162_reg_407                                                               |   1|   0|    1|          0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_43_3_fu_207_ap_start_reg   |   1|   0|    1|          0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_51_6_fu_202_ap_start_reg   |   1|   0|    1|          0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_58_9_fu_214_ap_start_reg   |   1|   0|    1|          0|
    |grp_DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_64_12_fu_221_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_403                                                            |   1|   0|    1|          0|
    |py_2_reg_398                                                                 |   4|   0|    4|          0|
    |py_fu_70                                                                     |   4|   0|    4|          0|
    |weights_load_63_reg_302                                                      |  32|   0|   32|          0|
    |weights_load_64_reg_307                                                      |  32|   0|   32|          0|
    |weights_load_65_reg_322                                                      |  32|   0|   32|          0|
    |weights_load_66_reg_327                                                      |  32|   0|   32|          0|
    |weights_load_67_reg_342                                                      |  32|   0|   32|          0|
    |weights_load_68_reg_347                                                      |  32|   0|   32|          0|
    |weights_load_69_reg_382                                                      |  32|   0|   32|          0|
    |weights_load_70_reg_387                                                      |  32|   0|   32|          0|
    |weights_load_reg_287                                                         |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 320|   0|  320|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>|  return value|
|input74_dout               |   in|   32|     ap_fifo|                        input74|       pointer|
|input74_num_data_valid     |   in|    2|     ap_fifo|                        input74|       pointer|
|input74_fifo_cap           |   in|    2|     ap_fifo|                        input74|       pointer|
|input74_empty_n            |   in|    1|     ap_fifo|                        input74|       pointer|
|input74_read               |  out|    1|     ap_fifo|                        input74|       pointer|
|weights_address0           |  out|    4|   ap_memory|                        weights|         array|
|weights_ce0                |  out|    1|   ap_memory|                        weights|         array|
|weights_q0                 |   in|   32|   ap_memory|                        weights|         array|
|weights_address1           |  out|    4|   ap_memory|                        weights|         array|
|weights_ce1                |  out|    1|   ap_memory|                        weights|         array|
|weights_q1                 |   in|   32|   ap_memory|                        weights|         array|
|depth1_o75_din             |  out|   32|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_num_data_valid  |   in|    2|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_fifo_cap        |   in|    2|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_full_n          |   in|    1|     ap_fifo|                     depth1_o75|       pointer|
|depth1_o75_write           |  out|    1|     ap_fifo|                     depth1_o75|       pointer|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

