# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 8.1 Build EDK_I.18.7
# Wed May 16 13:32:37 2007
# Target Board:  Custom
# Family:	 virtex2p
# Device:	 xc2vp20
# Package:	 ff896
# Speed Grade:	 -6
# Processor: Microblaze
# System clock frequency: 74.250000 MHz
# Debug interface: On-Chip HW Debug Module
# On Chip Memory :  48 KB
# Total Off Chip Memory :  32 MB
# - Generic_External_Memory =  32 MB
# ##############################################################################


 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_req_to_send_pin = net_gnd, DIR = O
 PORT fpga_0_RS232_RX_pin = fpga_0_RS232_RX, DIR = I
 PORT fpga_0_RS232_TX_pin = fpga_0_RS232_TX, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_DQ_pin = fpga_0_Generic_External_Memory_Mem_DQ, DIR = IO, VEC = [0:15]
 PORT fpga_0_Generic_External_Memory_Mem_A_pin = fpga_0_Generic_External_Memory_Mem_A, DIR = O, VEC = [7:30]
 PORT fpga_0_Generic_External_Memory_Mem_BEN_pin = fpga_0_Generic_External_Memory_Mem_BEN, DIR = O, VEC = [0:1]
 PORT fpga_0_Generic_External_Memory_Mem_WEN_pin = fpga_0_Generic_External_Memory_Mem_WEN, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_OEN_pin = fpga_0_Generic_External_Memory_Mem_OEN, DIR = O, VEC = [0:0]
 PORT fpga_0_Generic_External_Memory_Mem_CEN_pin = fpga_0_Generic_External_Memory_Mem_CEN, DIR = O, VEC = [0:0]
 PORT fpga_0_Generic_External_Memory_flash_csn_dummy_pin = net_vcc, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_RPN_pin = fpga_0_Generic_External_Memory_Mem_RPN, DIR = O
 PORT sys_clk_pin_p = dcm_clk_s, DIR = I, SIGIS = DCMCLK
 PORT sys_clk_pin_n = sys_clk_n, DIR = I
 PORT sys_rst_pin = sys_rst_s, DIR = I
 PORT FADV = fadv, DIR = O
 PORT FRST = frst, DIR = O
 PORT FWP = fwp, DIR = O


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 2
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DOPB = mb_opb
 BUS_INTERFACE IOPB = mb_opb
 PORT CLK = sys_clk_s
 PORT DBG_CAPTURE = DBG_CAPTURE_s
 PORT DBG_CLK = DBG_CLK_s
 PORT DBG_REG_EN = DBG_REG_EN_s
 PORT DBG_TDI = DBG_TDI_s
 PORT DBG_TDO = DBG_TDO_s
 PORT DBG_UPDATE = DBG_UPDATE_s
END

BEGIN opb_v20
 PARAMETER INSTANCE = mb_opb
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT SYS_Rst = sys_rst_s
 PORT OPB_Clk = sys_clk_s
END

BEGIN opb_mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE SOPB = mb_opb
 PORT OPB_Clk = sys_clk_s
 PORT DBG_CAPTURE_0 = DBG_CAPTURE_s
 PORT DBG_CLK_0 = DBG_CLK_s
 PORT DBG_REG_EN_0 = DBG_REG_EN_s
 PORT DBG_TDI_0 = DBG_TDI_s
 PORT DBG_TDO_0 = DBG_TDO_s
 PORT DBG_UPDATE_0 = DBG_UPDATE_s
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT SYS_Rst = sys_rst_s
 PORT LMB_Clk = sys_clk_s
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT SYS_Rst = sys_rst_s
 PORT LMB_Clk = sys_clk_s
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN opb_emc
 PARAMETER INSTANCE = Generic_External_Memory
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_SYNCH_MEM_0 = 0
 PARAMETER C_OPB_CLK_PERIOD_PS = 13468
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_TCEDV_PS_MEM_0 = 85000
 PARAMETER C_TWC_PS_MEM_0 = 55000
 PARAMETER C_TAVDV_PS_MEM_0 = 85000
 PARAMETER C_TWP_PS_MEM_0 = 55000
 PARAMETER C_THZCE_PS_MEM_0 = 10000
 PARAMETER C_TLZWE_PS_MEM_0 = 35000
 PARAMETER C_MEM0_BASEADDR = 0x24000000
 PARAMETER C_MEM0_HIGHADDR = 0x25ffffff
 PARAMETER C_THZOE_PS_MEM_0 = 7000
 BUS_INTERFACE SOPB = mb_opb
 PORT OPB_Clk = sys_clk_s
 PORT Mem_DQ = fpga_0_Generic_External_Memory_Mem_DQ
 PORT Mem_A = fpga_0_Generic_External_Memory_Mem_A
 PORT Mem_BEN = fpga_0_Generic_External_Memory_Mem_BEN
 PORT Mem_WEN = fpga_0_Generic_External_Memory_Mem_WEN
 PORT Mem_OEN = fpga_0_Generic_External_Memory_Mem_OEN
 PORT Mem_CEN = fpga_0_Generic_External_Memory_Mem_CEN
 PORT Mem_RPN = fpga_0_Generic_External_Memory_Mem_RPN
END

BEGIN opb_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_CLK_FREQ = 74000000
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE SOPB = mb_opb
 PORT OPB_Clk = sys_clk_s
 PORT RX = fpga_0_RS232_RX
 PORT TX = fpga_0_RS232_TX
END

BEGIN opb_bram_if_cntlr
 PARAMETER INSTANCE = opb_bram_if_cntlr_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER c_opb_clk_period_ps = 13468
 PARAMETER c_baseaddr = 0x26000000
 PARAMETER c_highaddr = 0x26003fff
 BUS_INTERFACE SOPB = mb_opb
 BUS_INTERFACE PORTA = opb_bram_if_cntlr_1_port
 PORT OPB_Clk = sys_clk_s
END

BEGIN bram_block
 PARAMETER INSTANCE = opb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = opb_bram_if_cntlr_1_port
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKDV_BUF = TRUE
 PARAMETER C_CLKDV_DIVIDE = 2.000000
 PARAMETER C_CLKIN_PERIOD = 6.734007
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_DLL_FREQUENCY_MODE = LOW
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT CLKIN = dcm_clk_s
 PORT CLKDV = sys_clk_s
 PORT CLK0 = dcm_0_FB
 PORT CLKFB = dcm_0_FB
 PORT RST = net_gnd
 PORT LOCKED = dcm_0_lock
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 32
 PARAMETER C_SPLIT = 31
 PARAMETER C_LEFT_POS = 7
END

