{"Hyeonmin Lim": [0.999443843960762, ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", 8, "iccad", 2005]], "Jaewon Seo": [0.8390700072050095, ["Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2005.1560110", 6, "iccad", 2005]], "Minsik Cho": [0.5, ["TACO: temperature aware clock-tree optimization", ["Minsik Cho", "Suhail Ahmed", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2005.1560133", 6, "iccad", 2005]]}