--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml command.twx command.ncd -o command.twr command.pcf -ucf
command.ucf

Design file:              command.ncd
Physical constraint file: command.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Logical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_DIV/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Logical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_DIV/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Logical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_DIV/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_DIV/CLK0_BUF" derived from  NET 
"CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  
HIGH 10 nS  

 1338 paths analyzed, 605 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.010ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.079 - 0.099)
  Source Clock:         CLK0_OUT rising at 0.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.XQ      Tcko                  0.591   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<5>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR
    RAMB16_X1Y2.ADDRB6   net (fanout=13)       6.022   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<5>
    RAMB16_X1Y2.CLKB     Tback                 0.377   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (0.968ns logic, 6.022ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.621ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.102 - 0.123)
  Source Clock:         CLK0_OUT rising at 0.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR
    RAMB16_X1Y2.ADDRB9   net (fanout=13)       5.657   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<8>
    RAMB16_X1Y2.CLKB     Tback                 0.377   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.964ns logic, 5.657ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.102 - 0.119)
  Source Clock:         CLK0_OUT rising at 0.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X1Y2.ADDRB3   net (fanout=13)       5.501   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X1Y2.CLKB     Tback                 0.377   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (0.964ns logic, 5.501ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_DIV/CLK0_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X34Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         CLK0_OUT rising at 20.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[5].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y23.YQ      Tcko                  0.470   ila/U0/iTRIG_IN<5>
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    SLICE_X34Y26.BX      net (fanout=2)        0.573   ila/U0/iTRIG_IN<5>
    SLICE_X34Y26.CLK     Tdh         (-Th)     0.149   ila/U0/I_NO_D.U_ILA/iDATA<5>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.321ns logic, 0.573ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (SLICE_X33Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.056 - 0.054)
  Source Clock:         CLK0_OUT rising at 20.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y46.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    SLICE_X33Y46.BX      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
    SLICE_X33Y46.CLK     Tckdi       (-Th)    -0.093   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (SLICE_X35Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising at 20.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    SLICE_X35Y44.BX      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
    SLICE_X35Y44.CLK     Tckdi       (-Th)    -0.093   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_DIV/CLK0_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: CLK_DIV/DCM_SP_INST/CLK0
  Logical resource: CLK_DIV/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_DIV/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: CLK0_OUT
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: CLK0_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_DIV/CLKDV_BUF" derived from  
NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;  multiplied by 10.00 to 200 
nS and duty cycle corrected to HIGH 100 nS  

 6880 paths analyzed, 482 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.264ns.
--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_15 (SLICE_X53Y17.CIN), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     87.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.632ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.F2      net (fanout=17)       6.913   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyf                1.162   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y17.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y17.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<15>
                                                       TXN/PHYSICAL/counter_15
    -------------------------------------------------  ---------------------------
    Total                                     12.632ns (4.390ns logic, 8.242ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.514ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y15.F2      net (fanout=17)       6.913   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y15.COUT    Topcyf                1.162   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_lut<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y17.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y17.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<15>
                                                       TXN/PHYSICAL/counter_15
    -------------------------------------------------  ---------------------------
    Total                                     12.514ns (4.272ns logic, 8.242ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.447ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.G2      net (fanout=17)       6.889   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyg                1.001   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<9>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y17.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y17.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<15>
                                                       TXN/PHYSICAL/counter_15
    -------------------------------------------------  ---------------------------
    Total                                     12.447ns (4.229ns logic, 8.218ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_13 (SLICE_X53Y16.CIN), 428 paths
--------------------------------------------------------------------------------
Slack (setup path):     87.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.514ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.F2      net (fanout=17)       6.913   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyf                1.162   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_xor<13>
                                                       TXN/PHYSICAL/counter_13
    -------------------------------------------------  ---------------------------
    Total                                     12.514ns (4.272ns logic, 8.242ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.396ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y15.F2      net (fanout=17)       6.913   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y15.COUT    Topcyf                1.162   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_lut<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_xor<13>
                                                       TXN/PHYSICAL/counter_13
    -------------------------------------------------  ---------------------------
    Total                                     12.396ns (4.154ns logic, 8.242ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.329ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.G2      net (fanout=17)       6.889   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyg                1.001   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<9>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y16.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_xor<13>
                                                       TXN/PHYSICAL/counter_13
    -------------------------------------------------  ---------------------------
    Total                                     12.329ns (4.111ns logic, 8.218ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_11 (SLICE_X53Y15.CIN), 362 paths
--------------------------------------------------------------------------------
Slack (setup path):     87.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.396ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.F2      net (fanout=17)       6.913   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyf                1.162   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_xor<11>
                                                       TXN/PHYSICAL/counter_11
    -------------------------------------------------  ---------------------------
    Total                                     12.396ns (4.154ns logic, 8.242ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_5 (FF)
  Destination:          TXN/PHYSICAL/counter_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.211ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_5 to TXN/PHYSICAL/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y29.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<5>
                                                       TXN/PHYSICAL/current_state_5
    SLICE_X67Y31.F3      net (fanout=8)        1.329   TXN/PHYSICAL/current_state<5>
    SLICE_X67Y31.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.G2      net (fanout=17)       6.889   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyg                1.001   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<9>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_xor<11>
                                                       TXN/PHYSICAL/counter_11
    -------------------------------------------------  ---------------------------
    Total                                     12.211ns (3.993ns logic, 8.218ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_1 (FF)
  Destination:          TXN/PHYSICAL/counter_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      12.123ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_1 to TXN/PHYSICAL/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<1>
                                                       TXN/PHYSICAL/current_state_1
    SLICE_X67Y30.F1      net (fanout=8)        0.938   TXN/PHYSICAL/current_state<1>
    SLICE_X67Y30.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X67Y31.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.F2      net (fanout=17)       6.913   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y14.COUT    Topcyf                1.162   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_lut<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y15.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_xor<11>
                                                       TXN/PHYSICAL/counter_11
    -------------------------------------------------  ---------------------------
    Total                                     12.123ns (4.272ns logic, 7.851ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_DIV/CLKDV_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS 

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_12 (SLICE_X53Y16.F2), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_15 (FF)
  Destination:          TXN/PHYSICAL/counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 2)
  Clock Path Skew:      5.080ns (5.252 - 0.172)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_15 to TXN/PHYSICAL/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<15>
                                                       TXN/PHYSICAL/next_state_15
    SLICE_X67Y33.G1      net (fanout=2)        0.476   TXN/PHYSICAL/next_state<15>
    SLICE_X67Y33.COUT    Topcyg                0.801   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.F2      net (fanout=17)       2.921   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.CLK     Tckf        (-Th)    -0.801   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_lut<12>
                                                       TXN/PHYSICAL/Mcount_counter_xor<12>
                                                       TXN/PHYSICAL/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (2.076ns logic, 3.397ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_7 (FF)
  Destination:          TXN/PHYSICAL/counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 4)
  Clock Path Skew:      5.087ns (5.252 - 0.165)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_7 to TXN/PHYSICAL/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y29.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<7>
                                                       TXN/PHYSICAL/next_state_7
    SLICE_X67Y31.G3      net (fanout=2)        0.372   TXN/PHYSICAL/next_state<7>
    SLICE_X67Y31.COUT    Topcyg                0.801   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.094   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.094   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.F2      net (fanout=17)       2.921   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.CLK     Tckf        (-Th)    -0.801   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_lut<12>
                                                       TXN/PHYSICAL/Mcount_counter_xor<12>
                                                       TXN/PHYSICAL/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (2.264ns logic, 3.293ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_13 (FF)
  Destination:          TXN/PHYSICAL/counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 2)
  Clock Path Skew:      5.082ns (5.252 - 0.170)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_13 to TXN/PHYSICAL/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y31.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<13>
                                                       TXN/PHYSICAL/next_state_13
    SLICE_X67Y33.F1      net (fanout=2)        0.451   TXN/PHYSICAL/next_state<13>
    SLICE_X67Y33.COUT    Topcyf                0.930   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.F2      net (fanout=17)       2.921   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.CLK     Tckf        (-Th)    -0.801   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_lut<12>
                                                       TXN/PHYSICAL/Mcount_counter_xor<12>
                                                       TXN/PHYSICAL/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (2.205ns logic, 3.372ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_14 (SLICE_X53Y17.F2), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_15 (FF)
  Destination:          TXN/PHYSICAL/counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 2)
  Clock Path Skew:      5.080ns (5.252 - 0.172)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_15 to TXN/PHYSICAL/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<15>
                                                       TXN/PHYSICAL/next_state_15
    SLICE_X67Y33.G1      net (fanout=2)        0.476   TXN/PHYSICAL/next_state<15>
    SLICE_X67Y33.COUT    Topcyg                0.801   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y17.F2      net (fanout=17)       2.921   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y17.CLK     Tckf        (-Th)    -0.801   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_lut<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<14>
                                                       TXN/PHYSICAL/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (2.076ns logic, 3.397ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_7 (FF)
  Destination:          TXN/PHYSICAL/counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 4)
  Clock Path Skew:      5.087ns (5.252 - 0.165)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_7 to TXN/PHYSICAL/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y29.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<7>
                                                       TXN/PHYSICAL/next_state_7
    SLICE_X67Y31.G3      net (fanout=2)        0.372   TXN/PHYSICAL/next_state<7>
    SLICE_X67Y31.COUT    Topcyg                0.801   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.094   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.094   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y17.F2      net (fanout=17)       2.921   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y17.CLK     Tckf        (-Th)    -0.801   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_lut<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<14>
                                                       TXN/PHYSICAL/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (2.264ns logic, 3.293ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_13 (FF)
  Destination:          TXN/PHYSICAL/counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 2)
  Clock Path Skew:      5.082ns (5.252 - 0.170)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_13 to TXN/PHYSICAL/counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y31.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<13>
                                                       TXN/PHYSICAL/next_state_13
    SLICE_X67Y33.F1      net (fanout=2)        0.451   TXN/PHYSICAL/next_state<13>
    SLICE_X67Y33.COUT    Topcyf                0.930   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y17.F2      net (fanout=17)       2.921   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y17.CLK     Tckf        (-Th)    -0.801   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_lut<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<14>
                                                       TXN/PHYSICAL/counter_14
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (2.205ns logic, 3.372ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_13 (SLICE_X53Y16.G2), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_15 (FF)
  Destination:          TXN/PHYSICAL/counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      5.080ns (5.252 - 0.172)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_15 to TXN/PHYSICAL/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<15>
                                                       TXN/PHYSICAL/next_state_15
    SLICE_X67Y33.G1      net (fanout=2)        0.476   TXN/PHYSICAL/next_state<15>
    SLICE_X67Y33.COUT    Topcyg                0.801   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.G2      net (fanout=17)       2.902   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.CLK     Tckg        (-Th)    -0.938   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_lut<13>
                                                       TXN/PHYSICAL/Mcount_counter_xor<13>
                                                       TXN/PHYSICAL/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (2.213ns logic, 3.378ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_7 (FF)
  Destination:          TXN/PHYSICAL/counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 4)
  Clock Path Skew:      5.087ns (5.252 - 0.165)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_7 to TXN/PHYSICAL/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y29.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<7>
                                                       TXN/PHYSICAL/next_state_7
    SLICE_X67Y31.G3      net (fanout=2)        0.372   TXN/PHYSICAL/next_state<7>
    SLICE_X67Y31.COUT    Topcyg                0.801   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X67Y32.COUT    Tbyp                  0.094   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X67Y33.COUT    Tbyp                  0.094   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.G2      net (fanout=17)       2.902   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.CLK     Tckg        (-Th)    -0.938   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_lut<13>
                                                       TXN/PHYSICAL/Mcount_counter_xor<13>
                                                       TXN/PHYSICAL/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (2.401ns logic, 3.274ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TXN/PHYSICAL/next_state_13 (FF)
  Destination:          TXN/PHYSICAL/counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.695ns (Levels of Logic = 2)
  Clock Path Skew:      5.082ns (5.252 - 0.170)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TXN/PHYSICAL/next_state_13 to TXN/PHYSICAL/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y31.XQ      Tcko                  0.474   TXN/PHYSICAL/next_state<13>
                                                       TXN/PHYSICAL/next_state_13
    SLICE_X67Y33.F1      net (fanout=2)        0.451   TXN/PHYSICAL/next_state<13>
    SLICE_X67Y33.COUT    Topcyf                0.930   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.G2      net (fanout=17)       2.902   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X53Y16.CLK     Tckg        (-Th)    -0.938   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_lut<13>
                                                       TXN/PHYSICAL/Mcount_counter_xor<13>
                                                       TXN/PHYSICAL/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      5.695ns (2.342ns logic, 3.353ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_DIV/CLKDV_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS 

--------------------------------------------------------------------------------
Slack: 193.751ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKDV
  Logical resource: CLK_DIV/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: CLK_DIV/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 198.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 200.000ns
  Low pulse: 100.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: TXN/PHYSICAL/count_up_to_value<6>/CLK
  Logical resource: TXN/PHYSICAL/count_up_to_value_6/CK
  Location pin: SLICE_X66Y14.CLK
  Clock network: CLKDV_OUT
--------------------------------------------------------------------------------
Slack: 198.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 200.000ns
  High pulse: 100.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: TXN/PHYSICAL/count_up_to_value<6>/CLK
  Logical resource: TXN/PHYSICAL/count_up_to_value_6/CK
  Location pin: SLICE_X66Y14.CLK
  Clock network: CLKDV_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.333ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.333ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.YQ      Tcklo                 0.742   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X33Y69.F4      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X33Y69.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X28Y71.G2      net (fanout=2)        0.704   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y71.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X27Y71.G2      net (fanout=1)        0.399   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X27Y71.X       Tif5x                 1.025   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.406   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (4.460ns logic, 1.873ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y68.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.869ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.YQ      Tcklo                 0.742   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X33Y69.F4      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X33Y69.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X33Y68.BY      net (fanout=2)        0.698   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X33Y68.CLK     Tdick                 0.361   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.807ns logic, 1.062ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X33Y69.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.943ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.YQ      Tcklo                 0.742   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X33Y69.F4      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X33Y69.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.579ns logic, 0.364ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X33Y69.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.401ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.YQ      Tcklo                 0.594   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X33Y69.F4      net (fanout=1)        0.291   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X33Y69.CLK     Tckf        (-Th)    -0.516   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (1.110ns logic, 0.291ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y68.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.142ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.YQ      Tcklo                 0.594   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X33Y69.F4      net (fanout=1)        0.291   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X33Y69.X       Tilo                  0.563   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X33Y68.BY      net (fanout=2)        0.559   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X33Y68.CLK     Tckdi       (-Th)    -0.135   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (1.292ns logic, 0.850ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.912ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.912ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y68.YQ      Tcklo                 0.594   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X33Y69.F4      net (fanout=1)        0.291   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X33Y69.X       Tilo                  0.563   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X28Y71.G2      net (fanout=2)        0.563   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X28Y71.X       Tif5x                 0.922   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X27Y71.G2      net (fanout=1)        0.319   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X27Y71.X       Tif5x                 0.820   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.324   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X27Y74.CLK     Tckf        (-Th)    -0.516   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.912ns (3.415ns logic, 1.497ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y68.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.734ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.734ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.YQ      Tcko                  0.652   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X45Y71.F1      net (fanout=17)       2.239   icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X45Y71.X       Tilo                  0.704   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X39Y67.G1      net (fanout=1)        0.801   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X39Y67.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y68.CLK     net (fanout=5)        0.634   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (2.060ns logic, 3.674ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.183ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.183ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X45Y71.F2      net (fanout=17)       1.749   icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X45Y71.X       Tilo                  0.704   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X39Y67.G1      net (fanout=1)        0.801   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X39Y67.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y68.CLK     net (fanout=5)        0.634   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (1.999ns logic, 3.184ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.809ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.809ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.XQ      Tcko                  0.592   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X45Y71.F4      net (fanout=17)       1.374   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X45Y71.X       Tilo                  0.704   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X39Y67.G1      net (fanout=1)        0.801   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X39Y67.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y68.CLK     net (fanout=5)        0.634   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (2.000ns logic, 2.809ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.272ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X52Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y76.G4      net (fanout=7)        1.204   icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y76.Y       Tilo                  0.759   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y74.CE      net (fanout=5)        1.167   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y74.CLK     Tceck                 0.555   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.901ns logic, 2.371ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X52Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y76.G4      net (fanout=7)        1.204   icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y76.Y       Tilo                  0.759   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y74.CE      net (fanout=5)        1.167   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y74.CLK     Tceck                 0.555   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.901ns logic, 2.371ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X53Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y76.G4      net (fanout=7)        1.204   icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y76.Y       Tilo                  0.759   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y77.CE      net (fanout=5)        0.634   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y77.CLK     Tceck                 0.555   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.901ns logic, 1.838ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X65Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y76.SR      net (fanout=7)        0.618   icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y76.CLK     Tcksr       (-Th)    -0.491   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.961ns logic, 0.618ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X65Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y76.SR      net (fanout=7)        0.618   icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y76.CLK     Tcksr       (-Th)    -0.491   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.961ns logic, 0.618ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X64Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y76.SR      net (fanout=7)        0.618   icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y76.CLK     Tcksr       (-Th)    -0.491   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.961ns logic, 0.618ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.738ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X65Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y83.BY      net (fanout=7)        0.790   icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y83.CLK     Tdick                 0.361   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.948ns logic, 0.790ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X65Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y83.BY      net (fanout=7)        0.632   icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y83.CLK     Tckdi       (-Th)    -0.135   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.605ns logic, 0.632ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 153 paths analyzed, 74 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (SLICE_X29Y48.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.476ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Data Path Delay:      6.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y48.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X28Y48.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X28Y48.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y48.SR      net (fanout=7)        1.121   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y48.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (5.355ns logic, 1.121ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.476ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Data Path Delay:      6.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y48.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X28Y48.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X28Y48.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y48.SR      net (fanout=7)        1.121   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y48.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (5.355ns logic, 1.121ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.476ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Data Path Delay:      6.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y49.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X28Y48.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X28Y48.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y48.SR      net (fanout=7)        1.121   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y48.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (5.355ns logic, 1.121ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X24Y54.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.238ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      6.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y50.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y50.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X24Y54.SR      net (fanout=3)        0.883   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y54.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (5.355ns logic, 0.883ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.238ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      6.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y50.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y50.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X24Y54.SR      net (fanout=3)        0.883   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y54.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (5.355ns logic, 0.883ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.238ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      6.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y51.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X26Y50.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X26Y50.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X24Y54.SR      net (fanout=3)        0.883   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X24Y54.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (5.355ns logic, 0.883ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X28Y46.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y50.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y50.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X28Y46.SR      net (fanout=3)        0.858   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X28Y46.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (5.355ns logic, 0.858ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X26Y50.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X26Y50.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X28Y46.SR      net (fanout=3)        0.858   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X28Y46.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (5.355ns logic, 0.858ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y51.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X26Y50.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X26Y50.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X28Y46.SR      net (fanout=3)        0.858   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X28Y46.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (5.355ns logic, 0.858ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X31Y44.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.319ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      1.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.XQ      Tcko                  0.473   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X31Y44.F4      net (fanout=2)        0.330   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X31Y44.CLK     Tckf        (-Th)    -0.516   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<5>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.989ns logic, 0.330ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (SLICE_X29Y41.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.325ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (FF)
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y40.YQ      Tcko                  0.470   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X29Y41.G4      net (fanout=2)        0.339   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X29Y41.CLK     Tckg        (-Th)    -0.516   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR_MUX
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.986ns logic, 0.339ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X28Y42.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.380ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y43.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X28Y42.F4      net (fanout=2)        0.346   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X28Y42.CLK     Tckf        (-Th)    -0.560   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (1.034ns logic, 0.346ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 229 paths analyzed, 210 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F1), 20 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.795ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.795ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<11>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ
    SLICE_X26Y61.F3      net (fanout=1)        0.617   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
    SLICE_X26Y61.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X27Y63.F2      net (fanout=1)        0.682   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X27Y63.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X27Y71.F1      net (fanout=1)        0.785   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X27Y71.X       Tif5x                 1.025   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.406   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (4.305ns logic, 2.490ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.703ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.703ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X26Y61.G1      net (fanout=1)        0.460   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X26Y61.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X27Y63.F2      net (fanout=1)        0.682   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X27Y63.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X27Y71.F1      net (fanout=1)        0.785   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X27Y71.X       Tif5x                 1.025   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.406   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.703ns (4.370ns logic, 2.333ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.607ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.607ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.XQ      Tcko                  0.592   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X26Y61.G4      net (fanout=1)        0.424   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X26Y61.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X27Y63.F2      net (fanout=1)        0.682   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X27Y63.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X27Y71.F1      net (fanout=1)        0.785   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X27Y71.X       Tif5x                 1.025   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X27Y74.F1      net (fanout=1)        0.406   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (4.310ns logic, 2.297ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4 (SLICE_X22Y48.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.008ns (data path)
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4 (FF)
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Source Clock:         CLK0_OUT rising at 0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X22Y48.F3      net (fanout=37)       2.356   ila/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.652ns logic, 2.356ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4 (SLICE_X22Y48.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.008ns (data path)
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4 (FF)
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Source Clock:         CLK0_OUT rising at 0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X22Y48.G3      net (fanout=37)       2.356   ila/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.652ns logic, 2.356ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 3410 paths analyzed, 481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.405ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F3), 691 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.405ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.YQ      Tcko                  0.587   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y76.G2      net (fanout=5)        0.721   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y76.Y       Tilo                  0.759   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y53.G4      net (fanout=29)       2.928   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y53.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y71.G4      net (fanout=47)       1.466   CONTROL<9>
    SLICE_X47Y71.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y76.F2      net (fanout=3)        1.358   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y76.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X26Y74.G2      net (fanout=1)        0.398   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X26Y74.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X27Y74.G1      net (fanout=1)        0.195   ila/N40
    SLICE_X27Y74.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X27Y74.F3      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     14.405ns (7.316ns logic, 7.089ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.399ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.587   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y76.G1      net (fanout=5)        0.715   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X52Y76.Y       Tilo                  0.759   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y53.G4      net (fanout=29)       2.928   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y53.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y71.G4      net (fanout=47)       1.466   CONTROL<9>
    SLICE_X47Y71.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y76.F2      net (fanout=3)        1.358   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y76.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X26Y74.G2      net (fanout=1)        0.398   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X26Y74.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X27Y74.G1      net (fanout=1)        0.195   ila/N40
    SLICE_X27Y74.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X27Y74.F3      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     14.399ns (7.316ns logic, 7.083ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.367ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.XQ      Tcko                  0.591   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y76.G4      net (fanout=5)        0.679   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X52Y76.Y       Tilo                  0.759   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y53.G4      net (fanout=29)       2.928   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y53.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y71.G4      net (fanout=47)       1.466   CONTROL<9>
    SLICE_X47Y71.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y76.F2      net (fanout=3)        1.358   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y76.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X26Y74.G2      net (fanout=1)        0.398   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X26Y74.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X27Y74.G1      net (fanout=1)        0.195   ila/N40
    SLICE_X27Y74.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X27Y74.F3      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     14.367ns (7.320ns logic, 7.047ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y74.F4), 322 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.556ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.YQ      Tcko                  0.587   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y76.G2      net (fanout=5)        0.721   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y76.Y       Tilo                  0.759   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y53.G4      net (fanout=29)       2.928   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y53.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y71.G4      net (fanout=47)       1.466   CONTROL<9>
    SLICE_X47Y71.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y74.F1      net (fanout=3)        1.958   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y74.X       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X27Y74.F4      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.556ns (5.460ns logic, 7.096ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.550ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.YQ      Tcko                  0.587   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X52Y76.G1      net (fanout=5)        0.715   icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X52Y76.Y       Tilo                  0.759   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y53.G4      net (fanout=29)       2.928   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y53.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y71.G4      net (fanout=47)       1.466   CONTROL<9>
    SLICE_X47Y71.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y74.F1      net (fanout=3)        1.958   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y74.X       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X27Y74.F4      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.550ns (5.460ns logic, 7.090ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.518ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.XQ      Tcko                  0.591   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y76.G4      net (fanout=5)        0.679   icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X52Y76.Y       Tilo                  0.759   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y53.G4      net (fanout=29)       2.928   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y53.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X47Y71.G4      net (fanout=47)       1.466   CONTROL<9>
    SLICE_X47Y71.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y72.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y73.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y74.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y75.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y74.F1      net (fanout=3)        1.958   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X26Y74.X       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X27Y74.F4      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X27Y74.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.518ns (5.464ns logic, 7.054ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X52Y77.G3), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.255ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA0     Tbcko                 2.812   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[6].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    SLICE_X31Y46.F3      net (fanout=1)        2.027   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<6>
    SLICE_X31Y46.F5      Tif5                  0.875   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5
    SLICE_X31Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5
    SLICE_X31Y46.Y       Tif6y                 0.521   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
    SLICE_X43Y53.F1      net (fanout=1)        1.345   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
    SLICE_X43Y53.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<3>37
    SLICE_X43Y70.F2      net (fanout=1)        0.972   ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X43Y70.X       Tilo                  0.704   CONTROL<3>
                                                       ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X52Y77.G3      net (fanout=1)        1.010   CONTROL<3>
    SLICE_X52Y77.CLK     Tgck                  1.285   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.255ns (6.901ns logic, 5.354ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.073ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Tbcko                 2.812   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    SLICE_X31Y46.G1      net (fanout=1)        1.845   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<5>
    SLICE_X31Y46.F5      Tif5                  0.875   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_8
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5
    SLICE_X31Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_6_f5
    SLICE_X31Y46.Y       Tif6y                 0.521   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
    SLICE_X43Y53.F1      net (fanout=1)        1.345   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
    SLICE_X43Y53.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<3>37
    SLICE_X43Y70.F2      net (fanout=1)        0.972   ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X43Y70.X       Tilo                  0.704   CONTROL<3>
                                                       ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X52Y77.G3      net (fanout=1)        1.010   CONTROL<3>
    SLICE_X52Y77.CLK     Tgck                  1.285   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.073ns (6.901ns logic, 5.172ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.041ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA0     Tbcko                 2.812   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    SLICE_X31Y47.F3      net (fanout=1)        1.813   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<3>
    SLICE_X31Y47.F5      Tif5                  0.875   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7_f5
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_81
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7_f5
    SLICE_X31Y46.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_7_f5
    SLICE_X31Y46.Y       Tif6y                 0.521   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
    SLICE_X43Y53.F1      net (fanout=1)        1.345   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f6
    SLICE_X43Y53.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<3>37
    SLICE_X43Y70.F2      net (fanout=1)        0.972   ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X43Y70.X       Tilo                  0.704   CONTROL<3>
                                                       ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X52Y77.G3      net (fanout=1)        1.010   CONTROL<3>
    SLICE_X52Y77.CLK     Tgck                  1.285   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.041ns (6.901ns logic, 5.140ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X26Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X26Y47.BY      net (fanout=1)        0.379   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X26Y47.CLK     Tdh         (-Th)     0.127   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.347ns logic, 0.379ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X35Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.YQ      Tcko                  0.470   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X35Y45.BX      net (fanout=2)        0.405   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X35Y45.CLK     Tckdi       (-Th)    -0.093   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X33Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y43.YQ      Tcko                  0.470   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X33Y43.BX      net (fanout=2)        0.405   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X33Y43.CLK     Tckdi       (-Th)    -0.093   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X41Y71.SR
  Clock network: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X41Y71.SR
  Clock network: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR
  Logical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR
  Location pin: SLICE_X39Y67.SR
  Clock network: ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_DIV/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_DIV/CLKIN_IBUFG            |     20.000ns|      7.500ns|      7.010ns|            0|            0|            0|         8218|
| CLK_DIV/CLK0_BUF              |     20.000ns|      7.010ns|          N/A|            0|            0|         1338|            0|
| CLK_DIV/CLKDV_BUF             |    200.000ns|     25.264ns|          N/A|            0|            0|         6880|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   12.859|   12.632|    3.513|    3.014|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12043 paths, 0 nets, and 2921 connections

Design statistics:
   Minimum period:  25.264ns{1}   (Maximum frequency:  39.582MHz)
   Maximum path delay from/to any node:   4.272ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 01 16:11:06 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



