Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May 21 09:06:34 2025
| Host         : CSE-P07-2168-50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_control_unit_timing_summary_routed.rpt -pb top_control_unit_timing_summary_routed.pb -rpx top_control_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_control_unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  217         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (464)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (217)
--------------------------
 There are 194 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divide/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pb_center/divide/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pb_left/divide/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pb_right/divide/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (464)
--------------------------------------------------
 There are 464 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  476          inf        0.000                      0                  476           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           476 Endpoints
Min Delay           476 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.288ns  (logic 7.254ns (34.075%)  route 14.034ns (65.925%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.206    15.554    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.154    15.708 r  spm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.857    17.565    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    21.288 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.288    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.281ns  (logic 7.235ns (33.999%)  route 14.046ns (66.001%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.206    15.554    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152    15.706 r  spm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.869    17.575    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    21.281 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.281    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.256ns  (logic 7.273ns (34.214%)  route 13.983ns (65.786%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.205    15.553    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152    15.705 r  spm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    17.512    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    21.256 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.256    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.887ns  (logic 7.036ns (33.686%)  route 13.851ns (66.314%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.206    15.554    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124    15.678 r  spm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    17.352    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    20.887 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.887    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.861ns  (logic 7.012ns (33.612%)  route 13.849ns (66.388%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.206    15.554    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    15.678 r  spm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672    17.350    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    20.861 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.861    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.770ns  (logic 7.032ns (33.858%)  route 13.738ns (66.142%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.704    15.052    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    15.176 r  spm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    17.239    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.770 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.770    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/P_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.731ns  (logic 7.030ns (33.911%)  route 13.701ns (66.089%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE                         0.000     0.000 r  spm/P_reg[0]/C
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  spm/P_reg[0]/Q
                         net (fo=4, routed)           0.835     1.291    spm/P_reg_n_0_[0]
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.415 r  spm/seg_OBUF[6]_inst_i_97/O
                         net (fo=1, routed)           0.379     1.794    spm/seg_OBUF[6]_inst_i_97_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.389 r  spm/seg_OBUF[6]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     2.389    spm/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.506 r  spm/seg_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000     2.506    spm/seg_OBUF[6]_inst_i_135_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.829 r  spm/seg_OBUF[6]_inst_i_147/O[1]
                         net (fo=1, routed)           0.800     3.629    spm/productabs0[10]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.332     3.961 r  spm/seg_OBUF[6]_inst_i_125/O
                         net (fo=16, routed)          1.399     5.360    spm/bcd3_out[10]
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.326     5.686 r  spm/seg_OBUF[6]_inst_i_141/O
                         net (fo=7, routed)           1.147     6.833    spm/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.957 r  spm/seg_OBUF[6]_inst_i_131/O
                         net (fo=3, routed)           0.914     7.870    spm/seg_OBUF[6]_inst_i_131_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  spm/seg_OBUF[6]_inst_i_78/O
                         net (fo=6, routed)           1.306     9.300    spm/seg_OBUF[6]_inst_i_78_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     9.424 r  spm/seg_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           0.992    10.416    spm/seg_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.540 r  spm/seg_OBUF[6]_inst_i_44/O
                         net (fo=8, routed)           1.122    11.662    spm/seg_OBUF[6]_inst_i_44_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I0_O)        0.152    11.814 r  spm/seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.284    13.098    spm/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X63Y32         LUT6 (Prop_lut6_I1_O)        0.332    13.430 r  spm/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.794    14.224    display_unit/active_digits[0]
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.348 r  display_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.205    15.553    spm/seg[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124    15.677 r  spm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525    17.202    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    20.731 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.731    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spm/x_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 1.454ns (14.137%)  route 8.830ns (85.863%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=214, routed)         8.830    10.283    spm/reset_IBUF
    SLICE_X64Y39         FDCE                                         f  spm/x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spm/x_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 1.454ns (14.137%)  route 8.830ns (85.863%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=214, routed)         8.830    10.283    spm/reset_IBUF
    SLICE_X64Y39         FDCE                                         f  spm/x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            spm/x_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 1.454ns (14.137%)  route 8.830ns (85.863%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=214, routed)         8.830    10.283    spm/reset_IBUF
    SLICE_X64Y39         FDCE                                         f  spm/x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pb_center/sync/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_center/sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  pb_center/sync/meta_reg/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_center/sync/meta_reg/Q
                         net (fo=1, routed)           0.056     0.197    pb_center/sync/meta_reg_n_0
    SLICE_X1Y13          FDRE                                         r  pb_center/sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/sync/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_left/sync/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE                         0.000     0.000 r  pb_left/sync/meta_reg/C
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_left/sync/meta_reg/Q
                         net (fo=1, routed)           0.065     0.206    pb_left/sync/meta
    SLICE_X28Y18         FDRE                                         r  pb_left/sync/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_center/deb/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_center/sync/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  pb_center/deb/q3_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_center/deb/q3_reg/Q
                         net (fo=1, routed)           0.054     0.195    pb_center/deb/q3
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.240 r  pb_center/deb/meta_i_1__1/O
                         net (fo=1, routed)           0.000     0.240    pb_center/sync/out
    SLICE_X1Y13          FDRE                                         r  pb_center/sync/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/deb/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_left/sync/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE                         0.000     0.000 r  pb_left/deb/q3_reg/C
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_left/deb/q3_reg/Q
                         net (fo=1, routed)           0.058     0.199    pb_left/deb/q3
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.244 r  pb_left/deb/meta_i_1/O
                         net (fo=1, routed)           0.000     0.244    pb_left/sync/out
    SLICE_X28Y18         FDRE                                         r  pb_left/sync/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_center/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_center/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  pb_center/deb/q1_reg/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pb_center/deb/q1_reg/Q
                         net (fo=2, routed)           0.131     0.259    pb_center/deb/q1
    SLICE_X0Y13          FDCE                                         r  pb_center/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_right/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_right/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE                         0.000     0.000 r  pb_right/deb/q1_reg/C
    SLICE_X33Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pb_right/deb/q1_reg/Q
                         net (fo=2, routed)           0.124     0.265    pb_right/deb/q1
    SLICE_X33Y18         FDCE                                         r  pb_right/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_right/sync/sig1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_right/rizz/x_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  pb_right/sync/sig1_reg/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_right/sync/sig1_reg/Q
                         net (fo=2, routed)           0.130     0.271    pb_right/rizz/out2
    SLICE_X36Y18         FDCE                                         r  pb_right/rizz/x_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spm/y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spm/y_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  spm/y_reg_reg[4]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  spm/y_reg_reg[4]/Q
                         net (fo=1, routed)           0.086     0.227    spm/y_reg_reg_n_0_[4]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.272 r  spm/y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.272    spm/p_1_in[3]
    SLICE_X1Y10          FDCE                                         r  spm/y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_right/rizz/x_prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_right/rizz/z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE                         0.000     0.000 r  pb_right/rizz/x_prev_reg/C
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  pb_right/rizz/x_prev_reg/Q
                         net (fo=1, routed)           0.062     0.190    pb_right/sync/x_prev
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  pb_right/sync/z_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    pb_right/rizz/z_reg_2
    SLICE_X36Y18         FDCE                                         r  pb_right/rizz/z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_left/deb/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb_left/deb/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.128ns (40.105%)  route 0.191ns (59.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDCE                         0.000     0.000 r  pb_left/deb/q1_reg/C
    SLICE_X29Y18         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pb_left/deb/q1_reg/Q
                         net (fo=2, routed)           0.191     0.319    pb_left/deb/q1
    SLICE_X29Y18         FDCE                                         r  pb_left/deb/q2_reg/D
  -------------------------------------------------------------------    -------------------





