

================================================================
== Vitis HLS Report for 'mapchip_png'
================================================================
* Date:           Tue Jul 27 21:17:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_png
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       43|   317940|  0.430 us|  3.179 ms|   44|  317941|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                |            Module            |   min   |   max   |    min   |    max    | min | max |   Type   |
        +-----------------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |grp_dataflow_in_loop_height_loop_fu_198  |dataflow_in_loop_height_loop  |       41|     1319|  0.410 us|  13.190 us|   22|  661|  dataflow|
        +-----------------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- height_loop  |       42|   317939|  43 ~ 1321|          -|          -|  1 ~ 480|        no|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24"   --->   Operation 4 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_4, i32 0, i32 0, void @empty_22, i32 0, i32 307200, void @empty_2, void @empty_13, void @empty_22, i32 16, i32 16, i32 32, i32 16, void @empty_22, void @empty_22"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_22, i32 0, i32 307200, void @empty_21, void @empty_13, void @empty_22, i32 16, i32 16, i32 32, i32 32, void @empty_22, void @empty_22"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_18, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_17"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_17"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_15, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_17"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_5, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_maxwidth"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_11, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_maxheight"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_draw_xsize"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_0, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapchip_draw_ysize"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_ysize, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_ysize, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xstart_pos"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ystart_pos"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %frame_size"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_1, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alpha"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_14, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %id"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_23, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @empty_16, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%id_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %id" [mapchip_png.cpp:48]   --->   Operation 43 'read' 'id_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %alpha" [mapchip_png.cpp:48]   --->   Operation 44 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %frame_size" [mapchip_png.cpp:48]   --->   Operation 45 'read' 'frame_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ystart_pos" [mapchip_png.cpp:48]   --->   Operation 46 'read' 'ystart_pos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xstart_pos" [mapchip_png.cpp:48]   --->   Operation 47 'read' 'xstart_pos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%mapchip_draw_ysize_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_draw_ysize" [mapchip_png.cpp:48]   --->   Operation 48 'read' 'mapchip_draw_ysize_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_draw_xsize" [mapchip_png.cpp:48]   --->   Operation 49 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%mapchip_maxheight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_maxheight" [mapchip_png.cpp:48]   --->   Operation 50 'read' 'mapchip_maxheight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%mapchip_maxwidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %mapchip_maxwidth" [mapchip_png.cpp:48]   --->   Operation 51 'read' 'mapchip_maxwidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dstout" [mapchip_png.cpp:48]   --->   Operation 52 'read' 'dstout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dstin" [mapchip_png.cpp:48]   --->   Operation 53 'read' 'dstin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %srcin" [mapchip_png.cpp:48]   --->   Operation 54 'read' 'srcin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [mapchip_png.cpp:63]   --->   Operation 55 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%y = phi i32 %add_ln63, void %.split, i32 0, void" [mapchip_png.cpp:63]   --->   Operation 56 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln63 = add i32 %y, i32 1" [mapchip_png.cpp:63]   --->   Operation 57 'add' 'add_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %y, i32 %mapchip_draw_ysize_read"   --->   Operation 58 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln63 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %y, i32 %mapchip_draw_ysize" [mapchip_png.cpp:63]   --->   Operation 59 'specdataflowpipeline' 'specdataflowpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln878, void %.split, void" [mapchip_png.cpp:63]   --->   Operation 60 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln48 = call void @dataflow_in_loop_height_loop, i32 %mapchip_draw_xsize_read, i32 %id_read, i32 %mapchip_maxheight_read, i32 %ystart_pos_read, i32 %mapchip_maxwidth_read, i32 %xstart_pos_read, i32 %y, i64 %srcin_read, i32 %src, i32 %frame_size_read, i64 %dstin_read, i32 %dst, i8 %alpha_read, i64 %dstout_read" [mapchip_png.cpp:48]   --->   Operation 61 'call' 'call_ln48' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [mapchip_png.cpp:80]   --->   Operation 62 'ret' 'ret_ln80' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 240" [mapchip_png.cpp:65]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [mapchip_png.cpp:65]   --->   Operation 64 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln48 = call void @dataflow_in_loop_height_loop, i32 %mapchip_draw_xsize_read, i32 %id_read, i32 %mapchip_maxheight_read, i32 %ystart_pos_read, i32 %mapchip_maxwidth_read, i32 %xstart_pos_read, i32 %y, i64 %srcin_read, i32 %src, i32 %frame_size_read, i64 %dstin_read, i32 %dst, i8 %alpha_read, i64 %dstout_read" [mapchip_png.cpp:48]   --->   Operation 65 'call' 'call_ln48' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln63 = br void" [mapchip_png.cpp:63]   --->   Operation 66 'br' 'br_ln63' <Predicate = (!icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxwidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxheight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_draw_ysize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0         (spectopmodule       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
id_read                   (read                ) [ 0011]
alpha_read                (read                ) [ 0011]
frame_size_read           (read                ) [ 0011]
ystart_pos_read           (read                ) [ 0011]
xstart_pos_read           (read                ) [ 0011]
mapchip_draw_ysize_read   (read                ) [ 0011]
mapchip_draw_xsize_read   (read                ) [ 0011]
mapchip_maxheight_read    (read                ) [ 0011]
mapchip_maxwidth_read     (read                ) [ 0011]
dstout_read               (read                ) [ 0011]
dstin_read                (read                ) [ 0011]
srcin_read                (read                ) [ 0011]
br_ln63                   (br                  ) [ 0111]
y                         (phi                 ) [ 0011]
add_ln63                  (add                 ) [ 0111]
icmp_ln878                (icmp                ) [ 0011]
specdataflowpipeline_ln63 (specdataflowpipeline) [ 0000]
br_ln63                   (br                  ) [ 0000]
ret_ln80                  (ret                 ) [ 0000]
speclooptripcount_ln65    (speclooptripcount   ) [ 0000]
specloopname_ln65         (specloopname        ) [ 0000]
call_ln48                 (call                ) [ 0000]
br_ln63                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcin">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dstout">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mapchip_maxwidth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mapchip_maxheight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mapchip_draw_ysize">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_ysize"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xstart_pos">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ystart_pos">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="frame_size">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alpha">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="id">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_height_loop"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="id_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="alpha_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="frame_size_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ystart_pos_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_pos_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xstart_pos_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_pos_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mapchip_draw_ysize_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_ysize_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mapchip_draw_xsize_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mapchip_maxheight_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxheight_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mapchip_maxwidth_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxwidth_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dstout_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="dstin_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstin_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="srcin_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcin_read/1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="y_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="y_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_dataflow_in_loop_height_loop_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="0" index="3" bw="32" slack="1"/>
<pin id="203" dir="0" index="4" bw="32" slack="1"/>
<pin id="204" dir="0" index="5" bw="32" slack="1"/>
<pin id="205" dir="0" index="6" bw="32" slack="1"/>
<pin id="206" dir="0" index="7" bw="32" slack="0"/>
<pin id="207" dir="0" index="8" bw="64" slack="1"/>
<pin id="208" dir="0" index="9" bw="32" slack="0"/>
<pin id="209" dir="0" index="10" bw="32" slack="1"/>
<pin id="210" dir="0" index="11" bw="64" slack="1"/>
<pin id="211" dir="0" index="12" bw="32" slack="0"/>
<pin id="212" dir="0" index="13" bw="8" slack="1"/>
<pin id="213" dir="0" index="14" bw="64" slack="1"/>
<pin id="214" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln63_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln878_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="id_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="id_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="alpha_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="frame_size_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="ystart_pos_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ystart_pos_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="xstart_pos_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xstart_pos_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="mapchip_draw_ysize_read_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_draw_ysize_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="mapchip_draw_xsize_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="mapchip_maxheight_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_maxheight_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="mapchip_maxwidth_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_maxwidth_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="dstout_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dstout_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="dstin_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dstin_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="srcin_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srcin_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_ln63_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln878_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="86" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="88" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="86" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="86" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="86" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="86" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="86" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="90" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="90" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="90" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="215"><net_src comp="100" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="190" pin="4"/><net_sink comp="198" pin=7"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="198" pin=9"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="198" pin=12"/></net>

<net id="223"><net_src comp="190" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="190" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="114" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="238"><net_src comp="120" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="198" pin=13"/></net>

<net id="243"><net_src comp="126" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="248"><net_src comp="132" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="253"><net_src comp="138" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="258"><net_src comp="144" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="263"><net_src comp="150" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="268"><net_src comp="156" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="273"><net_src comp="162" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="278"><net_src comp="168" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="283"><net_src comp="174" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="288"><net_src comp="180" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="293"><net_src comp="219" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="298"><net_src comp="225" pin="2"/><net_sink comp="295" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 }
 - Input state : 
	Port: mapchip_png : src | {2 3 }
	Port: mapchip_png : dst | {2 3 }
	Port: mapchip_png : srcin | {1 }
	Port: mapchip_png : dstin | {1 }
	Port: mapchip_png : dstout | {1 }
	Port: mapchip_png : mapchip_maxwidth | {1 }
	Port: mapchip_png : mapchip_maxheight | {1 }
	Port: mapchip_png : mapchip_draw_xsize | {1 }
	Port: mapchip_png : mapchip_draw_ysize | {1 }
	Port: mapchip_png : xstart_pos | {1 }
	Port: mapchip_png : ystart_pos | {1 }
	Port: mapchip_png : frame_size | {1 }
	Port: mapchip_png : alpha | {1 }
	Port: mapchip_png : id | {1 }
  - Chain level:
	State 1
	State 2
		add_ln63 : 1
		icmp_ln878 : 1
		specdataflowpipeline_ln63 : 1
		br_ln63 : 2
		call_ln48 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_height_loop_fu_198 |    7    |    9    | 36.8819 |   3622  |   1278  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|    add   |             add_ln63_fu_219             |    0    |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |            icmp_ln878_fu_225            |    0    |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |           id_read_read_fu_114           |    0    |    0    |    0    |    0    |    0    |
|          |          alpha_read_read_fu_120         |    0    |    0    |    0    |    0    |    0    |
|          |       frame_size_read_read_fu_126       |    0    |    0    |    0    |    0    |    0    |
|          |       ystart_pos_read_read_fu_132       |    0    |    0    |    0    |    0    |    0    |
|          |       xstart_pos_read_read_fu_138       |    0    |    0    |    0    |    0    |    0    |
|   read   |   mapchip_draw_ysize_read_read_fu_144   |    0    |    0    |    0    |    0    |    0    |
|          |   mapchip_draw_xsize_read_read_fu_150   |    0    |    0    |    0    |    0    |    0    |
|          |    mapchip_maxheight_read_read_fu_156   |    0    |    0    |    0    |    0    |    0    |
|          |    mapchip_maxwidth_read_read_fu_162    |    0    |    0    |    0    |    0    |    0    |
|          |         dstout_read_read_fu_168         |    0    |    0    |    0    |    0    |    0    |
|          |          dstin_read_read_fu_174         |    0    |    0    |    0    |    0    |    0    |
|          |          srcin_read_read_fu_180         |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    7    |    9    | 36.8819 |   3622  |   1335  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln63_reg_290       |   32   |
|       alpha_read_reg_235      |    8   |
|       dstin_read_reg_280      |   64   |
|      dstout_read_reg_275      |   64   |
|    frame_size_read_reg_240    |   32   |
|       icmp_ln878_reg_295      |    1   |
|        id_read_reg_230        |   32   |
|mapchip_draw_xsize_read_reg_260|   32   |
|mapchip_draw_ysize_read_reg_255|   32   |
| mapchip_maxheight_read_reg_265|   32   |
| mapchip_maxwidth_read_reg_270 |   32   |
|       srcin_read_reg_285      |   64   |
|    xstart_pos_read_reg_250    |   32   |
|           y_reg_186           |   32   |
|    ystart_pos_read_reg_245    |   32   |
+-------------------------------+--------+
|             Total             |   521  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| y_reg_186 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    7   |    9   |   36   |  3622  |  1335  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   521  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |    9   |   38   |  4143  |  1344  |
+-----------+--------+--------+--------+--------+--------+
