module identity_of_mul(
  input wire clk,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [7:0] out
);
  // lint_off MULTIPLY
  function automatic [7:0] umul8b_8b_x_8b (input reg [7:0] lhs, input reg [7:0] rhs);
    begin
      umul8b_8b_x_8b = lhs * rhs;
    end
  endfunction
  // lint_on MULTIPLY

  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  reg [7:0] x__input_flop;
  reg [7:0] y__input_flop;
  always_ff @ (posedge clk) begin
    x__input_flop <= x;
    y__input_flop <= y;
  end

  // ===== Pipe stage 1:
  wire [7:0] p1_umul_24_comb;
  assign p1_umul_24_comb = umul8b_8b_x_8b(x__input_flop, y__input_flop);

  // Registers for pipe stage 1:
  reg [7:0] out__output_flop;
  always_ff @ (posedge clk) begin
    out__output_flop <= p1_umul_24_comb;
  end
  assign out = out__output_flop;
endmodule
