Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Apr 26 16:22:59 2021
| Host         : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_methodology -file matrixmul_methodology_drc_routed.rpt -rpx matrixmul_methodology_drc_routed.rpx
| Design       : matrixmul
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_matrixmul
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 53
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 53         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_q0[0] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_q0[1] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_q0[2] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a_q0[3] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a_q0[4] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a_q0[5] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a_q0[6] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a_q0[7] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ap_start relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on b_q0[0] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on b_q0[1] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on b_q0[2] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on b_q0[3] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on b_q0[4] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on b_q0[5] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on b_q0[6] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on b_q0[7] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on a_address0[0] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on a_address0[1] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on a_address0[2] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on a_address0[3] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on a_ce0 relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ap_done relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ap_idle relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ap_ready relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on b_address0[0] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on b_address0[1] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on b_address0[2] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on b_address0[3] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on b_ce0 relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on res_address0[0] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on res_address0[1] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on res_address0[2] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on res_address0[3] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on res_ce0 relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on res_d0[0] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on res_d0[10] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on res_d0[11] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on res_d0[12] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on res_d0[13] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on res_d0[14] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on res_d0[15] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on res_d0[1] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on res_d0[2] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on res_d0[3] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on res_d0[4] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on res_d0[5] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on res_d0[6] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on res_d0[7] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on res_d0[8] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on res_d0[9] relative to clock(s) ap_clk 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on res_we0 relative to clock(s) ap_clk 
Related violations: <none>


