Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 07:18:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/rendering_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.149ns (45.850%)  route 2.538ns (54.150%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/k_fu_84_reg[3]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/k_fu_84[3]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_40/O
                         net (fo=1, unplaced)         0.902     3.512    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_40_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     3.636 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_20/O
                         net (fo=1, unplaced)         0.000     3.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_20_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.169 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.178    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_7_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.295 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.295    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.547 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2/CO[2]
                         net (fo=3, unplaced)         0.470     5.017    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/icmp_ln174_fu_319_p2
                         LUT2 (Prop_lut2_I1_O)        0.310     5.327 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32_i_1/O
                         net (fo=1, unplaced)         0.333     5.660    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/grp_rendering_Pipeline_RAST2_fu_178_ap_ready
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030     5.859    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32
  -------------------------------------------------------------------
                         required time                          5.859    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.815ns (38.923%)  route 2.848ns (61.077%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/i_fu_38[11]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_64/O
                         net (fo=1, unplaced)         0.449     3.059    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_2__0[2]
                         LUT4 (Prop_lut4_I2_O)        0.124     3.183 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_i_33__0/O
                         net (fo=1, unplaced)         0.639     3.822    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_i_33__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.342 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     4.342    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_12_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.459 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.459    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/CO[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.576 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2__0/CO[3]
                         net (fo=3, unplaced)         0.936     5.512    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/icmp_ln241_fu_112_p2
                         LUT3 (Prop_lut3_I1_O)        0.124     5.636 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_1__3/O
                         net (fo=1, unplaced)         0.000     5.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U_n_72
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_loop_exit_ready_pp0_iter1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.815ns (38.923%)  route 2.848ns (61.077%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/i_fu_38_reg[11]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/i_fu_38[11]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_64/O
                         net (fo=1, unplaced)         0.449     3.059    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_2__0[2]
                         LUT4 (Prop_lut4_I2_O)        0.124     3.183 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_i_33__0/O
                         net (fo=1, unplaced)         0.639     3.822    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_i_33__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.342 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     4.342    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_12_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.459 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_210/ap_enable_reg_pp0_iter1_reg_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.459    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/CO[0]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.576 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_i_2__0/CO[3]
                         net (fo=3, unplaced)         0.936     5.512    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/icmp_ln241_fu_112_p2
                         LUT2 (Prop_lut2_I1_O)        0.124     5.636 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=1, unplaced)         0.000     5.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/grp_rendering_Pipeline_COLORING_FB_fu_232_ap_ready
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_loop_exit_ready_pp0_iter1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_loop_exit_ready_pp0_iter1_reg_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_fu_232/ap_loop_exit_ready_pp0_iter1_reg_reg
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.682ns (42.542%)  route 2.272ns (57.458%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/select_ln146_1_reg_1068_reg[1]/Q
                         net (fo=3, unplaced)         0.824     2.315    bd_0_i/hls_inst/inst/select_ln146_1_reg_1068[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.610 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_17/O
                         net (fo=1, unplaced)         0.639     3.249    bd_0_i/hls_inst/inst/zext_ln157_fu_687_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.769 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     3.778    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.895 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.895    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_2_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.127 r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg_i_1/O[0]
                         net (fo=10, unplaced)        0.800     4.927    bd_0_i/hls_inst/inst/sub_ln157_fu_695_p2[8]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2901, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.625     5.264    bd_0_i/hls_inst/inst/sext_ln264_reg_1180_reg
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.337    




