#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 31 23:07:37 2019
# Process ID: 20596
# Current directory: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/webtalk.log
# Journal file: /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 31 23:07:40 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 31 23:07:40 2019...
