EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 13
Title "8086-system"
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 "Designers: Brian Cruz, Matthew Frances"
$EndDescr
$Sheet
S 8950 3000 950  900 
U 626E3AF4
F0 "external-connectors" 50
F1 "external-connectors.sch" 50
F2 "~BHE" I L 8950 3300 50 
F3 "DATA_BUS" B L 8950 3200 50 
F4 "ADDRESS_BUS" I L 8950 3100 50 
F5 "CLK" I L 8950 3500 50 
F6 "PCLK" I L 8950 3700 50 
F7 "RESET" I L 8950 3600 50 
F8 "M\\~IO" I R 9900 3100 50 
F9 "~WR" I R 9900 3300 50 
F10 "~RD" I R 9900 3200 50 
$EndSheet
Text Label 2000 3350 0    50   ~ 0
~BHE
Text Label 1150 3200 2    50   ~ 0
CLK
Text Label 1150 3300 2    50   ~ 0
READY
Text Label 1150 3400 2    50   ~ 0
RESET
Text Label 1150 3700 2    50   ~ 0
HOLD
Text Label 1150 3800 2    50   ~ 0
HLDA
Text Label 1150 4100 2    50   ~ 0
INTR
Text Label 1150 4200 2    50   ~ 0
~INTA
Text Label 8950 3500 2    50   ~ 0
CLK
Text Label 8950 3300 2    50   ~ 0
~BHE
Wire Bus Line
	2000 3200 3850 3200
$Sheet
S 1700 1050 750  550 
U 6193175A
F0 "clock-generator" 50
F1 "clock-generator.sch" 50
F2 "PCLK" O R 2450 1250 50 
F3 "CLK" O R 2450 1150 50 
F4 "RESET" O R 2450 1400 50 
F5 "READY" O R 2450 1500 50 
F6 "RDY1" I L 1700 1150 50 
F7 "RDY2" I L 1700 1400 50 
$EndSheet
Text Label 2450 1150 0    50   ~ 0
CLK
Text Label 2450 1250 0    50   ~ 0
PCLK
Text Label 2450 1500 0    50   ~ 0
READY
Text Label 2450 1400 0    50   ~ 0
RESET
Wire Wire Line
	1150 3600 800  3600
$Comp
L power:GND #PWR0103
U 1 1 61966AE7
P 800 3600
F 0 "#PWR0103" H 800 3350 50  0001 C CNN
F 1 "GND" H 805 3427 50  0000 C CNN
F 2 "" H 800 3600 50  0001 C CNN
F 3 "" H 800 3600 50  0001 C CNN
	1    800  3600
	1    0    0    -1  
$EndComp
Wire Wire Line
	1400 1150 1400 1400
$Comp
L power:VCC #PWR0104
U 1 1 61967609
P 1400 1150
F 0 "#PWR0104" H 1400 1000 50  0001 C CNN
F 1 "VCC" H 1415 1323 50  0000 C CNN
F 2 "" H 1400 1150 50  0001 C CNN
F 3 "" H 1400 1150 50  0001 C CNN
	1    1400 1150
	1    0    0    -1  
$EndComp
Wire Wire Line
	1700 1400 1400 1400
Wire Wire Line
	1700 1150 1400 1150
Connection ~ 1400 1150
Text Label 8950 3600 2    50   ~ 0
RESET
$Sheet
S 2500 2000 1000 450 
U 61A2E343
F0 "CMOS-flash" 50
F1 "CMOS-flash.sch" 50
F2 "DATA_BUS" B R 3500 2100 50 
F3 "ADDRESS_BUS" I R 3500 2200 50 
F4 "M\\~IO" I L 2500 2100 50 
F5 "~BHE" I R 3500 2300 50 
F6 "~WR" I L 2500 2350 50 
F7 "~RD" I L 2500 2250 50 
$EndSheet
Text Label 3500 2300 0    50   ~ 0
~BHE
Wire Bus Line
	3500 2200 3750 2200
Wire Bus Line
	3750 2200 3750 3100
Wire Bus Line
	3500 2100 3850 2100
Wire Bus Line
	3850 2100 3850 3200
Connection ~ 3850 3200
Text Label 2500 2100 2    50   ~ 0
M\~IO
Text Label 2000 4050 0    50   ~ 0
M\~IO
$Sheet
S 6700 2000 1000 650 
U 61A42887
F0 "UART-interface" 50
F1 "UART-interface.sch" 50
F2 "INTR" O R 7700 2100 50 
F3 "PCLK" I L 6700 2200 50 
F4 "DATA_BUS" B R 7700 2500 50 
F5 "RESET" I L 6700 2100 50 
F6 "ADDRESS_BUS" I R 7700 2400 50 
F7 "~BHE" I R 7700 2250 50 
F8 "~RD" I L 6700 2450 50 
F9 "~WR" I L 6700 2550 50 
F10 "~CS" I L 6700 2350 50 
$EndSheet
Text Label 7700 2250 0    50   ~ 0
~BHE
Text Label 7700 2100 0    50   ~ 0
UART_INTR
Wire Bus Line
	7700 2500 7750 2500
Wire Bus Line
	7750 2500 7750 3200
Wire Bus Line
	7700 2400 7850 2400
Wire Bus Line
	7850 2400 7850 3100
Text Label 6700 2200 2    50   ~ 0
PCLK
Text Label 6700 2100 2    50   ~ 0
RESET
Connection ~ 7750 3200
Connection ~ 7850 3100
$Sheet
S 4450 2000 1000 450 
U 61AAD0E1
F0 "SRAM" 50
F1 "SRAM.sch" 50
F2 "ADDRESS_BUS" I R 5450 2225 50 
F3 "M\\~IO" I L 4450 2100 50 
F4 "~BHE" I R 5450 2350 50 
F5 "~RD" I L 4450 2350 50 
F6 "~WR" I L 4450 2250 50 
F7 "DATA_BUS" B R 5450 2100 50 
$EndSheet
Wire Bus Line
	5450 2100 5750 2100
Wire Bus Line
	5750 2100 5750 3200
Wire Bus Line
	5450 2225 5650 2225
Text Label 5450 2350 0    50   ~ 0
~BHE
Text Label 4450 2100 2    50   ~ 0
M\~IO
Wire Bus Line
	5650 2225 5650 3100
Connection ~ 5650 3100
Connection ~ 5750 3200
Connection ~ 8250 3200
Connection ~ 8125 3100
Wire Bus Line
	8125 3100 8950 3100
Wire Bus Line
	7850 3100 8125 3100
Wire Bus Line
	8250 3200 8950 3200
Wire Bus Line
	7750 3200 8250 3200
Wire Bus Line
	5750 3200 7750 3200
Wire Bus Line
	5650 3100 7850 3100
Connection ~ 8250 3750
Wire Bus Line
	8250 3750 8250 3200
Text Label 7000 5375 2    50   ~ 0
RESET
Text Label 7000 4500 2    50   ~ 0
RESET
Text Label 7000 3625 2    50   ~ 0
RESET
Connection ~ 8250 4625
Wire Bus Line
	8250 5500 8250 4625
Wire Bus Line
	8000 5500 8250 5500
Connection ~ 8125 4500
Wire Bus Line
	8125 5375 8125 4500
Wire Bus Line
	8000 5375 8125 5375
Wire Bus Line
	8250 3750 8250 4625
Wire Bus Line
	8000 4625 8250 4625
Wire Bus Line
	8125 3625 8125 4500
Connection ~ 8125 3625
Wire Bus Line
	8125 3100 8125 3625
Wire Bus Line
	8000 4500 8125 4500
Wire Bus Line
	8000 3750 8250 3750
Wire Bus Line
	8000 3625 8125 3625
$Sheet
S 7000 5250 1000 625 
U 61C41B68
F0 "PPI3" 50
F1 "peripheral-interface-odd.sch" 50
F2 "RESET" I L 7000 5375 50 
F3 "~CS" I L 7000 5500 50 
F4 "~RD" I L 7000 5625 50 
F5 "~WR" I L 7000 5750 50 
F6 "DATA_BUS" B R 8000 5500 50 
F7 "ADDRESS_BUS" I R 8000 5375 50 
$EndSheet
$Sheet
S 7000 3500 1000 625 
U 61C40B21
F0 "PPI1" 50
F1 "peripheral-interface-odd.sch" 50
F2 "RESET" I L 7000 3625 50 
F3 "~CS" I L 7000 3750 50 
F4 "~RD" I L 7000 3900 50 
F5 "~WR" I L 7000 4000 50 
F6 "DATA_BUS" B R 8000 3750 50 
F7 "ADDRESS_BUS" I R 8000 3625 50 
$EndSheet
$Sheet
S 7000 4375 1000 625 
U 61C417C6
F0 "PPI2" 50
F1 "peripheral-interface-even.sch" 50
F2 "RESET" I L 7000 4500 50 
F3 "~CS" I L 7000 4600 50 
F4 "~RD" I L 7000 4750 50 
F5 "~WR" I L 7000 4875 50 
F6 "DATA_BUS" B R 8000 4625 50 
F7 "ADDRESS_BUS" I R 8000 4500 50 
$EndSheet
$Sheet
S 3125 4500 1000 875 
U 61CB92C1
F0 "interrupt-controller" 50
F1 "interrupt-controller.sch" 50
F2 "IR1" I R 4125 5000 50 
F3 "IR2" I R 4125 5125 50 
F4 "IR3" I R 4125 5250 50 
F5 "DATA_BUS" B R 4125 4750 50 
F6 "~CS" I L 3125 5250 50 
F7 "~WR" I L 3125 5125 50 
F8 "~RD" I L 3125 5000 50 
F9 "INT" O L 3125 4750 50 
F10 "~INTA" I L 3125 4625 50 
F11 "ADDRESS_BUS" I R 4125 4625 50 
$EndSheet
Text Label 4125 3600 0    50   ~ 0
KEYBOARD_INTR
Text Label 4125 5125 0    50   ~ 0
KEYBOARD_INTR
Text Label 4125 5250 0    50   ~ 0
UART_INTR
Text Label 3125 4750 2    50   ~ 0
INTR
Text Label 3125 4625 2    50   ~ 0
~INTA
$Sheet
S 2875 3500 1250 650 
U 61A6CC47
F0 "8279-keyboard" 50
F1 "8279-keyboard.sch" 50
F2 "PCLK" I L 2875 3600 50 
F3 "INTR" O R 4125 3600 50 
F4 "RESET" I L 2875 3700 50 
F5 "DATA_BUS" B R 4125 3950 50 
F6 "ADDRESS_BUS" I R 4125 4050 50 
F7 "~RD" I L 2875 3850 50 
F8 "~WR" I L 2875 3950 50 
F9 "~CS" I R 4125 3750 50 
$EndSheet
Wire Bus Line
	4125 4750 4975 4750
Wire Bus Line
	4975 4750 4975 3950
Wire Bus Line
	4125 4625 4850 4625
Wire Bus Line
	4850 4625 4850 4050
Wire Bus Line
	4125 4050 4850 4050
Wire Bus Line
	4850 4050 4850 3100
Wire Bus Line
	4125 3950 4975 3950
Wire Bus Line
	4975 3950 4975 3200
Connection ~ 4850 4050
Connection ~ 4975 3950
$Sheet
S 3125 5750 1000 500 
U 61CE1512
F0 "counter" 50
F1 "counter.sch" 50
F2 "DATA_BUS" B R 4125 6000 50 
F3 "~RD" I L 3125 5875 50 
F4 "~WR" I L 3125 6000 50 
F5 "ADDRESS_BUS" I R 4125 5875 50 
F6 "~CS" I L 3125 6125 50 
F7 "CLK1_OUT" O R 4125 6125 50 
$EndSheet
Text Label 4125 6125 0    50   ~ 0
COUNTER_INTR
Text Label 4125 5000 0    50   ~ 0
COUNTER_INTR
Wire Bus Line
	4125 5875 4850 5875
Wire Bus Line
	4850 5875 4850 4625
Connection ~ 4850 4625
Wire Bus Line
	4125 6000 4975 6000
Wire Bus Line
	4975 6000 4975 4750
Connection ~ 4975 4750
Connection ~ 4850 3100
Wire Bus Line
	4850 3100 5650 3100
Connection ~ 4975 3200
$Sheet
S 1150 3050 850  1750
U 6190420C
F0 "8086-processor" 50
F1 "8086-processor.sch" 50
F2 "CLK" I L 1150 3200 50 
F3 "ADDRESS_BUS" O R 2000 3100 50 
F4 "~BHE" O R 2000 3350 50 
F5 "INTR" I L 1150 4100 50 
F6 "RESET" I L 1150 3400 50 
F7 "READY" I L 1150 3300 50 
F8 "~TEST" I L 1150 3600 50 
F9 "HOLD" I L 1150 3700 50 
F10 "HLDA" O L 1150 3800 50 
F11 "~INTA" O L 1150 4200 50 
F12 "DATA_BUS" B R 2000 3200 50 
F13 "M\\~IO" O R 2000 4050 50 
F14 "~WR" O R 2000 3850 50 
F15 "~RD" O R 2000 3750 50 
$EndSheet
Text Label 2000 3750 0    50   ~ 0
~RD
Text Label 2000 3850 0    50   ~ 0
~WR
Text Label 2500 2250 2    50   ~ 0
~RD
Text Label 2500 2350 2    50   ~ 0
~WR
Text Label 6700 2450 2    50   ~ 0
~RD
Text Label 6700 2550 2    50   ~ 0
~WR
Text Label 7000 3900 2    50   ~ 0
~RD
Text Label 7000 4000 2    50   ~ 0
~WR
Text Label 7000 4875 2    50   ~ 0
~WR
Text Label 7000 4750 2    50   ~ 0
~RD
Text Label 7000 5625 2    50   ~ 0
~RD
Text Label 7000 5750 2    50   ~ 0
~WR
Text Label 2875 3850 2    50   ~ 0
~RD
Text Label 2875 3950 2    50   ~ 0
~WR
Text Label 2875 3600 2    50   ~ 0
PCLK
Text Label 2875 3700 2    50   ~ 0
RESET
Text Label 4450 2350 2    50   ~ 0
~RD
Text Label 4450 2250 2    50   ~ 0
~WR
Text Label 8950 3700 2    50   ~ 0
PCLK
Text Label 9900 3200 0    50   ~ 0
~RD
Text Label 9900 3300 0    50   ~ 0
~WR
Text Label 9900 3100 0    50   ~ 0
M\~IO
Wire Bus Line
	4975 3200 5750 3200
Wire Bus Line
	3850 3200 4975 3200
Wire Bus Line
	2000 3100 3750 3100
Connection ~ 3750 3100
Wire Bus Line
	3750 3100 4850 3100
$EndSCHEMATC
