{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552422525849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552422525850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:28:45 2019 " "Processing started: Tue Mar 12 17:28:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552422525850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552422525850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552422525851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552422526196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-ckt " "Found design unit 1: register_bank-ckt" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526763 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-SYN " "Found design unit 1: somador-SYN" {  } { { "somador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/somador.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526766 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/somador.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ckt " "Found design unit 1: ALU-ckt" {  } { { "ALU.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526768 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt " "Found design unit 1: datapath-ckt" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526769 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-ckt " "Found design unit 1: mux1-ckt" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/mux1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526771 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-ckt " "Found design unit 1: control_block-ckt" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526773 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-SYN " "Found design unit 1: decode-SYN" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/decode.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526774 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unity-ckt " "Found design unit 1: control_unity-ckt" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526775 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unity " "Found entity 1: control_unity" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-SYN " "Found design unit 1: contador-SYN" {  } { { "contador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/contador.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526777 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/contador.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-ckt " "Found design unit 1: registrador-ckt" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526778 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526779 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-ckt " "Found design unit 1: processador-ckt" {  } { { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526781 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526782 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BINBCD16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BINBCD16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINBCD16-ckt " "Found design unit 1: BINBCD16-ckt" {  } { { "BINBCD16.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/BINBCD16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526785 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINBCD16 " "Found entity 1: BINBCD16" {  } { { "BINBCD16.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/BINBCD16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADD3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD3-ckt " "Found design unit 1: ADD3-ckt" {  } { { "ADD3.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ADD3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526787 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD3 " "Found entity 1: ADD3" {  } { { "ADD3.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ADD3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-ckt " "Found design unit 1: seg7-ckt" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526788 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/DIV.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526788 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/DIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422526788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422526788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552422526905 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I_rd processador.vhd(100) " "VHDL Signal Declaration warning at processador.vhd(100): used implicit default value for signal \"I_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1552422526908 "|processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:IM " "Elaborating entity \"rom\" for hierarchy \"rom:IM\"" {  } { { "processador.vhd" "IM" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422526912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:IM\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:IM\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422527044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_data.mif " "Parameter \"init_file\" = \"rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527045 ""}  } { { "rom.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552422527045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1281 " "Found entity 1: altsyncram_1281" {  } { { "db/altsyncram_1281.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/db/altsyncram_1281.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422527107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422527107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1281 rom:IM\|altsyncram:altsyncram_component\|altsyncram_1281:auto_generated " "Elaborating entity \"altsyncram_1281\" for hierarchy \"rom:IM\|altsyncram:altsyncram_component\|altsyncram_1281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unity control_unity:CU " "Elaborating entity \"control_unity\" for hierarchy \"control_unity:CU\"" {  } { { "processador.vhd" "CU" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_unity:CU\|control_block:BC " "Elaborating entity \"control_block\" for hierarchy \"control_unity:CU\|control_block:BC\"" {  } { { "control_unity.vhd" "BC" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527115 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next control_block.vhd(58) " "VHDL Process Statement warning at control_block.vhd(58): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.halt control_block.vhd(58) " "Inferred latch for \"y_next.halt\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.sum2 control_block.vhd(58) " "Inferred latch for \"y_next.sum2\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.sum1 control_block.vhd(58) " "Inferred latch for \"y_next.sum1\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.store2 control_block.vhd(58) " "Inferred latch for \"y_next.store2\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.store1 control_block.vhd(58) " "Inferred latch for \"y_next.store1\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.load2 control_block.vhd(58) " "Inferred latch for \"y_next.load2\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.load1 control_block.vhd(58) " "Inferred latch for \"y_next.load1\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.decoding control_block.vhd(58) " "Inferred latch for \"y_next.decoding\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.search control_block.vhd(58) " "Inferred latch for \"y_next.search\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.start control_block.vhd(58) " "Inferred latch for \"y_next.start\" at control_block.vhd(58)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552422527117 "|processador|control_unity:CU|control_block:BC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode control_unity:CU\|control_block:BC\|decode:decoder " "Elaborating entity \"decode\" for hierarchy \"control_unity:CU\|control_block:BC\|decode:decoder\"" {  } { { "control_block.vhd" "decoder" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode.vhd" "LPM_DECODE_component" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/decode.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/decode.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422527130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527130 ""}  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/decode.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552422527130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422527185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422527185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"control_unity:CU\|control_block:BC\|decode:decoder\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador control_unity:CU\|contador:PC " "Elaborating entity \"contador\" for hierarchy \"control_unity:CU\|contador:PC\"" {  } { { "control_unity.vhd" "PC" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contador.vhd" "LPM_COUNTER_component" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/contador.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component\"" {  } { { "contador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/contador.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422527217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527217 ""}  } { { "contador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/contador.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552422527217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7oi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7oi " "Found entity 1: cntr_7oi" {  } { { "db/cntr_7oi.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/db/cntr_7oi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422527264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422527264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7oi control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component\|cntr_7oi:auto_generated " "Elaborating entity \"cntr_7oi\" for hierarchy \"control_unity:CU\|contador:PC\|lpm_counter:LPM_COUNTER_component\|cntr_7oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador control_unity:CU\|registrador:IR " "Elaborating entity \"registrador\" for hierarchy \"control_unity:CU\|registrador:IR\"" {  } { { "control_unity.vhd" "IR" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_unity.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:BO " "Elaborating entity \"datapath\" for hierarchy \"datapath:BO\"" {  } { { "processador.vhd" "BO" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 datapath:BO\|mux1:mux " "Elaborating entity \"mux1\" for hierarchy \"datapath:BO\|mux1:mux\"" {  } { { "datapath.vhd" "mux" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank datapath:BO\|register_bank:bank " "Elaborating entity \"register_bank\" for hierarchy \"datapath:BO\|register_bank:bank\"" {  } { { "datapath.vhd" "bank" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/datapath.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:BO\|ALU:ari " "Elaborating entity \"ALU\" for hierarchy \"datapath:BO\|ALU:ari\"" {  } { { "datapath.vhd" "ari" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/datapath.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador datapath:BO\|ALU:ari\|somador:somador1 " "Elaborating entity \"somador\" for hierarchy \"datapath:BO\|ALU:ari\|somador:somador1\"" {  } { { "ALU.vhd" "somador1" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ALU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "somador.vhd" "LPM_ADD_SUB_component" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/somador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "somador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/somador.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422527297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527297 ""}  } { { "somador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/somador.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552422527297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422527341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422527341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"datapath:BO\|ALU:ari\|somador:somador1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:DM " "Elaborating entity \"ram\" for hierarchy \"ram:DM\"" {  } { { "processador.vhd" "DM" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:DM\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:DM\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527353 ""}  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/ram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552422527353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u792.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u792.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u792 " "Found entity 1: altsyncram_u792" {  } { { "db/altsyncram_u792.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/db/altsyncram_u792.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422527405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422527405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u792 ram:DM\|altsyncram:altsyncram_component\|altsyncram_u792:auto_generated " "Elaborating entity \"altsyncram_u792\" for hierarchy \"ram:DM\|altsyncram:altsyncram_component\|altsyncram_u792:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINBCD16 BINBCD16:BINBDC " "Elaborating entity \"BINBCD16\" for hierarchy \"BINBCD16:BINBDC\"" {  } { { "processador.vhd" "BINBDC" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD3 BINBCD16:BINBDC\|ADD3:add0 " "Elaborating entity \"ADD3\" for hierarchy \"BINBCD16:BINBDC\|ADD3:add0\"" {  } { { "BINBCD16.vhd" "add0" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/BINBCD16.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Div CLK_Div:div " "Elaborating entity \"CLK_Div\" for hierarchy \"CLK_Div:div\"" {  } { { "processador.vhd" "div" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:disp1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:disp1\"" {  } { { "processador.vhd" "disp1" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422527448 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:BO\|register_bank:bank\|data_rtl_0 " "Inferred dual-clock RAM node \"datapath:BO\|register_bank:bank\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1552422527906 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:BO\|register_bank:bank\|data_rtl_1 " "Inferred dual-clock RAM node \"datapath:BO\|register_bank:bank\|data_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1552422527907 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:BO\|register_bank:bank\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:BO\|register_bank:bank\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:BO\|register_bank:bank\|data_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:BO\|register_bank:bank\|data_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552422528622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1552422528622 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1552422528622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:BO\|register_bank:bank\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"datapath:BO\|register_bank:bank\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:BO\|register_bank:bank\|altsyncram:data_rtl_0 " "Instantiated megafunction \"datapath:BO\|register_bank:bank\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552422528645 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552422528645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okd1 " "Found entity 1: altsyncram_okd1" {  } { { "db/altsyncram_okd1.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/db/altsyncram_okd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552422528697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552422528697 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I_rd_t GND " "Pin \"I_rd_t\" is stuck at GND" {  } { { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552422530029 "|processador|I_rd_t"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1552422530029 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1552422530930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552422531185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552422531185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "507 " "Implemented 507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552422531394 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552422531394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552422531394 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1552422531394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552422531394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552422531408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:28:51 2019 " "Processing ended: Tue Mar 12 17:28:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552422531408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552422531408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552422531408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552422531408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552422533022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552422533023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:28:52 2019 " "Processing started: Tue Mar 12 17:28:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552422533023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552422533023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552422533024 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552422533055 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1552422533057 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1552422533057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1552422533185 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552422533191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552422533226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552422533226 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552422533567 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552422533585 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1552422534188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1552422534188 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552422534188 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 1880 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1552422534198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 1881 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1552422534198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 1882 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1552422534198 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552422534198 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552422534207 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 123 " "No exact pin location assignment(s) for 86 pins of 123 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[0\] " "Pin rom_addr_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[1\] " "Pin rom_addr_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[2\] " "Pin rom_addr_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[3\] " "Pin rom_addr_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[4\] " "Pin rom_addr_t\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[4] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[5\] " "Pin rom_addr_t\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[5] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[6\] " "Pin rom_addr_t\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[6] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_addr_t\[7\] " "Pin rom_addr_t\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_addr_t[7] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 12 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_addr_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_rd_t " "Pin rom_rd_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_rd_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 13 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_rd_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[0\] " "Pin rom_data_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[1\] " "Pin rom_data_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[2\] " "Pin rom_data_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[3\] " "Pin rom_data_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[4\] " "Pin rom_data_t\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[4] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[5\] " "Pin rom_data_t\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[5] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[6\] " "Pin rom_data_t\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[6] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[7\] " "Pin rom_data_t\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[7] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[8\] " "Pin rom_data_t\[8\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[8] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[9\] " "Pin rom_data_t\[9\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[9] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[10\] " "Pin rom_data_t\[10\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[10] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[11\] " "Pin rom_data_t\[11\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[11] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[12\] " "Pin rom_data_t\[12\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[12] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[13\] " "Pin rom_data_t\[13\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[13] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[14\] " "Pin rom_data_t\[14\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[14] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_data_t\[15\] " "Pin rom_data_t\[15\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { rom_data_t[15] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 14 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rom_data_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[0\] " "Pin R_data_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[1\] " "Pin R_data_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[2\] " "Pin R_data_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[3\] " "Pin R_data_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[4\] " "Pin R_data_t\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[4] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[5\] " "Pin R_data_t\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[5] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[6\] " "Pin R_data_t\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[6] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[7\] " "Pin R_data_t\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[7] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[8\] " "Pin R_data_t\[8\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[8] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[9\] " "Pin R_data_t\[9\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[9] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[10\] " "Pin R_data_t\[10\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[10] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[11\] " "Pin R_data_t\[11\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[11] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[12\] " "Pin R_data_t\[12\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[12] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[13\] " "Pin R_data_t\[13\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[13] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[14\] " "Pin R_data_t\[14\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[14] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_data_t\[15\] " "Pin R_data_t\[15\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { R_data_t[15] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_data_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[0\] " "Pin RAM_W_data_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[1\] " "Pin RAM_W_data_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[2\] " "Pin RAM_W_data_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[3\] " "Pin RAM_W_data_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[4\] " "Pin RAM_W_data_t\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[4] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[5\] " "Pin RAM_W_data_t\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[5] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[6\] " "Pin RAM_W_data_t\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[6] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[7\] " "Pin RAM_W_data_t\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[7] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[8\] " "Pin RAM_W_data_t\[8\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[8] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[9\] " "Pin RAM_W_data_t\[9\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[9] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[10\] " "Pin RAM_W_data_t\[10\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[10] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[11\] " "Pin RAM_W_data_t\[11\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[11] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[12\] " "Pin RAM_W_data_t\[12\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[12] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[13\] " "Pin RAM_W_data_t\[13\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[13] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[14\] " "Pin RAM_W_data_t\[14\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[14] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_W_data_t\[15\] " "Pin RAM_W_data_t\[15\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RAM_W_data_t[15] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RAM_W_data_t[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_rd_t " "Pin I_rd_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { I_rd_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 17 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I_rd_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_s_t " "Pin RF_s_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_s_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_s_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_wr_t " "Pin RF_W_wr_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_W_wr_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_W_wr_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rp_rd_t " "Pin RF_Rp_rd_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rp_rd_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rp_rd_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rq_rd_t " "Pin RF_Rq_rd_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rq_rd_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rq_rd_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_s0_t " "Pin alu_s0_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { alu_s0_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { alu_s0_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_rd_t " "Pin D_rd_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_rd_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_rd_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_wr_t " "Pin D_wr_t not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_wr_t } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_wr_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr_t\[0\] " "Pin RF_W_addr_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_W_addr_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_W_addr_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr_t\[1\] " "Pin RF_W_addr_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_W_addr_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_W_addr_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr_t\[2\] " "Pin RF_W_addr_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_W_addr_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_W_addr_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr_t\[3\] " "Pin RF_W_addr_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_W_addr_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_W_addr_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rp_addr_t\[0\] " "Pin RF_Rp_addr_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rp_addr_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rp_addr_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rp_addr_t\[1\] " "Pin RF_Rp_addr_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rp_addr_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rp_addr_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rp_addr_t\[2\] " "Pin RF_Rp_addr_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rp_addr_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rp_addr_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rp_addr_t\[3\] " "Pin RF_Rp_addr_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rp_addr_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rp_addr_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rq_addr_t\[0\] " "Pin RF_Rq_addr_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rq_addr_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rq_addr_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rq_addr_t\[1\] " "Pin RF_Rq_addr_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rq_addr_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rq_addr_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rq_addr_t\[2\] " "Pin RF_Rq_addr_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rq_addr_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rq_addr_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_Rq_addr_t\[3\] " "Pin RF_Rq_addr_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RF_Rq_addr_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RF_Rq_addr_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[0\] " "Pin D_addr_t\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[0] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[1\] " "Pin D_addr_t\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[1] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[2\] " "Pin D_addr_t\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[2] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[3\] " "Pin D_addr_t\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[3] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[4\] " "Pin D_addr_t\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[4] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[5\] " "Pin D_addr_t\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[5] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[6\] " "Pin D_addr_t\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[6] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr_t\[7\] " "Pin D_addr_t\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_addr_t[7] } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_addr_t[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Pin r not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { r } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 8 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1552422534291 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1552422534291 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1552422534475 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1552422534477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1552422534478 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1552422534491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""}  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luiz/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 8 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552422534525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_Div:div\|ax  " "Automatically promoted node CLK_Div:div\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_Div:div\|ax~0 " "Destination node CLK_Div:div\|ax~0" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/DIV.vhd" 21 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK_Div:div|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[14\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[14\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[15\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[15\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1552422534525 ""}  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/DIV.vhd" 21 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK_Div:div|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552422534525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unity:CU\|control_block:BC\|y_present.search  " "Automatically promoted node control_unity:CU\|control_block:BC\|y_present.search " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[8\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[8\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[9\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[9\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[10\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[10\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[11\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[11\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[4\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[4\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[5\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[5\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[6\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[6\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[7\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[7\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[0\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[0\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unity:CU\|registrador:IR\|data_out\[1\] " "Destination node control_unity:CU\|registrador:IR\|data_out\[1\]" {  } { { "registrador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/registrador.vhd" 18 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|registrador:IR|data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1552422534525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1552422534525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1552422534525 ""}  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 30 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|control_block:BC|y_present.search } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552422534525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unity:CU\|control_block:BC\|Selector11~0  " "Automatically promoted node control_unity:CU\|control_block:BC\|Selector11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552422534526 ""}  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/control_block.vhd" 60 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_unity:CU|control_block:BC|Selector11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552422534526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r (placed in PIN P26 (CLK7, LVDSCLK3n, Input)) " "Automatically promoted node r (placed in PIN P26 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1552422534526 ""}  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { r } } } { "processador.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processador_4/processador.vhd" 8 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552422534526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552422534663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552422534664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552422534664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552422534666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552422534667 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552422534668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552422534668 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552422534668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552422534670 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1552422534671 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552422534671 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "85 unused 3.3V 0 85 0 " "Number of I/O pins in group: 85 (unused VREF, 3.3V VCCIO, 0 input, 85 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1552422534675 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1552422534675 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1552422534675 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1552422534677 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1552422534677 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1552422534677 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552422534727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552422536216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552422536427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552422536442 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552422537880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552422537880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552422538015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y0 X54_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } { { "loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processador_4/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11"} 44 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1552422539145 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552422539145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552422539560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1552422539562 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552422539562 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1552422539596 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552422539601 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "113 " "Found 113 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[0\] 0 " "Pin \"rom_addr_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[1\] 0 " "Pin \"rom_addr_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[2\] 0 " "Pin \"rom_addr_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[3\] 0 " "Pin \"rom_addr_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[4\] 0 " "Pin \"rom_addr_t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[5\] 0 " "Pin \"rom_addr_t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[6\] 0 " "Pin \"rom_addr_t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_addr_t\[7\] 0 " "Pin \"rom_addr_t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_rd_t 0 " "Pin \"rom_rd_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[0\] 0 " "Pin \"rom_data_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[1\] 0 " "Pin \"rom_data_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[2\] 0 " "Pin \"rom_data_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[3\] 0 " "Pin \"rom_data_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[4\] 0 " "Pin \"rom_data_t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[5\] 0 " "Pin \"rom_data_t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[6\] 0 " "Pin \"rom_data_t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[7\] 0 " "Pin \"rom_data_t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[8\] 0 " "Pin \"rom_data_t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[9\] 0 " "Pin \"rom_data_t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[10\] 0 " "Pin \"rom_data_t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[11\] 0 " "Pin \"rom_data_t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[12\] 0 " "Pin \"rom_data_t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[13\] 0 " "Pin \"rom_data_t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[14\] 0 " "Pin \"rom_data_t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_data_t\[15\] 0 " "Pin \"rom_data_t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[0\] 0 " "Pin \"R_data_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[1\] 0 " "Pin \"R_data_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[2\] 0 " "Pin \"R_data_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[3\] 0 " "Pin \"R_data_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[4\] 0 " "Pin \"R_data_t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[5\] 0 " "Pin \"R_data_t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[6\] 0 " "Pin \"R_data_t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[7\] 0 " "Pin \"R_data_t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[8\] 0 " "Pin \"R_data_t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[9\] 0 " "Pin \"R_data_t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[10\] 0 " "Pin \"R_data_t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[11\] 0 " "Pin \"R_data_t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[12\] 0 " "Pin \"R_data_t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[13\] 0 " "Pin \"R_data_t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[14\] 0 " "Pin \"R_data_t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_data_t\[15\] 0 " "Pin \"R_data_t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[0\] 0 " "Pin \"RAM_W_data_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[1\] 0 " "Pin \"RAM_W_data_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[2\] 0 " "Pin \"RAM_W_data_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[3\] 0 " "Pin \"RAM_W_data_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[4\] 0 " "Pin \"RAM_W_data_t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[5\] 0 " "Pin \"RAM_W_data_t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[6\] 0 " "Pin \"RAM_W_data_t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[7\] 0 " "Pin \"RAM_W_data_t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[8\] 0 " "Pin \"RAM_W_data_t\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[9\] 0 " "Pin \"RAM_W_data_t\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[10\] 0 " "Pin \"RAM_W_data_t\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[11\] 0 " "Pin \"RAM_W_data_t\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[12\] 0 " "Pin \"RAM_W_data_t\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[13\] 0 " "Pin \"RAM_W_data_t\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[14\] 0 " "Pin \"RAM_W_data_t\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_W_data_t\[15\] 0 " "Pin \"RAM_W_data_t\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I_rd_t 0 " "Pin \"I_rd_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_s_t 0 " "Pin \"RF_s_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_wr_t 0 " "Pin \"RF_W_wr_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rp_rd_t 0 " "Pin \"RF_Rp_rd_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rq_rd_t 0 " "Pin \"RF_Rq_rd_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_s0_t 0 " "Pin \"alu_s0_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_rd_t 0 " "Pin \"D_rd_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_wr_t 0 " "Pin \"D_wr_t\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr_t\[0\] 0 " "Pin \"RF_W_addr_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr_t\[1\] 0 " "Pin \"RF_W_addr_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr_t\[2\] 0 " "Pin \"RF_W_addr_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr_t\[3\] 0 " "Pin \"RF_W_addr_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rp_addr_t\[0\] 0 " "Pin \"RF_Rp_addr_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rp_addr_t\[1\] 0 " "Pin \"RF_Rp_addr_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rp_addr_t\[2\] 0 " "Pin \"RF_Rp_addr_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rp_addr_t\[3\] 0 " "Pin \"RF_Rp_addr_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rq_addr_t\[0\] 0 " "Pin \"RF_Rq_addr_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rq_addr_t\[1\] 0 " "Pin \"RF_Rq_addr_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rq_addr_t\[2\] 0 " "Pin \"RF_Rq_addr_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_Rq_addr_t\[3\] 0 " "Pin \"RF_Rq_addr_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[0\] 0 " "Pin \"D_addr_t\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[1\] 0 " "Pin \"D_addr_t\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[2\] 0 " "Pin \"D_addr_t\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[3\] 0 " "Pin \"D_addr_t\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[4\] 0 " "Pin \"D_addr_t\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[5\] 0 " "Pin \"D_addr_t\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[6\] 0 " "Pin \"D_addr_t\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr_t\[7\] 0 " "Pin \"D_addr_t\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1552422539616 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1552422539616 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552422539889 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552422539920 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552422540206 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552422540618 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552422540627 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1552422540679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luiz/Documents/projects/ELE1717/processador_4/output_files/processador.fit.smsg " "Generated suppressed messages file /home/luiz/Documents/projects/ELE1717/processador_4/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552422540818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552422541012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:29:01 2019 " "Processing ended: Tue Mar 12 17:29:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552422541012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552422541012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552422541012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552422541012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552422542682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552422542683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:29:02 2019 " "Processing started: Tue Mar 12 17:29:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552422542683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552422542683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552422542683 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1552422544070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552422544131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552422544511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:29:04 2019 " "Processing ended: Tue Mar 12 17:29:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552422544511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552422544511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552422544511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552422544511 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1552422544589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552422545881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552422545881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:29:05 2019 " "Processing started: Tue Mar 12 17:29:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552422545881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552422545881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552422545882 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1552422545913 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552422546054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1552422546096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1552422546096 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1552422546204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1552422546216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1552422546217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_Div:div\|ax CLK_Div:div\|ax " "create_clock -period 1.000 -name CLK_Div:div\|ax CLK_Div:div\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546220 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unity:CU\|control_block:BC\|y_present.decoding control_unity:CU\|control_block:BC\|y_present.decoding " "create_clock -period 1.000 -name control_unity:CU\|control_block:BC\|y_present.decoding control_unity:CU\|control_block:BC\|y_present.decoding" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546220 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unity:CU\|control_block:BC\|y_present.search control_unity:CU\|control_block:BC\|y_present.search " "create_clock -period 1.000 -name control_unity:CU\|control_block:BC\|y_present.search control_unity:CU\|control_block:BC\|y_present.search" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546220 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546220 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546220 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1552422546224 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1552422546235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1552422546240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.359 " "Worst-case setup slack is -7.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.359      -523.040 CLK_Div:div\|ax  " "   -7.359      -523.040 CLK_Div:div\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691       -46.072 clk  " "   -2.691       -46.072 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078         0.000 control_unity:CU\|control_block:BC\|y_present.search  " "    0.078         0.000 control_unity:CU\|control_block:BC\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 control_unity:CU\|control_block:BC\|y_present.decoding  " "    0.213         0.000 control_unity:CU\|control_block:BC\|y_present.decoding " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1552422546241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.759 " "Worst-case hold slack is -2.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759        -5.936 control_unity:CU\|control_block:BC\|y_present.decoding  " "   -2.759        -5.936 control_unity:CU\|control_block:BC\|y_present.decoding " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512        -2.512 clk  " "   -2.512        -2.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369       -26.756 CLK_Div:div\|ax  " "   -1.369       -26.756 CLK_Div:div\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 control_unity:CU\|control_block:BC\|y_present.search  " "    0.323         0.000 control_unity:CU\|control_block:BC\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1552422546243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1552422546244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1552422546245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -623.828 CLK_Div:div\|ax  " "   -2.000      -623.828 CLK_Div:div\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -22.768 control_unity:CU\|control_block:BC\|y_present.search  " "   -1.423       -22.768 control_unity:CU\|control_block:BC\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk  " "   -1.380       -26.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unity:CU\|control_block:BC\|y_present.decoding  " "    0.500         0.000 control_unity:CU\|control_block:BC\|y_present.decoding " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1552422546246 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1552422546328 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1552422546330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1552422546355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.295 " "Worst-case setup slack is -3.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.295      -258.742 CLK_Div:div\|ax  " "   -3.295      -258.742 CLK_Div:div\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766        -9.357 clk  " "   -0.766        -9.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621         0.000 control_unity:CU\|control_block:BC\|y_present.search  " "    0.621         0.000 control_unity:CU\|control_block:BC\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625         0.000 control_unity:CU\|control_block:BC\|y_present.decoding  " "    0.625         0.000 control_unity:CU\|control_block:BC\|y_present.decoding " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1552422546358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.559 " "Worst-case hold slack is -1.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559        -1.559 clk  " "   -1.559        -1.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.553        -2.661 control_unity:CU\|control_block:BC\|y_present.decoding  " "   -1.553        -2.661 control_unity:CU\|control_block:BC\|y_present.decoding " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910       -18.660 CLK_Div:div\|ax  " "   -0.910       -18.660 CLK_Div:div\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 control_unity:CU\|control_block:BC\|y_present.search  " "    0.069         0.000 control_unity:CU\|control_block:BC\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1552422546362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1552422546367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1552422546371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -623.828 CLK_Div:div\|ax  " "   -2.000      -623.828 CLK_Div:div\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -22.768 control_unity:CU\|control_block:BC\|y_present.search  " "   -1.423       -22.768 control_unity:CU\|control_block:BC\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk  " "   -1.380       -26.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unity:CU\|control_block:BC\|y_present.decoding  " "    0.500         0.000 control_unity:CU\|control_block:BC\|y_present.decoding " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1552422546375 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1552422546475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1552422546508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1552422546509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552422546580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:29:06 2019 " "Processing ended: Tue Mar 12 17:29:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552422546580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552422546580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552422546580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552422546580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552422548613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552422548614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 17:29:08 2019 " "Processing started: Tue Mar 12 17:29:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552422548614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552422548614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552422548615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador.vo /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/ simulation " "Generated file processador.vo in folder \"/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1552422549001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552422549044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 17:29:09 2019 " "Processing ended: Tue Mar 12 17:29:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552422549044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552422549044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552422549044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552422549044 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552422549146 ""}
