
;/* *************************************************************************  *
;   COMMERCIAL IN CONFIDENCE
;   Copyright (C) 2017 Qualcomm Technologies International Ltd.
;
;   Qualcomm Technologies International Ltd.,
;   Churchill House,
;   Cambridge Business Park,
;   Cowley Park,
;   Cambridge, CB4 0WZ.
;   UK
;   http://www.csr.com
;
;   $Id: //depot/bg/Releases/ADK/ADK6.2/hydra_os_aura/fw/src/core/io/aura/d01/pio_ctrl_sys_io/io_map_8051.inc#1 $
;   $Name$
;   $Source$
;
;   DESCRIPTION
;      Hardware declarations header file (lower level).
;      Lists memory mapped register addresses.
;
;   MODIFICATIONS
;      1.0    12/04/99    RWY    First created.
;      1.x    xx/xx/xx    RWY    Automatically generated.
;
;*  *************************************************************************  */
;
	.define CLKGEN_ACTIVE_RATE_80M         '15'
	.define CLKGEN_ACTIVE_RATE_40M         '14'
	.define CLKGEN_ACTIVE_RATE_35M         '13'
	.define CLKGEN_ACTIVE_RATE_32M         '12'
	.define CLKGEN_ACTIVE_RATE_30M         '11'
	.define CLKGEN_ACTIVE_RATE_25M         '10'
	.define CLKGEN_ACTIVE_RATE_20M         '09'
	.define CLKGEN_ACTIVE_RATE_16M         '08'
	.define CLKGEN_ACTIVE_RATE_15M         '07'
	.define CLKGEN_ACTIVE_RATE_10M         '06'
	.define CLKGEN_ACTIVE_RATE_8M          '05'
	.define CLKGEN_ACTIVE_RATE_5M          '04'
	.define CLKGEN_ACTIVE_RATE_4M          '03'
	.define CLKGEN_ACTIVE_RATE_2M          '02'
	.define CLKGEN_ACTIVE_RATE_1M          '01'
	.define CLKGEN_ACTIVE_RATE_500K        '00'
	.define CLKGEN_CLK_SOURCE_SEL_80M      '00'
	.define CLKGEN_CLK_SOURCE_SEL_SLOW     '01'
	.define CLKGEN_CLK_SOURCE_SEL_FOSC     '02'
	.define MILDRED_INT_SOURCE_BUS_INT_POSN '00'
	.define MILDRED_INT_SOURCE_BUS_INT_WIDTH '01'
	.define MILDRED_INT_SOURCE_BUS_INT_MASK '01'
	.define MILDRED_INT_SOURCE_TIME_UPDATE_POSN '01'
	.define MILDRED_INT_SOURCE_TIME_UPDATE_WIDTH '01'
	.define MILDRED_INT_SOURCE_TIME_UPDATE_MASK '02'
	.define MILDRED_INT_SOURCE_PIO_RISING_POSN '02'
	.define MILDRED_INT_SOURCE_PIO_RISING_WIDTH '01'
	.define MILDRED_INT_SOURCE_PIO_RISING_MASK '04'
	.define MILDRED_INT_SOURCE_PIO_FALLING_POSN '03'
	.define MILDRED_INT_SOURCE_PIO_FALLING_WIDTH '01'
	.define MILDRED_INT_SOURCE_PIO_FALLING_MASK '08'
	.define MILDRED_INT_SOURCE_JANITOR_POSN '04'
	.define MILDRED_INT_SOURCE_JANITOR_WIDTH '01'
	.define MILDRED_INT_SOURCE_JANITOR_MASK '16'
	.define MILDRED_INT_SOURCE_DUMMY_POSN  '00'
	.define MILDRED_INT_SOURCE_DUMMY_WIDTH '01'
	.define MILDRED_INT_SOURCE_DUMMY_MASK  '01'
	.define PIO_SELECT_FUNC_CPU            '00'
	.define PIO_SELECT_FUNC_SIU            '01'
	.define PIO_SELECT_FUNC_SPECIAL1       '02'
	.define PIO_SELECT_FUNC_SPECIAL2       '03'
	.define UART_RATE_2K4                  '02'
	.define UART_RATE_9K6                  '08'
	.define UART_RATE_19K2                 '16'
	.define UART_RATE_38K4                 '31'
	.define UART_RATE_57K6                 '47'
	.define UART_RATE_115K2                '94'
	.define UART_RATE_230K4                '189'
	.define UART_RATE_460K8                '377'
	.define UART_RATE_921K6                '755'
	.define UART_RATE_1382K4               '1132'
	.define UART_RATE_1843K2               '1510'
	.define UART_RATE_2764K8               '2265'
	.define UART_RATE_3686K4               '3020'
	.define UART_RATE_5529K6               '4530'
	.define CLKGEN_ACTIVE_INT_LSB_POSN     '00'
	.define CLKGEN_ACTIVE_INT_LSB_WIDTH    '01'
	.define CLKGEN_ACTIVE_INT_LSB_MASK     '01'
	.define CLKGEN_ACTIVE_INT_MSB_POSN     '03'
	.define CLKGEN_ACTIVE_INT_MSB_WIDTH    '01'
	.define CLKGEN_ACTIVE_INT_MSB_MASK     '08'
	.define CLKGEN_ACTIVE_BUS_LSB_POSN     '04'
	.define CLKGEN_ACTIVE_BUS_LSB_WIDTH    '01'
	.define CLKGEN_ACTIVE_BUS_LSB_MASK     '16'
	.define CLKGEN_ACTIVE_BUS_MSB_POSN     '07'
	.define CLKGEN_ACTIVE_BUS_MSB_WIDTH    '01'
	.define CLKGEN_ACTIVE_BUS_MSB_MASK     '128'
	.define CLKGEN_ACTIVITY_EN_INT_POSN    '00'
	.define CLKGEN_ACTIVITY_EN_INT_WIDTH   '01'
	.define CLKGEN_ACTIVITY_EN_INT_MASK    '01'
	.define CLKGEN_ACTIVITY_EN_SPI_POSN    '01'
	.define CLKGEN_ACTIVITY_EN_SPI_WIDTH   '01'
	.define CLKGEN_ACTIVITY_EN_SPI_MASK    '02'
	.define CLKGEN_ACTIVITY_EN_BUS_POSN    '02'
	.define CLKGEN_ACTIVITY_EN_BUS_WIDTH   '01'
	.define CLKGEN_ACTIVITY_EN_BUS_MASK    '04'
	.define CLKGEN_STATUS_BUS_ACTIVE_POSN  '00'
	.define CLKGEN_STATUS_BUS_ACTIVE_WIDTH '01'
	.define CLKGEN_STATUS_BUS_ACTIVE_MASK  '01'
	.define CLKGEN_STATUS_INT_ACTIVE_POSN  '01'
	.define CLKGEN_STATUS_INT_ACTIVE_WIDTH '01'
	.define CLKGEN_STATUS_INT_ACTIVE_MASK  '02'
	.define CLKGEN_STATUS_SPI_ACTIVE_POSN  '02'
	.define CLKGEN_STATUS_SPI_ACTIVE_WIDTH '01'
	.define CLKGEN_STATUS_SPI_ACTIVE_MASK  '04'
	.define CLKGEN_REGS_EN_POSN            '00'
	.define CLKGEN_REGS_EN_WIDTH           '01'
	.define CLKGEN_REGS_EN_MASK            '01'
	.define CLKGEN_CLK_SOURCE_SEL_A_LSB_POSN '01'
	.define CLKGEN_CLK_SOURCE_SEL_A_LSB_WIDTH '01'
	.define CLKGEN_CLK_SOURCE_SEL_A_LSB_MASK '02'
	.define CLKGEN_CLK_SOURCE_SEL_A_MSB_POSN '02'
	.define CLKGEN_CLK_SOURCE_SEL_A_MSB_WIDTH '01'
	.define CLKGEN_CLK_SOURCE_SEL_A_MSB_MASK '04'
	.define CLKGEN_CLK_SOURCE_SEL_B_LSB_POSN '03'
	.define CLKGEN_CLK_SOURCE_SEL_B_LSB_WIDTH '01'
	.define CLKGEN_CLK_SOURCE_SEL_B_LSB_MASK '08'
	.define CLKGEN_CLK_SOURCE_SEL_B_MSB_POSN '04'
	.define CLKGEN_CLK_SOURCE_SEL_B_MSB_WIDTH '01'
	.define CLKGEN_CLK_SOURCE_SEL_B_MSB_MASK '16'
	.define CLKGEN_CLK_SOURCE_SEL_MUX_POSN '05'
	.define CLKGEN_CLK_SOURCE_SEL_MUX_WIDTH '01'
	.define CLKGEN_CLK_SOURCE_SEL_MUX_MASK '32'
	.define CLKGEN_CLK_SOURCE_SEL_MUX_A    '00'
	.define CLKGEN_CLK_SOURCE_SEL_MUX_B    '01'
	.define CLKGEN_PIO_EN_POSN             '06'
	.define CLKGEN_PIO_EN_WIDTH            '01'
	.define CLKGEN_PIO_EN_MASK             '64'
	.define CLKGEN_STATUS_SLOW_CLK_MON_INT_POSN '00'
	.define CLKGEN_STATUS_SLOW_CLK_MON_INT_WIDTH '01'
	.define CLKGEN_STATUS_SLOW_CLK_MON_INT_MASK '01'
	.define CLKGEN_TIMER_EN_POSN           '00'
	.define CLKGEN_TIMER_EN_WIDTH          '01'
	.define CLKGEN_TIMER_EN_MASK           '01'
	.define CLKGEN_TIMER_FAST_EN_POSN      '01'
	.define CLKGEN_TIMER_FAST_EN_WIDTH     '01'
	.define CLKGEN_TIMER_FAST_EN_MASK      '02'
	.define MILDRED_P0_0_POSN              '00'
	.define MILDRED_P0_0_WIDTH             '01'
	.define MILDRED_P0_0_MASK              '01'
	.define MILDRED_P0_1_POSN              '01'
	.define MILDRED_P0_1_WIDTH             '01'
	.define MILDRED_P0_1_MASK              '02'
	.define MILDRED_P0_2_POSN              '02'
	.define MILDRED_P0_2_WIDTH             '01'
	.define MILDRED_P0_2_MASK              '04'
	.define MILDRED_P0_3_POSN              '03'
	.define MILDRED_P0_3_WIDTH             '01'
	.define MILDRED_P0_3_MASK              '08'
	.define MILDRED_P0_4_POSN              '04'
	.define MILDRED_P0_4_WIDTH             '01'
	.define MILDRED_P0_4_MASK              '16'
	.define MILDRED_P0_5_POSN              '05'
	.define MILDRED_P0_5_WIDTH             '01'
	.define MILDRED_P0_5_MASK              '32'
	.define MILDRED_P0_6_POSN              '06'
	.define MILDRED_P0_6_WIDTH             '01'
	.define MILDRED_P0_6_MASK              '64'
	.define MILDRED_P0_7_POSN              '07'
	.define MILDRED_P0_7_WIDTH             '01'
	.define MILDRED_P0_7_MASK              '128'
	.define MILDRED_P0_DRIVE_EN_0_POSN     '00'
	.define MILDRED_P0_DRIVE_EN_0_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_0_MASK     '01'
	.define MILDRED_P0_DRIVE_EN_1_POSN     '01'
	.define MILDRED_P0_DRIVE_EN_1_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_1_MASK     '02'
	.define MILDRED_P0_DRIVE_EN_2_POSN     '02'
	.define MILDRED_P0_DRIVE_EN_2_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_2_MASK     '04'
	.define MILDRED_P0_DRIVE_EN_3_POSN     '03'
	.define MILDRED_P0_DRIVE_EN_3_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_3_MASK     '08'
	.define MILDRED_P0_DRIVE_EN_4_POSN     '04'
	.define MILDRED_P0_DRIVE_EN_4_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_4_MASK     '16'
	.define MILDRED_P0_DRIVE_EN_5_POSN     '05'
	.define MILDRED_P0_DRIVE_EN_5_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_5_MASK     '32'
	.define MILDRED_P0_DRIVE_EN_6_POSN     '06'
	.define MILDRED_P0_DRIVE_EN_6_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_6_MASK     '64'
	.define MILDRED_P0_DRIVE_EN_7_POSN     '07'
	.define MILDRED_P0_DRIVE_EN_7_WIDTH    '01'
	.define MILDRED_P0_DRIVE_EN_7_MASK     '128'
	.define MILDRED_P1_0_POSN              '00'
	.define MILDRED_P1_0_WIDTH             '01'
	.define MILDRED_P1_0_MASK              '01'
	.define MILDRED_P1_1_POSN              '01'
	.define MILDRED_P1_1_WIDTH             '01'
	.define MILDRED_P1_1_MASK              '02'
	.define MILDRED_P1_2_POSN              '02'
	.define MILDRED_P1_2_WIDTH             '01'
	.define MILDRED_P1_2_MASK              '04'
	.define MILDRED_P1_3_POSN              '03'
	.define MILDRED_P1_3_WIDTH             '01'
	.define MILDRED_P1_3_MASK              '08'
	.define MILDRED_P1_4_POSN              '04'
	.define MILDRED_P1_4_WIDTH             '01'
	.define MILDRED_P1_4_MASK              '16'
	.define MILDRED_P1_5_POSN              '05'
	.define MILDRED_P1_5_WIDTH             '01'
	.define MILDRED_P1_5_MASK              '32'
	.define MILDRED_P1_6_POSN              '06'
	.define MILDRED_P1_6_WIDTH             '01'
	.define MILDRED_P1_6_MASK              '64'
	.define MILDRED_P1_7_POSN              '07'
	.define MILDRED_P1_7_WIDTH             '01'
	.define MILDRED_P1_7_MASK              '128'
	.define MILDRED_P1_DRIVE_EN_0_POSN     '00'
	.define MILDRED_P1_DRIVE_EN_0_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_0_MASK     '01'
	.define MILDRED_P1_DRIVE_EN_1_POSN     '01'
	.define MILDRED_P1_DRIVE_EN_1_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_1_MASK     '02'
	.define MILDRED_P1_DRIVE_EN_2_POSN     '02'
	.define MILDRED_P1_DRIVE_EN_2_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_2_MASK     '04'
	.define MILDRED_P1_DRIVE_EN_3_POSN     '03'
	.define MILDRED_P1_DRIVE_EN_3_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_3_MASK     '08'
	.define MILDRED_P1_DRIVE_EN_4_POSN     '04'
	.define MILDRED_P1_DRIVE_EN_4_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_4_MASK     '16'
	.define MILDRED_P1_DRIVE_EN_5_POSN     '05'
	.define MILDRED_P1_DRIVE_EN_5_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_5_MASK     '32'
	.define MILDRED_P1_DRIVE_EN_6_POSN     '06'
	.define MILDRED_P1_DRIVE_EN_6_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_6_MASK     '64'
	.define MILDRED_P1_DRIVE_EN_7_POSN     '07'
	.define MILDRED_P1_DRIVE_EN_7_WIDTH    '01'
	.define MILDRED_P1_DRIVE_EN_7_MASK     '128'
	.define MILDRED_P2_0_POSN              '00'
	.define MILDRED_P2_0_WIDTH             '01'
	.define MILDRED_P2_0_MASK              '01'
	.define MILDRED_P2_1_POSN              '01'
	.define MILDRED_P2_1_WIDTH             '01'
	.define MILDRED_P2_1_MASK              '02'
	.define MILDRED_P2_2_POSN              '02'
	.define MILDRED_P2_2_WIDTH             '01'
	.define MILDRED_P2_2_MASK              '04'
	.define MILDRED_P2_3_POSN              '03'
	.define MILDRED_P2_3_WIDTH             '01'
	.define MILDRED_P2_3_MASK              '08'
	.define MILDRED_P2_4_POSN              '04'
	.define MILDRED_P2_4_WIDTH             '01'
	.define MILDRED_P2_4_MASK              '16'
	.define MILDRED_P2_5_POSN              '05'
	.define MILDRED_P2_5_WIDTH             '01'
	.define MILDRED_P2_5_MASK              '32'
	.define MILDRED_P2_6_POSN              '06'
	.define MILDRED_P2_6_WIDTH             '01'
	.define MILDRED_P2_6_MASK              '64'
	.define MILDRED_P2_7_POSN              '07'
	.define MILDRED_P2_7_WIDTH             '01'
	.define MILDRED_P2_7_MASK              '128'
	.define MILDRED_P2_DRIVE_EN_0_POSN     '00'
	.define MILDRED_P2_DRIVE_EN_0_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_0_MASK     '01'
	.define MILDRED_P2_DRIVE_EN_1_POSN     '01'
	.define MILDRED_P2_DRIVE_EN_1_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_1_MASK     '02'
	.define MILDRED_P2_DRIVE_EN_2_POSN     '02'
	.define MILDRED_P2_DRIVE_EN_2_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_2_MASK     '04'
	.define MILDRED_P2_DRIVE_EN_3_POSN     '03'
	.define MILDRED_P2_DRIVE_EN_3_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_3_MASK     '08'
	.define MILDRED_P2_DRIVE_EN_4_POSN     '04'
	.define MILDRED_P2_DRIVE_EN_4_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_4_MASK     '16'
	.define MILDRED_P2_DRIVE_EN_5_POSN     '05'
	.define MILDRED_P2_DRIVE_EN_5_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_5_MASK     '32'
	.define MILDRED_P2_DRIVE_EN_6_POSN     '06'
	.define MILDRED_P2_DRIVE_EN_6_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_6_MASK     '64'
	.define MILDRED_P2_DRIVE_EN_7_POSN     '07'
	.define MILDRED_P2_DRIVE_EN_7_WIDTH    '01'
	.define MILDRED_P2_DRIVE_EN_7_MASK     '128'
	.define MILDRED_P3_0_POSN              '00'
	.define MILDRED_P3_0_WIDTH             '01'
	.define MILDRED_P3_0_MASK              '01'
	.define MILDRED_P3_1_POSN              '01'
	.define MILDRED_P3_1_WIDTH             '01'
	.define MILDRED_P3_1_MASK              '02'
	.define MILDRED_P3_2_POSN              '02'
	.define MILDRED_P3_2_WIDTH             '01'
	.define MILDRED_P3_2_MASK              '04'
	.define MILDRED_P3_3_POSN              '03'
	.define MILDRED_P3_3_WIDTH             '01'
	.define MILDRED_P3_3_MASK              '08'
	.define MILDRED_P3_4_POSN              '04'
	.define MILDRED_P3_4_WIDTH             '01'
	.define MILDRED_P3_4_MASK              '16'
	.define MILDRED_P3_5_POSN              '05'
	.define MILDRED_P3_5_WIDTH             '01'
	.define MILDRED_P3_5_MASK              '32'
	.define MILDRED_P3_6_POSN              '06'
	.define MILDRED_P3_6_WIDTH             '01'
	.define MILDRED_P3_6_MASK              '64'
	.define MILDRED_P3_7_POSN              '07'
	.define MILDRED_P3_7_WIDTH             '01'
	.define MILDRED_P3_7_MASK              '128'
	.define MILDRED_P3_DRIVE_EN_0_POSN     '00'
	.define MILDRED_P3_DRIVE_EN_0_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_0_MASK     '01'
	.define MILDRED_P3_DRIVE_EN_1_POSN     '01'
	.define MILDRED_P3_DRIVE_EN_1_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_1_MASK     '02'
	.define MILDRED_P3_DRIVE_EN_2_POSN     '02'
	.define MILDRED_P3_DRIVE_EN_2_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_2_MASK     '04'
	.define MILDRED_P3_DRIVE_EN_3_POSN     '03'
	.define MILDRED_P3_DRIVE_EN_3_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_3_MASK     '08'
	.define MILDRED_P3_DRIVE_EN_4_POSN     '04'
	.define MILDRED_P3_DRIVE_EN_4_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_4_MASK     '16'
	.define MILDRED_P3_DRIVE_EN_5_POSN     '05'
	.define MILDRED_P3_DRIVE_EN_5_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_5_MASK     '32'
	.define MILDRED_P3_DRIVE_EN_6_POSN     '06'
	.define MILDRED_P3_DRIVE_EN_6_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_6_MASK     '64'
	.define MILDRED_P3_DRIVE_EN_7_POSN     '07'
	.define MILDRED_P3_DRIVE_EN_7_WIDTH    '01'
	.define MILDRED_P3_DRIVE_EN_7_MASK     '128'
	.define CLKGEN_CLOCK_RATE_STATUS_HI_LSB_POSN '00'
	.define CLKGEN_CLOCK_RATE_STATUS_HI_LSB_WIDTH '01'
	.define CLKGEN_CLOCK_RATE_STATUS_HI_LSB_MASK '01'
	.define CLKGEN_CLOCK_RATE_STATUS_HI_MSB_POSN '03'
	.define CLKGEN_CLOCK_RATE_STATUS_HI_MSB_WIDTH '01'
	.define CLKGEN_CLOCK_RATE_STATUS_HI_MSB_MASK '08'
	.define CLKGEN_CLOCK_RATE_STATUS_LO_LSB_POSN '00'
	.define CLKGEN_CLOCK_RATE_STATUS_LO_LSB_WIDTH '01'
	.define CLKGEN_CLOCK_RATE_STATUS_LO_LSB_MASK '01'
	.define CLKGEN_CLOCK_RATE_STATUS_LO_MSB_POSN '07'
	.define CLKGEN_CLOCK_RATE_STATUS_LO_MSB_WIDTH '01'
	.define CLKGEN_CLOCK_RATE_STATUS_LO_MSB_MASK '128'
	.define CLKGEN_DEBUG_SELECT_LSB_POSN   '00'
	.define CLKGEN_DEBUG_SELECT_LSB_WIDTH  '01'
	.define CLKGEN_DEBUG_SELECT_LSB_MASK   '01'
	.define CLKGEN_DEBUG_SELECT_MSB_POSN   '03'
	.define CLKGEN_DEBUG_SELECT_MSB_WIDTH  '01'
	.define CLKGEN_DEBUG_SELECT_MSB_MASK   '08'
	.define CLKGEN_MAX_CLOCK_RATE_LSB_POSN '00'
	.define CLKGEN_MAX_CLOCK_RATE_LSB_WIDTH '01'
	.define CLKGEN_MAX_CLOCK_RATE_LSB_MASK '01'
	.define CLKGEN_MAX_CLOCK_RATE_MSB_POSN '07'
	.define CLKGEN_MAX_CLOCK_RATE_MSB_WIDTH '01'
	.define CLKGEN_MAX_CLOCK_RATE_MSB_MASK '128'
	.define CLKGEN_MIN_CLOCK_RATE_LSB_POSN '00'
	.define CLKGEN_MIN_CLOCK_RATE_LSB_WIDTH '01'
	.define CLKGEN_MIN_CLOCK_RATE_LSB_MASK '01'
	.define CLKGEN_MIN_CLOCK_RATE_MSB_POSN '07'
	.define CLKGEN_MIN_CLOCK_RATE_MSB_WIDTH '01'
	.define CLKGEN_MIN_CLOCK_RATE_MSB_MASK '128'
	.define CLKGEN_TIMER_FAST_STATUS_HI_LSB_POSN '00'
	.define CLKGEN_TIMER_FAST_STATUS_HI_LSB_WIDTH '01'
	.define CLKGEN_TIMER_FAST_STATUS_HI_LSB_MASK '01'
	.define CLKGEN_TIMER_FAST_STATUS_HI_MSB_POSN '07'
	.define CLKGEN_TIMER_FAST_STATUS_HI_MSB_WIDTH '01'
	.define CLKGEN_TIMER_FAST_STATUS_HI_MSB_MASK '128'
	.define CLKGEN_TIMER_FAST_STATUS_LO_LSB_POSN '00'
	.define CLKGEN_TIMER_FAST_STATUS_LO_LSB_WIDTH '01'
	.define CLKGEN_TIMER_FAST_STATUS_LO_LSB_MASK '01'
	.define CLKGEN_TIMER_FAST_STATUS_LO_MSB_POSN '07'
	.define CLKGEN_TIMER_FAST_STATUS_LO_MSB_WIDTH '01'
	.define CLKGEN_TIMER_FAST_STATUS_LO_MSB_MASK '128'
	.define JANITOR_MAILBOX_IN_LSB_POSN    '00'
	.define JANITOR_MAILBOX_IN_LSB_WIDTH   '01'
	.define JANITOR_MAILBOX_IN_LSB_MASK    '01'
	.define JANITOR_MAILBOX_IN_MSB_POSN    '07'
	.define JANITOR_MAILBOX_IN_MSB_WIDTH   '01'
	.define JANITOR_MAILBOX_IN_MSB_MASK    '128'
	.define JANITOR_MAILBOX_OUT_LSB_POSN   '00'
	.define JANITOR_MAILBOX_OUT_LSB_WIDTH  '01'
	.define JANITOR_MAILBOX_OUT_LSB_MASK   '01'
	.define JANITOR_MAILBOX_OUT_MSB_POSN   '07'
	.define JANITOR_MAILBOX_OUT_MSB_WIDTH  '01'
	.define JANITOR_MAILBOX_OUT_MSB_MASK   '128'
	.define MILDRED_INT_VECTOR_HI_LSB_POSN '00'
	.define MILDRED_INT_VECTOR_HI_LSB_WIDTH '01'
	.define MILDRED_INT_VECTOR_HI_LSB_MASK '01'
	.define MILDRED_INT_VECTOR_HI_MSB_POSN '07'
	.define MILDRED_INT_VECTOR_HI_MSB_WIDTH '01'
	.define MILDRED_INT_VECTOR_HI_MSB_MASK '128'
	.define MILDRED_PIO_BANK_SELECT_LSB_POSN '00'
	.define MILDRED_PIO_BANK_SELECT_LSB_WIDTH '01'
	.define MILDRED_PIO_BANK_SELECT_LSB_MASK '01'
	.define MILDRED_PIO_BANK_SELECT_MSB_POSN '01'
	.define MILDRED_PIO_BANK_SELECT_MSB_WIDTH '01'
	.define MILDRED_PIO_BANK_SELECT_MSB_MASK '02'
	.define MILDRED_PIO_SELECT_0300_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_0300_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_0300_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_0300_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_0300_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_0300_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_0704_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_0704_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_0704_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_0704_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_0704_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_0704_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_1108_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_1108_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_1108_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_1108_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_1108_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_1108_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_1512_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_1512_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_1512_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_1512_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_1512_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_1512_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_1916_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_1916_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_1916_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_1916_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_1916_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_1916_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_2320_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_2320_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_2320_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_2320_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_2320_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_2320_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_2724_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_2724_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_2724_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_2724_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_2724_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_2724_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_3128_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_3128_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_3128_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_3128_MSB_POSN '07'
	.define MILDRED_PIO_SELECT_3128_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_3128_MSB_MASK '128'
	.define MILDRED_PIO_SELECT_TMRCTR0_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_TMRCTR0_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_TMRCTR0_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_TMRCTR0_MSB_POSN '06'
	.define MILDRED_PIO_SELECT_TMRCTR0_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_TMRCTR0_MSB_MASK '64'
	.define MILDRED_PIO_SELECT_TMRCTR1_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_TMRCTR1_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_TMRCTR1_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_TMRCTR1_MSB_POSN '06'
	.define MILDRED_PIO_SELECT_TMRCTR1_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_TMRCTR1_MSB_MASK '64'
	.define MILDRED_PIO_SELECT_TMRCTR2_LSB_POSN '00'
	.define MILDRED_PIO_SELECT_TMRCTR2_LSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_TMRCTR2_LSB_MASK '01'
	.define MILDRED_PIO_SELECT_TMRCTR2_MSB_POSN '06'
	.define MILDRED_PIO_SELECT_TMRCTR2_MSB_WIDTH '01'
	.define MILDRED_PIO_SELECT_TMRCTR2_MSB_MASK '64'
	.define MILDRED_TIMER_TIME_0700_LSB_POSN '00'
	.define MILDRED_TIMER_TIME_0700_LSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_0700_LSB_MASK '01'
	.define MILDRED_TIMER_TIME_0700_MSB_POSN '07'
	.define MILDRED_TIMER_TIME_0700_MSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_0700_MSB_MASK '128'
	.define MILDRED_TIMER_TIME_1508_LSB_POSN '00'
	.define MILDRED_TIMER_TIME_1508_LSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_1508_LSB_MASK '01'
	.define MILDRED_TIMER_TIME_1508_MSB_POSN '07'
	.define MILDRED_TIMER_TIME_1508_MSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_1508_MSB_MASK '128'
	.define MILDRED_TIMER_TIME_2316_LSB_POSN '00'
	.define MILDRED_TIMER_TIME_2316_LSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_2316_LSB_MASK '01'
	.define MILDRED_TIMER_TIME_2316_MSB_POSN '07'
	.define MILDRED_TIMER_TIME_2316_MSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_2316_MSB_MASK '128'
	.define MILDRED_TIMER_TIME_3124_LSB_POSN '00'
	.define MILDRED_TIMER_TIME_3124_LSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_3124_LSB_MASK '01'
	.define MILDRED_TIMER_TIME_3124_MSB_POSN '07'
	.define MILDRED_TIMER_TIME_3124_MSB_WIDTH '01'
	.define MILDRED_TIMER_TIME_3124_MSB_MASK '128'
	.define PIO_CTRL_IMEM_WABLM_LSB_POSN   '00'
	.define PIO_CTRL_IMEM_WABLM_LSB_WIDTH  '01'
	.define PIO_CTRL_IMEM_WABLM_LSB_MASK   '01'
	.define PIO_CTRL_IMEM_WABLM_MSB_POSN   '01'
	.define PIO_CTRL_IMEM_WABLM_MSB_WIDTH  '01'
	.define PIO_CTRL_IMEM_WABLM_MSB_MASK   '02'
	.define PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_LSB_POSN '00'
	.define PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_LSB_WIDTH '01'
	.define PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_LSB_MASK '01'
	.define PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_MSB_POSN '07'
	.define PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_MSB_WIDTH '01'
	.define PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_MSB_MASK '128'
   CLKGEN_ACTIVE_CLOCK_RATE       == 0x00DC
	CLKGEN_ACTIVE_CLOCK_RATE_WIDTH          	==	08
	.define CLKGEN_ACTIVE_INT_WIDTH                  '04'
	.define CLKGEN_ACTIVE_INT_POSN                   '00'
	.define CLKGEN_ACTIVE_INT_MASK                   '15'
	.define CLKGEN_ACTIVE_BUS_WIDTH                  '04'
	.define CLKGEN_ACTIVE_BUS_POSN                   '04'
	.define CLKGEN_ACTIVE_BUS_MASK                   '240'
   CLKGEN_ACTIVITY_ENABLES        == 0x00DB
	CLKGEN_ACTIVITY_ENABLES_WIDTH           	==	03
   CLKGEN_DEBUG_SELECT            == 0x00D4
	CLKGEN_DEBUG_SELECT_WIDTH               	==	04
   CLKGEN_ENABLES                 == 0x00D7
	CLKGEN_ENABLES_WIDTH                    	==	07
	.define CLKGEN_CLK_SOURCE_SEL_A_WIDTH            '02'
	.define CLKGEN_CLK_SOURCE_SEL_A_POSN             '01'
	.define CLKGEN_CLK_SOURCE_SEL_A_MASK             '06'
	.define CLKGEN_CLK_SOURCE_SEL_B_WIDTH            '02'
	.define CLKGEN_CLK_SOURCE_SEL_B_POSN             '03'
	.define CLKGEN_CLK_SOURCE_SEL_B_MASK             '24'
   CLKGEN_MAX_CLOCK_RATE          == 0x00D3
	CLKGEN_MAX_CLOCK_RATE_WIDTH             	==	08
   CLKGEN_MIN_CLOCK_RATE          == 0x00D2
	CLKGEN_MIN_CLOCK_RATE_WIDTH             	==	08
   CLKGEN_TIMER_ENABLES           == 0x00D1
	CLKGEN_TIMER_ENABLES_WIDTH              	==	02
   JANITOR_MAILBOX_OUT            == 0x00FE
	JANITOR_MAILBOX_OUT_WIDTH               	==	08
   MILDRED_DEEP_SLEEP_EN          == 0x00DF
	MILDRED_DEEP_SLEEP_EN_WIDTH             	==	01
   MILDRED_INT_EN                 == 0x00B1
	MILDRED_INT_EN_WIDTH                    	==	01
   MILDRED_INT_PRIORITIES         == 0x00B3
	MILDRED_INT_PRIORITIES_WIDTH            	==	08
   MILDRED_INT_PRIORITIES2        == 0x00B6
	MILDRED_INT_PRIORITIES2_WIDTH           	==	08
   MILDRED_INT_SOURCES2_EN        == 0x00B5
	MILDRED_INT_SOURCES2_EN_WIDTH           	==	08
   MILDRED_INT_SOURCES_EN         == 0x00B2
	MILDRED_INT_SOURCES_EN_WIDTH            	==	08
   MILDRED_INT_STATUS             == 0x00C0
	MILDRED_INT_STATUS_WIDTH                	==	08
   MILDRED_INT_STATUS2            == 0x00D8
	MILDRED_INT_STATUS2_WIDTH               	==	08
   MILDRED_INT_VECTOR_HI          == 0x00B4
	MILDRED_INT_VECTOR_HI_WIDTH             	==	08
   MILDRED_P0                     == 0x0080
	MILDRED_P0_WIDTH                        	==	08
	MILDRED_P0_0                            	==	0x0080
	MILDRED_P0_1                            	==	0x0081
	MILDRED_P0_2                            	==	0x0082
	MILDRED_P0_3                            	==	0x0083
	MILDRED_P0_4                            	==	0x0084
	MILDRED_P0_5                            	==	0x0085
	MILDRED_P0_6                            	==	0x0086
	MILDRED_P0_7                            	==	0x0087
   MILDRED_P0_DRIVE_EN            == 0x0091
	MILDRED_P0_DRIVE_EN_WIDTH               	==	08
   MILDRED_P1                     == 0x0090
	MILDRED_P1_WIDTH                        	==	08
	MILDRED_P1_0                            	==	0x0090
	MILDRED_P1_1                            	==	0x0091
	MILDRED_P1_2                            	==	0x0092
	MILDRED_P1_3                            	==	0x0093
	MILDRED_P1_4                            	==	0x0094
	MILDRED_P1_5                            	==	0x0095
	MILDRED_P1_6                            	==	0x0096
	MILDRED_P1_7                            	==	0x0097
   MILDRED_P1_DRIVE_EN            == 0x0092
	MILDRED_P1_DRIVE_EN_WIDTH               	==	08
   MILDRED_P2                     == 0x00A0
	MILDRED_P2_WIDTH                        	==	08
	MILDRED_P2_0                            	==	0x00A0
	MILDRED_P2_1                            	==	0x00A1
	MILDRED_P2_2                            	==	0x00A2
	MILDRED_P2_3                            	==	0x00A3
	MILDRED_P2_4                            	==	0x00A4
	MILDRED_P2_5                            	==	0x00A5
	MILDRED_P2_6                            	==	0x00A6
	MILDRED_P2_7                            	==	0x00A7
   MILDRED_P2_DRIVE_EN            == 0x0093
	MILDRED_P2_DRIVE_EN_WIDTH               	==	08
   MILDRED_P3                     == 0x00B0
	MILDRED_P3_WIDTH                        	==	08
	MILDRED_P3_0                            	==	0x00B0
	MILDRED_P3_1                            	==	0x00B1
	MILDRED_P3_2                            	==	0x00B2
	MILDRED_P3_3                            	==	0x00B3
	MILDRED_P3_4                            	==	0x00B4
	MILDRED_P3_5                            	==	0x00B5
	MILDRED_P3_6                            	==	0x00B6
	MILDRED_P3_7                            	==	0x00B7
   MILDRED_P3_DRIVE_EN            == 0x0094
	MILDRED_P3_DRIVE_EN_WIDTH               	==	08
   MILDRED_PIO_BANK_SELECT        == 0x00E1
	MILDRED_PIO_BANK_SELECT_WIDTH           	==	02
   MILDRED_PIO_SELECT_0300        == 0x00E2
	MILDRED_PIO_SELECT_0300_WIDTH           	==	08
   MILDRED_PIO_SELECT_0704        == 0x00E3
	MILDRED_PIO_SELECT_0704_WIDTH           	==	08
   MILDRED_PIO_SELECT_1108        == 0x00E4
	MILDRED_PIO_SELECT_1108_WIDTH           	==	08
   MILDRED_PIO_SELECT_1512        == 0x00E5
	MILDRED_PIO_SELECT_1512_WIDTH           	==	08
   MILDRED_PIO_SELECT_1916        == 0x00E6
	MILDRED_PIO_SELECT_1916_WIDTH           	==	08
   MILDRED_PIO_SELECT_2320        == 0x00E7
	MILDRED_PIO_SELECT_2320_WIDTH           	==	08
   MILDRED_PIO_SELECT_2724        == 0x00E9
	MILDRED_PIO_SELECT_2724_WIDTH           	==	08
   MILDRED_PIO_SELECT_3128        == 0x00EA
	MILDRED_PIO_SELECT_3128_WIDTH           	==	08
   MILDRED_PIO_SELECT_TMRCTR0     == 0x00F1
	MILDRED_PIO_SELECT_TMRCTR0_WIDTH        	==	07
   MILDRED_PIO_SELECT_TMRCTR1     == 0x00F2
	MILDRED_PIO_SELECT_TMRCTR1_WIDTH        	==	07
   MILDRED_PIO_SELECT_TMRCTR2     == 0x00F3
	MILDRED_PIO_SELECT_TMRCTR2_WIDTH        	==	07
   PIO_CTRL_IMEM_WABLM            == 0x00EB
	PIO_CTRL_IMEM_WABLM_WIDTH               	==	02
   PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CLEAR == 0x00FB
	PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CLEAR_WIDTH	==	01
   PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE == 0x00FC
	PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_CODE_WIDTH	==	08
   PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_ENABLE == 0x00FD
	PIO_CTRL_JANITOR_MAILBOX_WATCHDOG_ENABLE_WIDTH	==	01
	CLKGEN_ACTIVITY_STATUS                  	==	0x00DD
	CLKGEN_ACTIVITY_STATUS_WIDTH            	==	03
	CLKGEN_CLOCK_RATE_STATUS_HI             	==	0x00D9
	CLKGEN_CLOCK_RATE_STATUS_HI_WIDTH       	==	04
	CLKGEN_CLOCK_RATE_STATUS_LO             	==	0x00DA
	CLKGEN_CLOCK_RATE_STATUS_LO_WIDTH       	==	08
	CLKGEN_STATUS                           	==	0x00DE
	CLKGEN_STATUS_WIDTH                     	==	01
	CLKGEN_TIMER_FAST_STATUS_HI             	==	0x00D5
	CLKGEN_TIMER_FAST_STATUS_HI_WIDTH       	==	08
	CLKGEN_TIMER_FAST_STATUS_LO             	==	0x00D6
	CLKGEN_TIMER_FAST_STATUS_LO_WIDTH       	==	08
	JANITOR_MAILBOX_IN                      	==	0x00FF
	JANITOR_MAILBOX_IN_WIDTH                	==	08
	MILDRED_INT_UNMASKED_STATUS             	==	0x00E8
	MILDRED_INT_UNMASKED_STATUS_WIDTH       	==	08
	MILDRED_INT_UNMASKED_STATUS2            	==	0x00F8
	MILDRED_INT_UNMASKED_STATUS2_WIDTH      	==	08
	MILDRED_TIMER_TIME_0700                 	==	0x00A9
	MILDRED_TIMER_TIME_0700_WIDTH           	==	08
	MILDRED_TIMER_TIME_1508                 	==	0x00AA
	MILDRED_TIMER_TIME_1508_WIDTH           	==	08
	MILDRED_TIMER_TIME_2316                 	==	0x00AB
	MILDRED_TIMER_TIME_2316_WIDTH           	==	08
	MILDRED_TIMER_TIME_3124                 	==	0x00AC
	MILDRED_TIMER_TIME_3124_WIDTH           	==	08

	.define BT_EMAW_LSB_POSN               '00'
	.define BT_EMAW_LSB_WIDTH              '01'
	.define BT_EMAW_LSB_MASK               '01'
	.define BT_EMAW_MSB_POSN               '01'
	.define BT_EMAW_MSB_WIDTH              '01'
	.define BT_EMAW_MSB_MASK               '02'
	.define BT_EMA_LSB_POSN                '02'
	.define BT_EMA_LSB_WIDTH               '01'
	.define BT_EMA_LSB_MASK                '04'
	.define BT_EMA_MSB_POSN                '04'
	.define BT_EMA_MSB_WIDTH               '01'
	.define BT_EMA_MSB_MASK                '16'
	.define PIO_CTRL_SYS_PIO_EVENT_CLEAR_RISING_POSN '00'
	.define PIO_CTRL_SYS_PIO_EVENT_CLEAR_RISING_WIDTH '01'
	.define PIO_CTRL_SYS_PIO_EVENT_CLEAR_RISING_MASK '01'
	.define PIO_CTRL_SYS_PIO_EVENT_CLEAR_FALLING_POSN '01'
	.define PIO_CTRL_SYS_PIO_EVENT_CLEAR_FALLING_WIDTH '01'
	.define PIO_CTRL_SYS_PIO_EVENT_CLEAR_FALLING_MASK '02'
	.define PIO_SYS_TVALF3_LSB_POSN        '00'
	.define PIO_SYS_TVALF3_LSB_WIDTH       '01'
	.define PIO_SYS_TVALF3_LSB_MASK        '01'
	.define PIO_SYS_TVALF3_MSB_POSN        '03'
	.define PIO_SYS_TVALF3_MSB_WIDTH       '01'
	.define PIO_SYS_TVALF3_MSB_MASK        '08'
	.define PIO_SYS_TVALF1_LSB_POSN        '04'
	.define PIO_SYS_TVALF1_LSB_WIDTH       '01'
	.define PIO_SYS_TVALF1_LSB_MASK        '16'
	.define PIO_SYS_TVALF1_MSB_POSN        '07'
	.define PIO_SYS_TVALF1_MSB_WIDTH       '01'
	.define PIO_SYS_TVALF1_MSB_MASK        '128'
	.define PIO_SYS_TVALE1_LSB_POSN        '08'
	.define PIO_SYS_TVALE1_LSB_WIDTH       '01'
	.define PIO_SYS_TVALE1_LSB_MASK        '256'
	.define PIO_SYS_TVALE1_MSB_POSN        '11'
	.define PIO_SYS_TVALE1_MSB_WIDTH       '01'
	.define PIO_SYS_TVALE1_MSB_MASK        '2048'
	.define PIO_SYS_TVALD1_LSB_POSN        '12'
	.define PIO_SYS_TVALD1_LSB_WIDTH       '01'
	.define PIO_SYS_TVALD1_LSB_MASK        '4096'
	.define PIO_SYS_TVALD1_MSB_POSN        '15'
	.define PIO_SYS_TVALD1_MSB_WIDTH       '01'
	.define PIO_SYS_TVALD1_MSB_MASK        '32768'
	.define PIO_SYS_TVALC1_LSB_POSN        '00'
	.define PIO_SYS_TVALC1_LSB_WIDTH       '01'
	.define PIO_SYS_TVALC1_LSB_MASK        '01'
	.define PIO_SYS_TVALC1_MSB_POSN        '03'
	.define PIO_SYS_TVALC1_MSB_WIDTH       '01'
	.define PIO_SYS_TVALC1_MSB_MASK        '08'
	.define PIO_SYS_TVALB1_LSB_POSN        '04'
	.define PIO_SYS_TVALB1_LSB_WIDTH       '01'
	.define PIO_SYS_TVALB1_LSB_MASK        '16'
	.define PIO_SYS_TVALB1_MSB_POSN        '07'
	.define PIO_SYS_TVALB1_MSB_WIDTH       '01'
	.define PIO_SYS_TVALB1_MSB_MASK        '128'
	.define PIO_SYS_TVALA1_LSB_POSN        '08'
	.define PIO_SYS_TVALA1_LSB_WIDTH       '01'
	.define PIO_SYS_TVALA1_LSB_MASK        '256'
	.define PIO_SYS_TVALA1_MSB_POSN        '11'
	.define PIO_SYS_TVALA1_MSB_WIDTH       '01'
	.define PIO_SYS_TVALA1_MSB_MASK        '2048'
	.define PIO_SYS_TVALD_LSB_POSN         '12'
	.define PIO_SYS_TVALD_LSB_WIDTH        '01'
	.define PIO_SYS_TVALD_LSB_MASK         '4096'
	.define PIO_SYS_TVALD_MSB_POSN         '15'
	.define PIO_SYS_TVALD_MSB_WIDTH        '01'
	.define PIO_SYS_TVALD_MSB_MASK         '32768'
	.define PIO_SYS_TVALC_LSB_POSN         '00'
	.define PIO_SYS_TVALC_LSB_WIDTH        '01'
	.define PIO_SYS_TVALC_LSB_MASK         '01'
	.define PIO_SYS_TVALC_MSB_POSN         '03'
	.define PIO_SYS_TVALC_MSB_WIDTH        '01'
	.define PIO_SYS_TVALC_MSB_MASK         '08'
	.define PIO_SYS_TVALB_LSB_POSN         '04'
	.define PIO_SYS_TVALB_LSB_WIDTH        '01'
	.define PIO_SYS_TVALB_LSB_MASK         '16'
	.define PIO_SYS_TVALB_MSB_POSN         '07'
	.define PIO_SYS_TVALB_MSB_WIDTH        '01'
	.define PIO_SYS_TVALB_MSB_MASK         '128'
	.define PIO_SYS_TVALA_LSB_POSN         '08'
	.define PIO_SYS_TVALA_LSB_WIDTH        '01'
	.define PIO_SYS_TVALA_LSB_MASK         '256'
	.define PIO_SYS_TVALA_MSB_POSN         '11'
	.define PIO_SYS_TVALA_MSB_WIDTH        '01'
	.define PIO_SYS_TVALA_MSB_MASK         '2048'
   PIOCTRL_RAM0_EMA               == 0xF3BA
	PIOCTRL_RAM0_EMA_WIDTH                  	==	05
   PIO_CTRL_SYS_PIO_EVENT_CLEAR   == 0xF370
	PIO_CTRL_SYS_PIO_EVENT_CLEAR_WIDTH      	==	02
   PIO_CTRL_SYS_PIO_EVENT_FALLING_ENABLE == 0xF34C
	PIO_CTRL_SYS_PIO_EVENT_FALLING_ENABLE_WIDTH	==	96
   PIO_CTRL_SYS_PIO_EVENT_RISING_ENABLE == 0xF340
	PIO_CTRL_SYS_PIO_EVENT_RISING_ENABLE_WIDTH	==	96
   PIO_SYS_RAM_SEQ_TIMING_REG0    == 0xF3BC
	PIO_SYS_RAM_SEQ_TIMING_REG0_WIDTH       	==	16
	.define PIO_SYS_TVALF3_WIDTH                     '04'
	.define PIO_SYS_TVALF3_POSN                      '00'
	.define PIO_SYS_TVALF3_MASK                      '15'
	.define PIO_SYS_TVALF1_WIDTH                     '04'
	.define PIO_SYS_TVALF1_POSN                      '04'
	.define PIO_SYS_TVALF1_MASK                      '240'
	.define PIO_SYS_TVALE1_WIDTH                     '04'
	.define PIO_SYS_TVALE1_POSN                      '08'
	.define PIO_SYS_TVALE1_MASK                      '3840'
	.define PIO_SYS_TVALD1_WIDTH                     '04'
	.define PIO_SYS_TVALD1_POSN                      '12'
	.define PIO_SYS_TVALD1_MASK                      '61440'
   PIO_SYS_RAM_SEQ_TIMING_REG1    == 0xF3BE
	PIO_SYS_RAM_SEQ_TIMING_REG1_WIDTH       	==	16
	.define PIO_SYS_TVALC1_WIDTH                     '04'
	.define PIO_SYS_TVALC1_POSN                      '00'
	.define PIO_SYS_TVALC1_MASK                      '15'
	.define PIO_SYS_TVALB1_WIDTH                     '04'
	.define PIO_SYS_TVALB1_POSN                      '04'
	.define PIO_SYS_TVALB1_MASK                      '240'
	.define PIO_SYS_TVALA1_WIDTH                     '04'
	.define PIO_SYS_TVALA1_POSN                      '08'
	.define PIO_SYS_TVALA1_MASK                      '3840'
	.define PIO_SYS_TVALD_WIDTH                      '04'
	.define PIO_SYS_TVALD_POSN                       '12'
	.define PIO_SYS_TVALD_MASK                       '61440'
   PIO_SYS_RAM_SEQ_TIMING_REG2    == 0xF3C0
	PIO_SYS_RAM_SEQ_TIMING_REG2_WIDTH       	==	12
	.define PIO_SYS_TVALC_WIDTH                      '04'
	.define PIO_SYS_TVALC_POSN                       '00'
	.define PIO_SYS_TVALC_MASK                       '15'
	.define PIO_SYS_TVALB_WIDTH                      '04'
	.define PIO_SYS_TVALB_POSN                       '04'
	.define PIO_SYS_TVALB_MASK                       '240'
	.define PIO_SYS_TVALA_WIDTH                      '04'
	.define PIO_SYS_TVALA_POSN                       '08'
	.define PIO_SYS_TVALA_MASK                       '3840'
	PIO_CTRL_SYS_PIO_EVENT_FALLING_CAUSE    	==	0xF364
	PIO_CTRL_SYS_PIO_EVENT_FALLING_CAUSE_WIDTH	==	96
	PIO_CTRL_SYS_PIO_EVENT_RISING_CAUSE     	==	0xF358
	PIO_CTRL_SYS_PIO_EVENT_RISING_CAUSE_WIDTH	==	96

	.define CHIP_VERSION_MAJOR_LSB_POSN    '00'
	.define CHIP_VERSION_MAJOR_LSB_WIDTH   '01'
	.define CHIP_VERSION_MAJOR_LSB_MASK    '01'
	.define CHIP_VERSION_MAJOR_MSB_POSN    '07'
	.define CHIP_VERSION_MAJOR_MSB_WIDTH   '01'
	.define CHIP_VERSION_MAJOR_MSB_MASK    '128'
	.define CHIP_VERSION_VARIANT_LSB_POSN  '08'
	.define CHIP_VERSION_VARIANT_LSB_WIDTH '01'
	.define CHIP_VERSION_VARIANT_LSB_MASK  '256'
	.define CHIP_VERSION_VARIANT_MSB_POSN  '11'
	.define CHIP_VERSION_VARIANT_MSB_WIDTH '01'
	.define CHIP_VERSION_VARIANT_MSB_MASK  '2048'
	.define CHIP_VERSION_MINOR_LSB_POSN    '12'
	.define CHIP_VERSION_MINOR_LSB_WIDTH   '01'
	.define CHIP_VERSION_MINOR_LSB_MASK    '4096'
	.define CHIP_VERSION_MINOR_MSB_POSN    '15'
	.define CHIP_VERSION_MINOR_MSB_WIDTH   '01'
	.define CHIP_VERSION_MINOR_MSB_MASK    '32768'
	.define SUB_SYS_DEBUG_SELECT_LO_LSB_POSN '00'
	.define SUB_SYS_DEBUG_SELECT_LO_LSB_WIDTH '01'
	.define SUB_SYS_DEBUG_SELECT_LO_LSB_MASK '01'
	.define SUB_SYS_DEBUG_SELECT_LO_MSB_POSN '07'
	.define SUB_SYS_DEBUG_SELECT_LO_MSB_WIDTH '01'
	.define SUB_SYS_DEBUG_SELECT_LO_MSB_MASK '128'
	.define SUB_SYS_DEBUG_SELECT_HI_LSB_POSN '08'
	.define SUB_SYS_DEBUG_SELECT_HI_LSB_WIDTH '01'
	.define SUB_SYS_DEBUG_SELECT_HI_LSB_MASK '256'
	.define SUB_SYS_DEBUG_SELECT_HI_MSB_POSN '15'
	.define SUB_SYS_DEBUG_SELECT_HI_MSB_WIDTH '01'
	.define SUB_SYS_DEBUG_SELECT_HI_MSB_MASK '32768'
	.define SUB_SYS_MISC_SPI_STOP_OUT_EN_POSN '00'
	.define SUB_SYS_MISC_SPI_STOP_OUT_EN_WIDTH '01'
	.define SUB_SYS_MISC_SPI_STOP_OUT_EN_MASK '01'
	.define SUB_SYS_MISC_MMU_INIT_DONE_POSN '01'
	.define SUB_SYS_MISC_MMU_INIT_DONE_WIDTH '01'
	.define SUB_SYS_MISC_MMU_INIT_DONE_MASK '02'
	.define SUB_SYS_RST_STATUS_RESET_TYPE_POWER_ON '00'
	.define SUB_SYS_RST_STATUS_RESET_TYPE_P0_WATCHDOG '01'
	.define SUB_SYS_RST_STATUS_RESET_TYPE_P1_WATCHDOG '02'
	.define SUB_SYS_RST_STATUS_RESET_TYPE_DBG '04'
	.define SUB_SYS_ID_LSB_POSN            '00'
	.define SUB_SYS_ID_LSB_WIDTH           '01'
	.define SUB_SYS_ID_LSB_MASK            '01'
	.define SUB_SYS_ID_MSB_POSN            '03'
	.define SUB_SYS_ID_MSB_WIDTH           '01'
	.define SUB_SYS_ID_MSB_MASK            '08'
	.define SUB_SYS_LEGACY_CHIP_VERSION_LSB_POSN '00'
	.define SUB_SYS_LEGACY_CHIP_VERSION_LSB_WIDTH '01'
	.define SUB_SYS_LEGACY_CHIP_VERSION_LSB_MASK '01'
	.define SUB_SYS_LEGACY_CHIP_VERSION_MSB_POSN '15'
	.define SUB_SYS_LEGACY_CHIP_VERSION_MSB_WIDTH '01'
	.define SUB_SYS_LEGACY_CHIP_VERSION_MSB_MASK '32768'
	.define SUB_SYS_MAILBOX0_LSB_POSN      '00'
	.define SUB_SYS_MAILBOX0_LSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX0_LSB_MASK      '01'
	.define SUB_SYS_MAILBOX0_MSB_POSN      '15'
	.define SUB_SYS_MAILBOX0_MSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX0_MSB_MASK      '32768'
	.define SUB_SYS_MAILBOX1_LSB_POSN      '00'
	.define SUB_SYS_MAILBOX1_LSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX1_LSB_MASK      '01'
	.define SUB_SYS_MAILBOX1_MSB_POSN      '15'
	.define SUB_SYS_MAILBOX1_MSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX1_MSB_MASK      '32768'
	.define SUB_SYS_MAILBOX2_LSB_POSN      '00'
	.define SUB_SYS_MAILBOX2_LSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX2_LSB_MASK      '01'
	.define SUB_SYS_MAILBOX2_MSB_POSN      '15'
	.define SUB_SYS_MAILBOX2_MSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX2_MSB_MASK      '32768'
	.define SUB_SYS_MAILBOX3_LSB_POSN      '00'
	.define SUB_SYS_MAILBOX3_LSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX3_LSB_MASK      '01'
	.define SUB_SYS_MAILBOX3_MSB_POSN      '15'
	.define SUB_SYS_MAILBOX3_MSB_WIDTH     '01'
	.define SUB_SYS_MAILBOX3_MSB_MASK      '32768'
	.define SUB_SYS_P0_INTERRUPT1_LSB_POSN '00'
	.define SUB_SYS_P0_INTERRUPT1_LSB_WIDTH '01'
	.define SUB_SYS_P0_INTERRUPT1_LSB_MASK '01'
	.define SUB_SYS_P0_INTERRUPT1_MSB_POSN '15'
	.define SUB_SYS_P0_INTERRUPT1_MSB_WIDTH '01'
	.define SUB_SYS_P0_INTERRUPT1_MSB_MASK '32768'
	.define SUB_SYS_P0_INTERRUPT2_LSB_POSN '00'
	.define SUB_SYS_P0_INTERRUPT2_LSB_WIDTH '01'
	.define SUB_SYS_P0_INTERRUPT2_LSB_MASK '01'
	.define SUB_SYS_P0_INTERRUPT2_MSB_POSN '15'
	.define SUB_SYS_P0_INTERRUPT2_MSB_WIDTH '01'
	.define SUB_SYS_P0_INTERRUPT2_MSB_MASK '32768'
	.define SUB_SYS_REG_SRC_HASH_LSB_POSN  '00'
	.define SUB_SYS_REG_SRC_HASH_LSB_WIDTH '01'
	.define SUB_SYS_REG_SRC_HASH_LSB_MASK  '01'
	.define SUB_SYS_REG_SRC_HASH_MSB_POSN  '15'
	.define SUB_SYS_REG_SRC_HASH_MSB_WIDTH '01'
	.define SUB_SYS_REG_SRC_HASH_MSB_MASK  '32768'
	.define SUB_SYS_TRANSACTION_MUX_DBG_SEL_LSB_POSN '00'
	.define SUB_SYS_TRANSACTION_MUX_DBG_SEL_LSB_WIDTH '01'
	.define SUB_SYS_TRANSACTION_MUX_DBG_SEL_LSB_MASK '01'
	.define SUB_SYS_TRANSACTION_MUX_DBG_SEL_MSB_POSN '05'
	.define SUB_SYS_TRANSACTION_MUX_DBG_SEL_MSB_WIDTH '01'
	.define SUB_SYS_TRANSACTION_MUX_DBG_SEL_MSB_MASK '32'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_TRANSACTION_MUX '00'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_INTERRUPT '01'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_MISC '02'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DATA '03'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DEBUG '04'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_CLKGEN '05'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_IMEM_ARBITER '06'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_PMEM_ARBITER '07'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_REGS_ARBITER '08'
	.define SUB_SYS_COMMON__PIO_CTRL_SYS_DEBUG_SOURCE_DEBUG_REGS_ARBITER '09'
   SUB_SYS_DEBUG_SELECT           == 0xF332
	SUB_SYS_DEBUG_SELECT_WIDTH              	==	16
	.define SUB_SYS_DEBUG_SELECT_LO_WIDTH            '08'
	.define SUB_SYS_DEBUG_SELECT_LO_POSN             '00'
	.define SUB_SYS_DEBUG_SELECT_LO_MASK             '255'
	.define SUB_SYS_DEBUG_SELECT_HI_WIDTH            '08'
	.define SUB_SYS_DEBUG_SELECT_HI_POSN             '08'
	.define SUB_SYS_DEBUG_SELECT_HI_MASK             '65280'
   SUB_SYS_MAILBOX0               == 0xF326
	SUB_SYS_MAILBOX0_WIDTH                  	==	16
   SUB_SYS_MAILBOX1               == 0xF328
	SUB_SYS_MAILBOX1_WIDTH                  	==	16
   SUB_SYS_MAILBOX2               == 0xF32A
	SUB_SYS_MAILBOX2_WIDTH                  	==	16
   SUB_SYS_MAILBOX3               == 0xF32C
	SUB_SYS_MAILBOX3_WIDTH                  	==	16
   SUB_SYS_MISC_ENABLES           == 0xF324
	SUB_SYS_MISC_ENABLES_WIDTH              	==	02
   SUB_SYS_P0_INTERRUPT1          == 0xF320
	SUB_SYS_P0_INTERRUPT1_WIDTH             	==	16
   SUB_SYS_P0_INTERRUPT2          == 0xF322
	SUB_SYS_P0_INTERRUPT2_WIDTH             	==	16
   SUB_SYS_RST_STATUS             == 0xF330
	SUB_SYS_RST_STATUS_WIDTH                	==	03
   SUB_SYS_TRANSACTION_MUX_DBG_SEL == 0xF338
	SUB_SYS_TRANSACTION_MUX_DBG_SEL_WIDTH   	==	06
	SUB_SYS_CHIP_VERSION                    	==	0x1FD02
	SUB_SYS_CHIP_VERSION_WIDTH              	==	16
	SUB_SYS_CLK_MMU_COUNT                   	==	0xF33A
	SUB_SYS_CLK_MMU_COUNT_WIDTH             	==	32
	SUB_SYS_DEBUG_STATUS                    	==	0xF334
	SUB_SYS_DEBUG_STATUS_WIDTH              	==	32
	SUB_SYS_ID                              	==	0xF32E
	SUB_SYS_ID_WIDTH                        	==	04
	SUB_SYS_LEGACY_CHIP_VERSION             	==	0x1FF34
	SUB_SYS_LEGACY_CHIP_VERSION_WIDTH       	==	16
	SUB_SYS_REG_SRC_HASH                    	==	0x1F4C2
	SUB_SYS_REG_SRC_HASH_WIDTH              	==	16

	.define PIO_CTRL_DEBUG_STOP_POSN       '00'
	.define PIO_CTRL_DEBUG_STOP_WIDTH      '01'
	.define PIO_CTRL_DEBUG_STOP_MASK       '01'
	.define PIO_CTRL_DEBUG_STEP_POSN       '01'
	.define PIO_CTRL_DEBUG_STEP_WIDTH      '01'
	.define PIO_CTRL_DEBUG_STEP_MASK       '02'
	.define PIO_CTRL_DEBUG_BREAK_IN_EN_POSN '02'
	.define PIO_CTRL_DEBUG_BREAK_IN_EN_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_IN_EN_MASK '04'
	.define PIO_CTRL_DEBUG_BREAK_OUT_EN_POSN '03'
	.define PIO_CTRL_DEBUG_BREAK_OUT_EN_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_OUT_EN_MASK '08'
	.define PIO_CTRL_DEBUG_STATE_RUN       '00'
	.define PIO_CTRL_DEBUG_STATE_STEP      '01'
	.define PIO_CTRL_DEBUG_STATE_BREAK     '02'
	.define PIO_CTRL_DEBUG_STATE_EXTERNAL_BREAK '03'
	.define PIO_CTRL_DEBUG_STATE_STOP      '04'
	.define PIO_CTRL_DEBUG_BREAK_ADDR0_LSB_POSN '00'
	.define PIO_CTRL_DEBUG_BREAK_ADDR0_LSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR0_LSB_MASK '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR0_MSB_POSN '15'
	.define PIO_CTRL_DEBUG_BREAK_ADDR0_MSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR0_MSB_MASK '32768'
	.define PIO_CTRL_DEBUG_BREAK_ADDR1_LSB_POSN '00'
	.define PIO_CTRL_DEBUG_BREAK_ADDR1_LSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR1_LSB_MASK '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR1_MSB_POSN '15'
	.define PIO_CTRL_DEBUG_BREAK_ADDR1_MSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR1_MSB_MASK '32768'
	.define PIO_CTRL_DEBUG_BREAK_ADDR2_LSB_POSN '00'
	.define PIO_CTRL_DEBUG_BREAK_ADDR2_LSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR2_LSB_MASK '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR2_MSB_POSN '15'
	.define PIO_CTRL_DEBUG_BREAK_ADDR2_MSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_ADDR2_MSB_MASK '32768'
	.define PIO_CTRL_DEBUG_BREAK_EN_LSB_POSN '00'
	.define PIO_CTRL_DEBUG_BREAK_EN_LSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_EN_LSB_MASK '01'
	.define PIO_CTRL_DEBUG_BREAK_EN_MSB_POSN '02'
	.define PIO_CTRL_DEBUG_BREAK_EN_MSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_BREAK_EN_MSB_MASK '04'
	.define PIO_CTRL_DEBUG_PC_LSB_POSN     '00'
	.define PIO_CTRL_DEBUG_PC_LSB_WIDTH    '01'
	.define PIO_CTRL_DEBUG_PC_LSB_MASK     '01'
	.define PIO_CTRL_DEBUG_PC_MSB_POSN     '15'
	.define PIO_CTRL_DEBUG_PC_MSB_WIDTH    '01'
	.define PIO_CTRL_DEBUG_PC_MSB_MASK     '32768'
	.define PIO_CTRL_DEBUG_STOP_COUNT_LSB_POSN '00'
	.define PIO_CTRL_DEBUG_STOP_COUNT_LSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_STOP_COUNT_LSB_MASK '01'
	.define PIO_CTRL_DEBUG_STOP_COUNT_MSB_POSN '07'
	.define PIO_CTRL_DEBUG_STOP_COUNT_MSB_WIDTH '01'
	.define PIO_CTRL_DEBUG_STOP_COUNT_MSB_MASK '128'
   PIO_CTRL_DEBUG                 == 0xF010
	PIO_CTRL_DEBUG_WIDTH                    	==	04
   PIO_CTRL_DEBUG_BREAK_ADDR0     == 0xF002
	PIO_CTRL_DEBUG_BREAK_ADDR0_WIDTH        	==	16
   PIO_CTRL_DEBUG_BREAK_ADDR1     == 0xF004
	PIO_CTRL_DEBUG_BREAK_ADDR1_WIDTH        	==	16
   PIO_CTRL_DEBUG_BREAK_ADDR2     == 0xF006
	PIO_CTRL_DEBUG_BREAK_ADDR2_WIDTH        	==	16
   PIO_CTRL_DEBUG_BREAK_EN        == 0xF000
	PIO_CTRL_DEBUG_BREAK_EN_WIDTH           	==	03
	PIO_CTRL_DEBUG_PC                       	==	0xF008
	PIO_CTRL_DEBUG_PC_WIDTH                 	==	16
	PIO_CTRL_DEBUG_STATE                    	==	0xF00C
	PIO_CTRL_DEBUG_STATE_WIDTH              	==	03
	PIO_CTRL_DEBUG_STOPPED                  	==	0xF00A
	PIO_CTRL_DEBUG_STOPPED_WIDTH            	==	01
	PIO_CTRL_DEBUG_STOP_COUNT               	==	0xF00E
	PIO_CTRL_DEBUG_STOP_COUNT_WIDTH         	==	08

	.define DEEP_SLEEP_WAKEUP_TIMER_POSN   '00'
	.define DEEP_SLEEP_WAKEUP_TIMER_WIDTH  '01'
	.define DEEP_SLEEP_WAKEUP_TIMER_MASK   '01'
	.define DEEP_SLEEP_WAKEUP_XTAL_POSN    '01'
	.define DEEP_SLEEP_WAKEUP_XTAL_WIDTH   '01'
	.define DEEP_SLEEP_WAKEUP_XTAL_MASK    '02'
	.define DEEP_SLEEP_WAKEUP_SPIB_POSN    '02'
	.define DEEP_SLEEP_WAKEUP_SPIB_WIDTH   '01'
	.define DEEP_SLEEP_WAKEUP_SPIB_MASK    '04'
	.define DEEP_SLEEP_WAKEUP_PIO_POSN     '03'
	.define DEEP_SLEEP_WAKEUP_PIO_WIDTH    '01'
	.define DEEP_SLEEP_WAKEUP_PIO_MASK     '08'
	.define DEEP_SLEEP_WAKEUP_TBRIDGE2_POSN '11'
	.define DEEP_SLEEP_WAKEUP_TBRIDGE2_WIDTH '01'
	.define DEEP_SLEEP_WAKEUP_TBRIDGE2_MASK '2048'
	.define DEEP_SLEEP_WAKEUP_PMU_TS_POSN  '12'
	.define DEEP_SLEEP_WAKEUP_PMU_TS_WIDTH '01'
	.define DEEP_SLEEP_WAKEUP_PMU_TS_MASK  '4096'
	.define DEEP_SLEEP_WAKEUP_TOTAL_NUM_SOURCES '13'
	.define DEEP_SLEEP_WAKEUP_USB_POSN     '08'
	.define DEEP_SLEEP_WAKEUP_USB_WIDTH    '01'
	.define DEEP_SLEEP_WAKEUP_USB_MASK     '256'
	.define ATPG_NUM_SHIFT_CLK             '04'
	.define ATPG_NUM_COMPRESSOR_CHANNEL    '04'
	.define ATPG_NUM_DECOMPRESSOR_CHANNEL  '600'
	.define ATPG_NUM_STUCKATONLY_CHANNEL   '00'
	.define SYSTEM_BUS_HOST_SYS_POSN       '01'
	.define SYSTEM_BUS_HOST_SYS_WIDTH      '01'
	.define SYSTEM_BUS_HOST_SYS_MASK       '02'
	.define SYSTEM_BUS_BT_SYS_POSN         '02'
	.define SYSTEM_BUS_BT_SYS_WIDTH        '01'
	.define SYSTEM_BUS_BT_SYS_MASK         '04'
	.define SYSTEM_BUS_APPS_SYS_POSN       '04'
	.define SYSTEM_BUS_APPS_SYS_WIDTH      '01'
	.define SYSTEM_BUS_APPS_SYS_MASK       '16'
	.define SYSTEM_BUS_CURATOR_POSN        '00'
	.define SYSTEM_BUS_CURATOR_WIDTH       '01'
	.define SYSTEM_BUS_CURATOR_MASK        '01'
	.define SYSTEM_BUS_PIO_CTRL_SYS_POSN   '05'
	.define SYSTEM_BUS_PIO_CTRL_SYS_WIDTH  '01'
	.define SYSTEM_BUS_PIO_CTRL_SYS_MASK   '32'
	.define SYSTEM_BUS_AUDIO_SYS_POSN      '03'
	.define SYSTEM_BUS_AUDIO_SYS_WIDTH     '01'
	.define SYSTEM_BUS_AUDIO_SYS_MASK      '08'
	.define SYSTEM_BUS_NUM_SUBSYSTEMS      '06'
	.define SYSTEM_BUS_RANGE_LSB           '00'
	.define SYSTEM_BUS_RANGE_MSB           '05'
	.define WATCHDOG_DISABLE_CODE1         '26420'
	.define WATCHDOG_DISABLE_CODE2         '54975'
	.define WATCHDOG_DISABLE_CODE3         '49950'
	.define WATCHDOG_DEBUG_CODE3           '15794'
	.define WATCHDOG_STATUS_LSB_POSN       '00'
	.define WATCHDOG_STATUS_LSB_WIDTH      '01'
	.define WATCHDOG_STATUS_LSB_MASK       '01'
	.define WATCHDOG_STATUS_MSB_POSN       '03'
	.define WATCHDOG_STATUS_MSB_WIDTH      '01'
	.define WATCHDOG_STATUS_MSB_MASK       '08'
   WATCHDOG_DELAY                 == 0xF380
	WATCHDOG_DELAY_WIDTH                    	==	32
   WATCHDOG_DISABLE               == 0xF384
	WATCHDOG_DISABLE_WIDTH                  	==	16
   WATCHDOG_ENABLE                == 0xF386
	WATCHDOG_ENABLE_WIDTH                   	==	01
   WATCHDOG_KICK                  == 0xF388
	WATCHDOG_KICK_WIDTH                     	==	01
	WATCHDOG_KICK_PENDING                   	==	0xF38A
	WATCHDOG_KICK_PENDING_WIDTH             	==	01
	WATCHDOG_SLOW_KICK_PENDING              	==	0xF38E
	WATCHDOG_SLOW_KICK_PENDING_WIDTH        	==	01
	WATCHDOG_STATUS                         	==	0xF38C
	WATCHDOG_STATUS_WIDTH                   	==	04

	.define RAM_CTRL_PMEM_1024X16_ASLEEP_DS_RAM0_POSN '00'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_DS_RAM0_WIDTH '01'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_DS_RAM0_MASK '01'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_LS_RAM0_POSN '00'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_LS_RAM0_WIDTH '01'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_LS_RAM0_MASK '01'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_SD_RAM0_POSN '00'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_SD_RAM0_WIDTH '01'
	.define RAM_CTRL_PMEM_1024X16_ASLEEP_SD_RAM0_MASK '01'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_DS_RAM0_POSN '00'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_DS_RAM0_WIDTH '01'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_DS_RAM0_MASK '01'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_LS_RAM0_POSN '00'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_LS_RAM0_WIDTH '01'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_LS_RAM0_MASK '01'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_SD_RAM0_POSN '00'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_SD_RAM0_WIDTH '01'
	.define RAM_CTRL_PMEM_1024X16_AWAKE_SD_RAM0_MASK '01'
   RAM_CTRL_PMEM_1024X16_ASLEEP_DS == 0xF3A6
	RAM_CTRL_PMEM_1024X16_ASLEEP_DS_WIDTH   	==	01
   RAM_CTRL_PMEM_1024X16_ASLEEP_LS == 0xF3A8
	RAM_CTRL_PMEM_1024X16_ASLEEP_LS_WIDTH   	==	01
   RAM_CTRL_PMEM_1024X16_ASLEEP_SD == 0xF3AA
	RAM_CTRL_PMEM_1024X16_ASLEEP_SD_WIDTH   	==	01
   RAM_CTRL_PMEM_1024X16_AWAKE_DS == 0xF3A0
	RAM_CTRL_PMEM_1024X16_AWAKE_DS_WIDTH    	==	01
   RAM_CTRL_PMEM_1024X16_AWAKE_LS == 0xF3A2
	RAM_CTRL_PMEM_1024X16_AWAKE_LS_WIDTH    	==	01
   RAM_CTRL_PMEM_1024X16_AWAKE_SD == 0xF3A4
	RAM_CTRL_PMEM_1024X16_AWAKE_SD_WIDTH    	==	01

	.define BUS_INT_CONFIG_SUBSYSTEM_LSB_POSN '00'
	.define BUS_INT_CONFIG_SUBSYSTEM_LSB_WIDTH '01'
	.define BUS_INT_CONFIG_SUBSYSTEM_LSB_MASK '01'
	.define BUS_INT_CONFIG_SUBSYSTEM_MSB_POSN '03'
	.define BUS_INT_CONFIG_SUBSYSTEM_MSB_WIDTH '01'
	.define BUS_INT_CONFIG_SUBSYSTEM_MSB_MASK '08'
	.define BUS_INT_CONFIG_BLOCK_LSB_POSN  '04'
	.define BUS_INT_CONFIG_BLOCK_LSB_WIDTH '01'
	.define BUS_INT_CONFIG_BLOCK_LSB_MASK  '16'
	.define BUS_INT_CONFIG_BLOCK_MSB_POSN  '07'
	.define BUS_INT_CONFIG_BLOCK_MSB_WIDTH '01'
	.define BUS_INT_CONFIG_BLOCK_MSB_MASK  '128'
	.define BUS_INT_CONFIG_ENABLE_POSN     '08'
	.define BUS_INT_CONFIG_ENABLE_WIDTH    '01'
	.define BUS_INT_CONFIG_ENABLE_MASK     '256'
	.define BUS_INT_CONFIG_STATUS_CLEAR_ON_READ_POSN '09'
	.define BUS_INT_CONFIG_STATUS_CLEAR_ON_READ_WIDTH '01'
	.define BUS_INT_CONFIG_STATUS_CLEAR_ON_READ_MASK '512'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_LSB_POSN '00'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_LSB_WIDTH '01'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_LSB_MASK '01'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_MSB_POSN '03'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_MSB_WIDTH '01'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_MSB_MASK '08'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_LSB_POSN '04'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_LSB_WIDTH '01'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_LSB_MASK '16'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_MSB_POSN '07'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_MSB_WIDTH '01'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_MSB_MASK '128'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_LSB_POSN '08'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_LSB_WIDTH '01'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_LSB_MASK '256'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_MSB_POSN '11'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_MSB_WIDTH '01'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_MSB_MASK '2048'
	.define BUS_INT_CLEAR_LSB_POSN         '00'
	.define BUS_INT_CLEAR_LSB_WIDTH        '01'
	.define BUS_INT_CLEAR_LSB_MASK         '01'
	.define BUS_INT_CLEAR_MSB_POSN         '15'
	.define BUS_INT_CLEAR_MSB_WIDTH        '01'
	.define BUS_INT_CLEAR_MSB_MASK         '32768'
	.define BUS_INT_MASK_STATUS_LSB_POSN   '00'
	.define BUS_INT_MASK_STATUS_LSB_WIDTH  '01'
	.define BUS_INT_MASK_STATUS_LSB_MASK   '01'
	.define BUS_INT_MASK_STATUS_MSB_POSN   '15'
	.define BUS_INT_MASK_STATUS_MSB_WIDTH  '01'
	.define BUS_INT_MASK_STATUS_MSB_MASK   '32768'
	.define BUS_INT_SELECT_LSB_POSN        '00'
	.define BUS_INT_SELECT_LSB_WIDTH       '01'
	.define BUS_INT_SELECT_LSB_MASK        '01'
	.define BUS_INT_SELECT_MSB_POSN        '03'
	.define BUS_INT_SELECT_MSB_WIDTH       '01'
	.define BUS_INT_SELECT_MSB_MASK        '08'
	.define BUS_INT_SEND_INT_SEND_STATUS_LSB_POSN '00'
	.define BUS_INT_SEND_INT_SEND_STATUS_LSB_WIDTH '01'
	.define BUS_INT_SEND_INT_SEND_STATUS_LSB_MASK '01'
	.define BUS_INT_SEND_INT_SEND_STATUS_MSB_POSN '01'
	.define BUS_INT_SEND_INT_SEND_STATUS_MSB_WIDTH '01'
	.define BUS_INT_SEND_INT_SEND_STATUS_MSB_MASK '02'
	.define BUS_INT_SEND_INT_STATUS_FIELD_LSB_POSN '00'
	.define BUS_INT_SEND_INT_STATUS_FIELD_LSB_WIDTH '01'
	.define BUS_INT_SEND_INT_STATUS_FIELD_LSB_MASK '01'
	.define BUS_INT_SEND_INT_STATUS_FIELD_MSB_POSN '15'
	.define BUS_INT_SEND_INT_STATUS_FIELD_MSB_WIDTH '01'
	.define BUS_INT_SEND_INT_STATUS_FIELD_MSB_MASK '32768'
	.define BUS_INT_STATUS_LSB_POSN        '00'
	.define BUS_INT_STATUS_LSB_WIDTH       '01'
	.define BUS_INT_STATUS_LSB_MASK        '01'
	.define BUS_INT_STATUS_MSB_POSN        '15'
	.define BUS_INT_STATUS_MSB_WIDTH       '01'
	.define BUS_INT_STATUS_MSB_MASK        '32768'
   BUS_INT_CLEAR                  == 0xF306
	BUS_INT_CLEAR_WIDTH                     	==	16
   BUS_INT_CONFIG                 == 0xF302
	BUS_INT_CONFIG_WIDTH                    	==	10
   BUS_INT_MASK                   == 0xF304
	BUS_INT_MASK_WIDTH                      	==	16
   BUS_INT_SELECT                 == 0xF300
	BUS_INT_SELECT_WIDTH                    	==	04
   BUS_INT_SEND_INT_CONFIG        == 0xF30E
	BUS_INT_SEND_INT_CONFIG_WIDTH           	==	12
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_WIDTH  '04'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_POSN   '00'
	.define BUS_INT_SEND_INT_CONFIG_SUBSYSTEM_MASK   '15'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_WIDTH '04'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_POSN '04'
	.define BUS_INT_SEND_INT_CONFIG_SRC_BLOCK_ID_MASK '240'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_WIDTH '04'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_POSN '08'
	.define BUS_INT_SEND_INT_CONFIG_DEST_BLOCK_ID_MASK '3840'
   BUS_INT_SEND_INT_STATUS_FIELD  == 0xF310
	BUS_INT_SEND_INT_STATUS_FIELD_WIDTH     	==	16
	BUS_INT_CONFIG_STATUS                   	==	0xF30A
	BUS_INT_CONFIG_STATUS_WIDTH             	==	10
	BUS_INT_MASK_STATUS                     	==	0xF30C
	BUS_INT_MASK_STATUS_WIDTH               	==	16
	BUS_INT_SEND_INT_SEND_STATUS            	==	0xF312
	BUS_INT_SEND_INT_SEND_STATUS_WIDTH      	==	02
	BUS_INT_STATUS                          	==	0xF308
	BUS_INT_STATUS_WIDTH                    	==	16

	.define MILDRED_INTERNAL_INT_REGS_INT_PRE_2_POSN '00'
	.define MILDRED_INTERNAL_INT_REGS_INT_PRE_2_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_INT_PRE_2_MASK '01'
	.define MILDRED_INTERNAL_INT_REGS_INT_LOW_POSN '01'
	.define MILDRED_INTERNAL_INT_REGS_INT_LOW_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_INT_LOW_MASK '02'
	.define MILDRED_INTERNAL_INT_REGS_INT_HIGH_POSN '02'
	.define MILDRED_INTERNAL_INT_REGS_INT_HIGH_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_INT_HIGH_MASK '04'
	.define MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_DATA_POSN '03'
	.define MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_DATA_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_DATA_MASK '08'
	.define MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_DATA_POSN '04'
	.define MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_DATA_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_DATA_MASK '16'
	.define MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_HIGH_PRIORITY_DATA_POSN '05'
	.define MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_HIGH_PRIORITY_DATA_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_EXT_0_ISR_HIGH_PRIORITY_DATA_MASK '32'
	.define MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_HIGH_PRIORITY_DATA_POSN '06'
	.define MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_HIGH_PRIORITY_DATA_WIDTH '01'
	.define MILDRED_INTERNAL_INT_REGS_EXT_1_ISR_HIGH_PRIORITY_DATA_MASK '64'
	.define MILDRED_TMOD_TIMER_MODE_13_BIT '00'
	.define MILDRED_TMOD_TIMER_MODE_16_BIT '01'
	.define MILDRED_TMOD_TIMER_MODE_8_BIT_AUTO_RELOAD '02'
	.define MILDRED_TMOD_TIMER_MODE_SPLIT  '03'
	.define MILDRED_ACC_0_POSN             '00'
	.define MILDRED_ACC_0_WIDTH            '01'
	.define MILDRED_ACC_0_MASK             '01'
	.define MILDRED_ACC_1_POSN             '01'
	.define MILDRED_ACC_1_WIDTH            '01'
	.define MILDRED_ACC_1_MASK             '02'
	.define MILDRED_ACC_2_POSN             '02'
	.define MILDRED_ACC_2_WIDTH            '01'
	.define MILDRED_ACC_2_MASK             '04'
	.define MILDRED_ACC_3_POSN             '03'
	.define MILDRED_ACC_3_WIDTH            '01'
	.define MILDRED_ACC_3_MASK             '08'
	.define MILDRED_ACC_4_POSN             '04'
	.define MILDRED_ACC_4_WIDTH            '01'
	.define MILDRED_ACC_4_MASK             '16'
	.define MILDRED_ACC_5_POSN             '05'
	.define MILDRED_ACC_5_WIDTH            '01'
	.define MILDRED_ACC_5_MASK             '32'
	.define MILDRED_ACC_6_POSN             '06'
	.define MILDRED_ACC_6_WIDTH            '01'
	.define MILDRED_ACC_6_MASK             '64'
	.define MILDRED_ACC_7_POSN             '07'
	.define MILDRED_ACC_7_WIDTH            '01'
	.define MILDRED_ACC_7_MASK             '128'
	.define MILDRED_B_0_POSN               '00'
	.define MILDRED_B_0_WIDTH              '01'
	.define MILDRED_B_0_MASK               '01'
	.define MILDRED_B_1_POSN               '01'
	.define MILDRED_B_1_WIDTH              '01'
	.define MILDRED_B_1_MASK               '02'
	.define MILDRED_B_2_POSN               '02'
	.define MILDRED_B_2_WIDTH              '01'
	.define MILDRED_B_2_MASK               '04'
	.define MILDRED_B_3_POSN               '03'
	.define MILDRED_B_3_WIDTH              '01'
	.define MILDRED_B_3_MASK               '08'
	.define MILDRED_B_4_POSN               '04'
	.define MILDRED_B_4_WIDTH              '01'
	.define MILDRED_B_4_MASK               '16'
	.define MILDRED_B_5_POSN               '05'
	.define MILDRED_B_5_WIDTH              '01'
	.define MILDRED_B_5_MASK               '32'
	.define MILDRED_B_6_POSN               '06'
	.define MILDRED_B_6_WIDTH              '01'
	.define MILDRED_B_6_MASK               '64'
	.define MILDRED_B_7_POSN               '07'
	.define MILDRED_B_7_WIDTH              '01'
	.define MILDRED_B_7_MASK               '128'
	.define MILDRED_IE_EX0_POSN            '00'
	.define MILDRED_IE_EX0_WIDTH           '01'
	.define MILDRED_IE_EX0_MASK            '01'
	.define MILDRED_IE_ET0_POSN            '01'
	.define MILDRED_IE_ET0_WIDTH           '01'
	.define MILDRED_IE_ET0_MASK            '02'
	.define MILDRED_IE_EX1_POSN            '02'
	.define MILDRED_IE_EX1_WIDTH           '01'
	.define MILDRED_IE_EX1_MASK            '04'
	.define MILDRED_IE_ET1_POSN            '03'
	.define MILDRED_IE_ET1_WIDTH           '01'
	.define MILDRED_IE_ET1_MASK            '08'
	.define MILDRED_IE_ES_POSN             '04'
	.define MILDRED_IE_ES_WIDTH            '01'
	.define MILDRED_IE_ES_MASK             '16'
	.define MILDRED_IE_ET2_POSN            '05'
	.define MILDRED_IE_ET2_WIDTH           '01'
	.define MILDRED_IE_ET2_MASK            '32'
	.define MILDRED_IE_RSVD_6_POSN         '06'
	.define MILDRED_IE_RSVD_6_WIDTH        '01'
	.define MILDRED_IE_RSVD_6_MASK         '64'
	.define MILDRED_IE_EA_POSN             '07'
	.define MILDRED_IE_EA_WIDTH            '01'
	.define MILDRED_IE_EA_MASK             '128'
	.define MILDRED_IP_PX0_POSN            '00'
	.define MILDRED_IP_PX0_WIDTH           '01'
	.define MILDRED_IP_PX0_MASK            '01'
	.define MILDRED_IP_PT0_POSN            '01'
	.define MILDRED_IP_PT0_WIDTH           '01'
	.define MILDRED_IP_PT0_MASK            '02'
	.define MILDRED_IP_PX1_POSN            '02'
	.define MILDRED_IP_PX1_WIDTH           '01'
	.define MILDRED_IP_PX1_MASK            '04'
	.define MILDRED_IP_PT1_POSN            '03'
	.define MILDRED_IP_PT1_WIDTH           '01'
	.define MILDRED_IP_PT1_MASK            '08'
	.define MILDRED_IP_PS_POSN             '04'
	.define MILDRED_IP_PS_WIDTH            '01'
	.define MILDRED_IP_PS_MASK             '16'
	.define MILDRED_IP_PT2_POSN            '05'
	.define MILDRED_IP_PT2_WIDTH           '01'
	.define MILDRED_IP_PT2_MASK            '32'
	.define MILDRED_IP_RSVD_6_POSN         '06'
	.define MILDRED_IP_RSVD_6_WIDTH        '01'
	.define MILDRED_IP_RSVD_6_MASK         '64'
	.define MILDRED_IP_RSVD_7_POSN         '07'
	.define MILDRED_IP_RSVD_7_WIDTH        '01'
	.define MILDRED_IP_RSVD_7_MASK         '128'
	.define MILDRED_PCON_0_POSN            '00'
	.define MILDRED_PCON_0_WIDTH           '01'
	.define MILDRED_PCON_0_MASK            '01'
	.define MILDRED_PCON_1_POSN            '01'
	.define MILDRED_PCON_1_WIDTH           '01'
	.define MILDRED_PCON_1_MASK            '02'
	.define MILDRED_PCON_2_POSN            '02'
	.define MILDRED_PCON_2_WIDTH           '01'
	.define MILDRED_PCON_2_MASK            '04'
	.define MILDRED_PCON_3_POSN            '03'
	.define MILDRED_PCON_3_WIDTH           '01'
	.define MILDRED_PCON_3_MASK            '08'
	.define MILDRED_PCON_4_POSN            '04'
	.define MILDRED_PCON_4_WIDTH           '01'
	.define MILDRED_PCON_4_MASK            '16'
	.define MILDRED_PCON_5_POSN            '05'
	.define MILDRED_PCON_5_WIDTH           '01'
	.define MILDRED_PCON_5_MASK            '32'
	.define MILDRED_PCON_6_POSN            '06'
	.define MILDRED_PCON_6_WIDTH           '01'
	.define MILDRED_PCON_6_MASK            '64'
	.define MILDRED_PCON_SMOD_POSN         '07'
	.define MILDRED_PCON_SMOD_WIDTH        '01'
	.define MILDRED_PCON_SMOD_MASK         '128'
	.define MILDRED_PSW_P_POSN             '00'
	.define MILDRED_PSW_P_WIDTH            '01'
	.define MILDRED_PSW_P_MASK             '01'
	.define MILDRED_PSW_USER_POSN          '01'
	.define MILDRED_PSW_USER_WIDTH         '01'
	.define MILDRED_PSW_USER_MASK          '02'
	.define MILDRED_PSW_OV_POSN            '02'
	.define MILDRED_PSW_OV_WIDTH           '01'
	.define MILDRED_PSW_OV_MASK            '04'
	.define MILDRED_PSW_RS0_POSN           '03'
	.define MILDRED_PSW_RS0_WIDTH          '01'
	.define MILDRED_PSW_RS0_MASK           '08'
	.define MILDRED_PSW_RS1_POSN           '04'
	.define MILDRED_PSW_RS1_WIDTH          '01'
	.define MILDRED_PSW_RS1_MASK           '16'
	.define MILDRED_PSW_F0_POSN            '05'
	.define MILDRED_PSW_F0_WIDTH           '01'
	.define MILDRED_PSW_F0_MASK            '32'
	.define MILDRED_PSW_AC_POSN            '06'
	.define MILDRED_PSW_AC_WIDTH           '01'
	.define MILDRED_PSW_AC_MASK            '64'
	.define MILDRED_PSW_CY_POSN            '07'
	.define MILDRED_PSW_CY_WIDTH           '01'
	.define MILDRED_PSW_CY_MASK            '128'
	.define MILDRED_SCON_RI_POSN           '00'
	.define MILDRED_SCON_RI_WIDTH          '01'
	.define MILDRED_SCON_RI_MASK           '01'
	.define MILDRED_SCON_TI_POSN           '01'
	.define MILDRED_SCON_TI_WIDTH          '01'
	.define MILDRED_SCON_TI_MASK           '02'
	.define MILDRED_SCON_RB8_POSN          '02'
	.define MILDRED_SCON_RB8_WIDTH         '01'
	.define MILDRED_SCON_RB8_MASK          '04'
	.define MILDRED_SCON_TB8_POSN          '03'
	.define MILDRED_SCON_TB8_WIDTH         '01'
	.define MILDRED_SCON_TB8_MASK          '08'
	.define MILDRED_SCON_REN_POSN          '04'
	.define MILDRED_SCON_REN_WIDTH         '01'
	.define MILDRED_SCON_REN_MASK          '16'
	.define MILDRED_SCON_SM2_POSN          '05'
	.define MILDRED_SCON_SM2_WIDTH         '01'
	.define MILDRED_SCON_SM2_MASK          '32'
	.define MILDRED_SCON_SM1_POSN          '06'
	.define MILDRED_SCON_SM1_WIDTH         '01'
	.define MILDRED_SCON_SM1_MASK          '64'
	.define MILDRED_SCON_SM0_POSN          '07'
	.define MILDRED_SCON_SM0_WIDTH         '01'
	.define MILDRED_SCON_SM0_MASK          '128'
	.define MILDRED_TCON_CPRL2_POSN        '00'
	.define MILDRED_TCON_CPRL2_WIDTH       '01'
	.define MILDRED_TCON_CPRL2_MASK        '01'
	.define MILDRED_TCON_CT2_POSN          '01'
	.define MILDRED_TCON_CT2_WIDTH         '01'
	.define MILDRED_TCON_CT2_MASK          '02'
	.define MILDRED_TCON_TR2_POSN          '02'
	.define MILDRED_TCON_TR2_WIDTH         '01'
	.define MILDRED_TCON_TR2_MASK          '04'
	.define MILDRED_TCON_EXEN2_POSN        '03'
	.define MILDRED_TCON_EXEN2_WIDTH       '01'
	.define MILDRED_TCON_EXEN2_MASK        '08'
	.define MILDRED_TCON_TCLK_POSN         '04'
	.define MILDRED_TCON_TCLK_WIDTH        '01'
	.define MILDRED_TCON_TCLK_MASK         '16'
	.define MILDRED_TCON_RCLK_POSN         '05'
	.define MILDRED_TCON_RCLK_WIDTH        '01'
	.define MILDRED_TCON_RCLK_MASK         '32'
	.define MILDRED_TCON_EXF2_POSN         '06'
	.define MILDRED_TCON_EXF2_WIDTH        '01'
	.define MILDRED_TCON_EXF2_MASK         '64'
	.define MILDRED_TCON_TF2_POSN          '07'
	.define MILDRED_TCON_TF2_WIDTH         '01'
	.define MILDRED_TCON_TF2_MASK          '128'
	.define MILDRED_TCON_IT0_POSN          '00'
	.define MILDRED_TCON_IT0_WIDTH         '01'
	.define MILDRED_TCON_IT0_MASK          '01'
	.define MILDRED_TCON_IE0_POSN          '01'
	.define MILDRED_TCON_IE0_WIDTH         '01'
	.define MILDRED_TCON_IE0_MASK          '02'
	.define MILDRED_TCON_IT1_POSN          '02'
	.define MILDRED_TCON_IT1_WIDTH         '01'
	.define MILDRED_TCON_IT1_MASK          '04'
	.define MILDRED_TCON_IE1_POSN          '03'
	.define MILDRED_TCON_IE1_WIDTH         '01'
	.define MILDRED_TCON_IE1_MASK          '08'
	.define MILDRED_TCON_TR0_POSN          '04'
	.define MILDRED_TCON_TR0_WIDTH         '01'
	.define MILDRED_TCON_TR0_MASK          '16'
	.define MILDRED_TCON_TF0_POSN          '05'
	.define MILDRED_TCON_TF0_WIDTH         '01'
	.define MILDRED_TCON_TF0_MASK          '32'
	.define MILDRED_TCON_TR1_POSN          '06'
	.define MILDRED_TCON_TR1_WIDTH         '01'
	.define MILDRED_TCON_TR1_MASK          '64'
	.define MILDRED_TCON_TF1_POSN          '07'
	.define MILDRED_TCON_TF1_WIDTH         '01'
	.define MILDRED_TCON_TF1_MASK          '128'
	.define MILDRED_TMOD_0_POSN            '00'
	.define MILDRED_TMOD_0_WIDTH           '01'
	.define MILDRED_TMOD_0_MASK            '01'
	.define MILDRED_TMOD_T0M0_POSN         '00'
	.define MILDRED_TMOD_T0M0_WIDTH        '01'
	.define MILDRED_TMOD_T0M0_MASK         '01'
	.define MILDRED_TMOD_1_POSN            '01'
	.define MILDRED_TMOD_1_WIDTH           '01'
	.define MILDRED_TMOD_1_MASK            '02'
	.define MILDRED_TMOD_T0M1_POSN         '01'
	.define MILDRED_TMOD_T0M1_WIDTH        '01'
	.define MILDRED_TMOD_T0M1_MASK         '02'
	.define MILDRED_TMOD_T0_MODE_LSB_POSN  '00'
	.define MILDRED_TMOD_T0_MODE_LSB_WIDTH '01'
	.define MILDRED_TMOD_T0_MODE_LSB_MASK  '01'
	.define MILDRED_TMOD_T0_MODE_MSB_POSN  '01'
	.define MILDRED_TMOD_T0_MODE_MSB_WIDTH '01'
	.define MILDRED_TMOD_T0_MODE_MSB_MASK  '02'
	.define MILDRED_TMOD_2_POSN            '02'
	.define MILDRED_TMOD_2_WIDTH           '01'
	.define MILDRED_TMOD_2_MASK            '04'
	.define MILDRED_TMOD_TC0_POSN          '02'
	.define MILDRED_TMOD_TC0_WIDTH         '01'
	.define MILDRED_TMOD_TC0_MASK          '04'
	.define MILDRED_TMOD_3_POSN            '03'
	.define MILDRED_TMOD_3_WIDTH           '01'
	.define MILDRED_TMOD_3_MASK            '08'
	.define MILDRED_TMOD_GATE0_POSN        '03'
	.define MILDRED_TMOD_GATE0_WIDTH       '01'
	.define MILDRED_TMOD_GATE0_MASK        '08'
	.define MILDRED_TMOD_M0_POSN           '04'
	.define MILDRED_TMOD_M0_WIDTH          '01'
	.define MILDRED_TMOD_M0_MASK           '16'
	.define MILDRED_TMOD_T1M0_POSN         '04'
	.define MILDRED_TMOD_T1M0_WIDTH        '01'
	.define MILDRED_TMOD_T1M0_MASK         '16'
	.define MILDRED_TMOD_M1_POSN           '05'
	.define MILDRED_TMOD_M1_WIDTH          '01'
	.define MILDRED_TMOD_M1_MASK           '32'
	.define MILDRED_TMOD_T1M1_POSN         '05'
	.define MILDRED_TMOD_T1M1_WIDTH        '01'
	.define MILDRED_TMOD_T1M1_MASK         '32'
	.define MILDRED_TMOD_T1_MODE_LSB_POSN  '04'
	.define MILDRED_TMOD_T1_MODE_LSB_WIDTH '01'
	.define MILDRED_TMOD_T1_MODE_LSB_MASK  '16'
	.define MILDRED_TMOD_T1_MODE_MSB_POSN  '05'
	.define MILDRED_TMOD_T1_MODE_MSB_WIDTH '01'
	.define MILDRED_TMOD_T1_MODE_MSB_MASK  '32'
	.define MILDRED_TMOD_TC_POSN           '06'
	.define MILDRED_TMOD_TC_WIDTH          '01'
	.define MILDRED_TMOD_TC_MASK           '64'
	.define MILDRED_TMOD_TC1_POSN          '06'
	.define MILDRED_TMOD_TC1_WIDTH         '01'
	.define MILDRED_TMOD_TC1_MASK          '64'
	.define MILDRED_TMOD_GATE_POSN         '07'
	.define MILDRED_TMOD_GATE_WIDTH        '01'
	.define MILDRED_TMOD_GATE_MASK         '128'
	.define MILDRED_TMOD_GATE1_POSN        '07'
	.define MILDRED_TMOD_GATE1_WIDTH       '01'
	.define MILDRED_TMOD_GATE1_MASK        '128'
	.define MILDRED_DPH_LSB_POSN           '00'
	.define MILDRED_DPH_LSB_WIDTH          '01'
	.define MILDRED_DPH_LSB_MASK           '01'
	.define MILDRED_DPH_MSB_POSN           '07'
	.define MILDRED_DPH_MSB_WIDTH          '01'
	.define MILDRED_DPH_MSB_MASK           '128'
	.define MILDRED_DPL_LSB_POSN           '00'
	.define MILDRED_DPL_LSB_WIDTH          '01'
	.define MILDRED_DPL_LSB_MASK           '01'
	.define MILDRED_DPL_MSB_POSN           '07'
	.define MILDRED_DPL_MSB_WIDTH          '01'
	.define MILDRED_DPL_MSB_MASK           '128'
	.define MILDRED_PROGRAM_COUNTER_HI_LSB_POSN '00'
	.define MILDRED_PROGRAM_COUNTER_HI_LSB_WIDTH '01'
	.define MILDRED_PROGRAM_COUNTER_HI_LSB_MASK '01'
	.define MILDRED_PROGRAM_COUNTER_HI_MSB_POSN '07'
	.define MILDRED_PROGRAM_COUNTER_HI_MSB_WIDTH '01'
	.define MILDRED_PROGRAM_COUNTER_HI_MSB_MASK '128'
	.define MILDRED_PROGRAM_COUNTER_LO_LSB_POSN '00'
	.define MILDRED_PROGRAM_COUNTER_LO_LSB_WIDTH '01'
	.define MILDRED_PROGRAM_COUNTER_LO_LSB_MASK '01'
	.define MILDRED_PROGRAM_COUNTER_LO_MSB_POSN '07'
	.define MILDRED_PROGRAM_COUNTER_LO_MSB_WIDTH '01'
	.define MILDRED_PROGRAM_COUNTER_LO_MSB_MASK '128'
	.define MILDRED_RCAP2H_LSB_POSN        '00'
	.define MILDRED_RCAP2H_LSB_WIDTH       '01'
	.define MILDRED_RCAP2H_LSB_MASK        '01'
	.define MILDRED_RCAP2H_MSB_POSN        '07'
	.define MILDRED_RCAP2H_MSB_WIDTH       '01'
	.define MILDRED_RCAP2H_MSB_MASK        '128'
	.define MILDRED_RCAP2L_LSB_POSN        '00'
	.define MILDRED_RCAP2L_LSB_WIDTH       '01'
	.define MILDRED_RCAP2L_LSB_MASK        '01'
	.define MILDRED_RCAP2L_MSB_POSN        '07'
	.define MILDRED_RCAP2L_MSB_WIDTH       '01'
	.define MILDRED_RCAP2L_MSB_MASK        '128'
	.define MILDRED_SBUF_LSB_POSN          '00'
	.define MILDRED_SBUF_LSB_WIDTH         '01'
	.define MILDRED_SBUF_LSB_MASK          '01'
	.define MILDRED_SBUF_MSB_POSN          '07'
	.define MILDRED_SBUF_MSB_WIDTH         '01'
	.define MILDRED_SBUF_MSB_MASK          '128'
	.define MILDRED_SET_PC_HI_LSB_POSN     '00'
	.define MILDRED_SET_PC_HI_LSB_WIDTH    '01'
	.define MILDRED_SET_PC_HI_LSB_MASK     '01'
	.define MILDRED_SET_PC_HI_MSB_POSN     '07'
	.define MILDRED_SET_PC_HI_MSB_WIDTH    '01'
	.define MILDRED_SET_PC_HI_MSB_MASK     '128'
	.define MILDRED_SET_PC_LO_LSB_POSN     '00'
	.define MILDRED_SET_PC_LO_LSB_WIDTH    '01'
	.define MILDRED_SET_PC_LO_LSB_MASK     '01'
	.define MILDRED_SET_PC_LO_MSB_POSN     '07'
	.define MILDRED_SET_PC_LO_MSB_WIDTH    '01'
	.define MILDRED_SET_PC_LO_MSB_MASK     '128'
	.define MILDRED_SIU_SDIV_LSB_POSN      '00'
	.define MILDRED_SIU_SDIV_LSB_WIDTH     '01'
	.define MILDRED_SIU_SDIV_LSB_MASK      '01'
	.define MILDRED_SIU_SDIV_MSB_POSN      '04'
	.define MILDRED_SIU_SDIV_MSB_WIDTH     '01'
	.define MILDRED_SIU_SDIV_MSB_MASK      '16'
	.define MILDRED_SP_LSB_POSN            '00'
	.define MILDRED_SP_LSB_WIDTH           '01'
	.define MILDRED_SP_LSB_MASK            '01'
	.define MILDRED_SP_MSB_POSN            '07'
	.define MILDRED_SP_MSB_WIDTH           '01'
	.define MILDRED_SP_MSB_MASK            '128'
	.define MILDRED_TH0_LSB_POSN           '00'
	.define MILDRED_TH0_LSB_WIDTH          '01'
	.define MILDRED_TH0_LSB_MASK           '01'
	.define MILDRED_TH0_MSB_POSN           '07'
	.define MILDRED_TH0_MSB_WIDTH          '01'
	.define MILDRED_TH0_MSB_MASK           '128'
	.define MILDRED_TH1_LSB_POSN           '00'
	.define MILDRED_TH1_LSB_WIDTH          '01'
	.define MILDRED_TH1_LSB_MASK           '01'
	.define MILDRED_TH1_MSB_POSN           '07'
	.define MILDRED_TH1_MSB_WIDTH          '01'
	.define MILDRED_TH1_MSB_MASK           '128'
	.define MILDRED_TH2_LSB_POSN           '00'
	.define MILDRED_TH2_LSB_WIDTH          '01'
	.define MILDRED_TH2_LSB_MASK           '01'
	.define MILDRED_TH2_MSB_POSN           '07'
	.define MILDRED_TH2_MSB_WIDTH          '01'
	.define MILDRED_TH2_MSB_MASK           '128'
	.define MILDRED_TIMER_COUNTER_PRESCALE_FRAC_LSB_POSN '00'
	.define MILDRED_TIMER_COUNTER_PRESCALE_FRAC_LSB_WIDTH '01'
	.define MILDRED_TIMER_COUNTER_PRESCALE_FRAC_LSB_MASK '01'
	.define MILDRED_TIMER_COUNTER_PRESCALE_FRAC_MSB_POSN '07'
	.define MILDRED_TIMER_COUNTER_PRESCALE_FRAC_MSB_WIDTH '01'
	.define MILDRED_TIMER_COUNTER_PRESCALE_FRAC_MSB_MASK '128'
	.define MILDRED_TIMER_COUNTER_PRESCALE_INT_LSB_POSN '00'
	.define MILDRED_TIMER_COUNTER_PRESCALE_INT_LSB_WIDTH '01'
	.define MILDRED_TIMER_COUNTER_PRESCALE_INT_LSB_MASK '01'
	.define MILDRED_TIMER_COUNTER_PRESCALE_INT_MSB_POSN '07'
	.define MILDRED_TIMER_COUNTER_PRESCALE_INT_MSB_WIDTH '01'
	.define MILDRED_TIMER_COUNTER_PRESCALE_INT_MSB_MASK '128'
	.define MILDRED_TL0_LSB_POSN           '00'
	.define MILDRED_TL0_LSB_WIDTH          '01'
	.define MILDRED_TL0_LSB_MASK           '01'
	.define MILDRED_TL0_MSB_POSN           '07'
	.define MILDRED_TL0_MSB_WIDTH          '01'
	.define MILDRED_TL0_MSB_MASK           '128'
	.define MILDRED_TL1_LSB_POSN           '00'
	.define MILDRED_TL1_LSB_WIDTH          '01'
	.define MILDRED_TL1_LSB_MASK           '01'
	.define MILDRED_TL1_MSB_POSN           '07'
	.define MILDRED_TL1_MSB_WIDTH          '01'
	.define MILDRED_TL1_MSB_MASK           '128'
	.define MILDRED_TL2_LSB_POSN           '00'
	.define MILDRED_TL2_LSB_WIDTH          '01'
	.define MILDRED_TL2_LSB_MASK           '01'
	.define MILDRED_TL2_MSB_POSN           '07'
	.define MILDRED_TL2_MSB_WIDTH          '01'
	.define MILDRED_TL2_MSB_MASK           '128'
   MILDRED_ACC                    == 0x00E0
	MILDRED_ACC_WIDTH                       	==	08
	MILDRED_ACC_0                           	==	0x00E0
	MILDRED_ACC_1                           	==	0x00E1
	MILDRED_ACC_2                           	==	0x00E2
	MILDRED_ACC_3                           	==	0x00E3
	MILDRED_ACC_4                           	==	0x00E4
	MILDRED_ACC_5                           	==	0x00E5
	MILDRED_ACC_6                           	==	0x00E6
	MILDRED_ACC_7                           	==	0x00E7
   MILDRED_B                      == 0x00F0
	MILDRED_B_WIDTH                         	==	08
	MILDRED_B_0                             	==	0x00F0
	MILDRED_B_1                             	==	0x00F1
	MILDRED_B_2                             	==	0x00F2
	MILDRED_B_3                             	==	0x00F3
	MILDRED_B_4                             	==	0x00F4
	MILDRED_B_5                             	==	0x00F5
	MILDRED_B_6                             	==	0x00F6
	MILDRED_B_7                             	==	0x00F7
   MILDRED_DPH                    == 0x0083
	MILDRED_DPH_WIDTH                       	==	08
   MILDRED_DPL                    == 0x0082
	MILDRED_DPL_WIDTH                       	==	08
   MILDRED_IE                     == 0x00A8
	MILDRED_IE_WIDTH                        	==	08
	MILDRED_IE_EX0                          	==	0x00A8
	MILDRED_IE_ET0                          	==	0x00A9
	MILDRED_IE_EX1                          	==	0x00AA
	MILDRED_IE_ET1                          	==	0x00AB
	MILDRED_IE_ES                           	==	0x00AC
	MILDRED_IE_ET2                          	==	0x00AD
	MILDRED_IE_RSVD_6                       	==	0x00AE
	MILDRED_IE_EA                           	==	0x00AF
   MILDRED_IP                     == 0x00B8
	MILDRED_IP_WIDTH                        	==	08
	MILDRED_IP_PX0                          	==	0x00B8
	MILDRED_IP_PT0                          	==	0x00B9
	MILDRED_IP_PX1                          	==	0x00BA
	MILDRED_IP_PT1                          	==	0x00BB
	MILDRED_IP_PS                           	==	0x00BC
	MILDRED_IP_PT2                          	==	0x00BD
	MILDRED_IP_RSVD_6                       	==	0x00BE
	MILDRED_IP_RSVD_7                       	==	0x00BF
   MILDRED_PCON                   == 0x0087
	MILDRED_PCON_WIDTH                      	==	08
   MILDRED_PSW                    == 0x00D0
	MILDRED_PSW_WIDTH                       	==	08
	MILDRED_PSW_P                           	==	0x00D0
	MILDRED_PSW_USER                        	==	0x00D1
	MILDRED_PSW_OV                          	==	0x00D2
	MILDRED_PSW_RS0                         	==	0x00D3
	MILDRED_PSW_RS1                         	==	0x00D4
	MILDRED_PSW_F0                          	==	0x00D5
	MILDRED_PSW_AC                          	==	0x00D6
	MILDRED_PSW_CY                          	==	0x00D7
   MILDRED_RCAP2H                 == 0x00CB
	MILDRED_RCAP2H_WIDTH                    	==	08
   MILDRED_RCAP2L                 == 0x00CA
	MILDRED_RCAP2L_WIDTH                    	==	08
   MILDRED_READ_WRITE_INTERNAL_INT_STATE == 0x00A7
	MILDRED_READ_WRITE_INTERNAL_INT_STATE_WIDTH	==	07
   MILDRED_SBUF                   == 0x0099
	MILDRED_SBUF_WIDTH                      	==	08
   MILDRED_SCON                   == 0x0098
	MILDRED_SCON_WIDTH                      	==	08
	MILDRED_SCON_RI                         	==	0x0098
	MILDRED_SCON_TI                         	==	0x0099
	MILDRED_SCON_RB8                        	==	0x009A
	MILDRED_SCON_TB8                        	==	0x009B
	MILDRED_SCON_REN                        	==	0x009C
	MILDRED_SCON_SM2                        	==	0x009D
	MILDRED_SCON_SM1                        	==	0x009E
	MILDRED_SCON_SM0                        	==	0x009F
   MILDRED_SET_PC_HI              == 0x0086
	MILDRED_SET_PC_HI_WIDTH                 	==	08
   MILDRED_SET_PC_LO              == 0x0085
	MILDRED_SET_PC_LO_WIDTH                 	==	08
   MILDRED_SIU_SDIV               == 0x009D
	MILDRED_SIU_SDIV_WIDTH                  	==	05
   MILDRED_SP                     == 0x0081
	MILDRED_SP_WIDTH                        	==	08
   MILDRED_T2CON                  == 0x00C8
	MILDRED_T2CON_WIDTH                     	==	08
	MILDRED_TCON_CPRL2                      	==	0x00C8
	MILDRED_TCON_CT2                        	==	0x00C9
	MILDRED_TCON_TR2                        	==	0x00CA
	MILDRED_TCON_EXEN2                      	==	0x00CB
	MILDRED_TCON_TCLK                       	==	0x00CC
	MILDRED_TCON_RCLK                       	==	0x00CD
	MILDRED_TCON_EXF2                       	==	0x00CE
	MILDRED_TCON_TF2                        	==	0x00CF
   MILDRED_TCON                   == 0x0088
	MILDRED_TCON_WIDTH                      	==	08
	MILDRED_TCON_IT0                        	==	0x0088
	MILDRED_TCON_IE0                        	==	0x0089
	MILDRED_TCON_IT1                        	==	0x008A
	MILDRED_TCON_IE1                        	==	0x008B
	MILDRED_TCON_TR0                        	==	0x008C
	MILDRED_TCON_TF0                        	==	0x008D
	MILDRED_TCON_TR1                        	==	0x008E
	MILDRED_TCON_TF1                        	==	0x008F
   MILDRED_TH0                    == 0x008C
	MILDRED_TH0_WIDTH                       	==	08
   MILDRED_TH1                    == 0x008D
	MILDRED_TH1_WIDTH                       	==	08
   MILDRED_TH2                    == 0x00CD
	MILDRED_TH2_WIDTH                       	==	08
   MILDRED_TIMER_COUNTER_PRESCALE_FRAC == 0x009C
	MILDRED_TIMER_COUNTER_PRESCALE_FRAC_WIDTH	==	08
   MILDRED_TIMER_COUNTER_PRESCALE_INT == 0x009B
	MILDRED_TIMER_COUNTER_PRESCALE_INT_WIDTH	==	08
   MILDRED_TL0                    == 0x008A
	MILDRED_TL0_WIDTH                       	==	08
   MILDRED_TL1                    == 0x008B
	MILDRED_TL1_WIDTH                       	==	08
   MILDRED_TL2                    == 0x00CC
	MILDRED_TL2_WIDTH                       	==	08
   MILDRED_TMOD                   == 0x0089
	MILDRED_TMOD_WIDTH                      	==	08
	.define MILDRED_TMOD_T0_MODE_WIDTH               '02'
	.define MILDRED_TMOD_T0_MODE_POSN                '00'
	.define MILDRED_TMOD_T0_MODE_MASK                '03'
	.define MILDRED_TMOD_T1_MODE_WIDTH               '02'
	.define MILDRED_TMOD_T1_MODE_POSN                '04'
	.define MILDRED_TMOD_T1_MODE_MASK                '48'
	MILDRED_PROGRAM_COUNTER_HI              	==	0x00A6
	MILDRED_PROGRAM_COUNTER_HI_WIDTH        	==	08
	MILDRED_PROGRAM_COUNTER_LO              	==	0x00A5
	MILDRED_PROGRAM_COUNTER_LO_WIDTH        	==	08

	.define PIO_CTRL_SYS_MUX_REMOTE_DATA   '00'
	.define PIO_CTRL_SYS_MUX_INTERRUPTS    '01'
	.define PIO_CTRL_SYS_MUX_MISC          '02'
	.define PIO_CTRL_SYS_MUX_DEBUG         '15'
	.define PIO_CTRL_SYS_MUX_NUM_QUEUES    '03'
	.define PIO_CTRL_SYS_MUX_CONNECTED_BLOCKS '07'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_BUS_TRANSACTION_MUX '00'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_BUS_INTERRUPT '01'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_BUS_MISC '02'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DATA '03'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_BUS_REMOTE_DEBUG '04'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_CLKGEN '05'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_IMEM_ARBITER '06'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_PMEM_ARBITER '07'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_REGS_ARBITER '08'
	.define PIO_CTRL_SYS_DEBUG_SOURCE_DEBUG_REGS_ARBITER '09'
	.define PIO_CTRL_SYS_SPI_IMEM_OFFSET   '00'
	.define PIO_CTRL_SYS_SPI_IMEM_SIZE     '256'
	.define PIO_CTRL_SYS_SPI_PMEM_OFFSET   '4096'
	.define PIO_CTRL_SYS_SPI_PMEM_SIZE     '2048'
	.define PIO_CTRL_SYS_SPI_DEBUG_REGS_OFFSET '61440'
	.define PIO_CTRL_SYS_SPI_DEBUG_REGS_SIZE '256'
	.define PIO_CTRL_SYS_SPI_REGS_OFFSET   '61696'
	.define PIO_CTRL_SYS_SPI_REGS_SIZE     '3840'