[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:1:1: No timescale set for "MyInterface".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:9:1: No timescale set for "range_itf_port".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:17:1: No timescale set for "mem_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:25:1: No timescale set for "memory_ctrl1".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:32:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:35:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:39:1: No timescale set for "range_itf_port2".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:32:1: Compile interface "work@ConnectTB".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:1:1: Compile interface "work@MyInterface".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:17:1: Compile interface "work@mem_if".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:25:1: Compile module "work@memory_ctrl1".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:35:1: Compile module "work@middle".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:9:1: Compile module "work@range_itf_port".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:39:1: Compile module "work@range_itf_port2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         5
constant                                              10
design                                                 1
interface_inst                                         3
interface_typespec                                    12
io_decl                                                3
logic_net                                             12
logic_typespec                                         2
modport                                                3
module_inst                                            4
port                                                  11
range                                                  5
ref_obj                                               11
ref_typespec                                          15
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiPort:
  \_port: (con_i), line:32:40, endln:32:45
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ConnectTB.con_i.con_i), line:32:40, endln:32:45
      |vpiParent:
      \_port: (con_i), line:32:40, endln:32:45
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_i), line:32:40, endln:32:45
|uhdmallInterfaces:
\_interface_inst: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@MyInterface
  |vpiDefName:work@MyInterface
  |vpiNet:
  \_logic_net: (work@MyInterface.my_logic), line:2:10, endln:2:18
    |vpiParent:
    \_interface_inst: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_ref_typespec: (work@MyInterface.my_logic)
      |vpiParent:
      \_logic_net: (work@MyInterface.my_logic), line:2:10, endln:2:18
      |vpiFullName:work@MyInterface.my_logic
      |vpiActual:
      \_logic_typespec: , line:2:4, endln:2:9
    |vpiName:my_logic
    |vpiFullName:work@MyInterface.my_logic
    |vpiNetType:36
  |vpiModport:
  \_modport: (MyModPort), line:3:12, endln:3:21
    |vpiParent:
    \_interface_inst: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiName:MyModPort
    |vpiIODecl:
    \_io_decl: (my_logic), line:5:19, endln:5:27
      |vpiParent:
      \_modport: (MyModPort), line:3:12, endln:3:21
      |vpiDirection:2
      |vpiName:my_logic
|uhdmallInterfaces:
\_interface_inst: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@mem_if
  |vpiDefName:work@mem_if
  |vpiNet:
  \_logic_net: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiParent:
    \_interface_inst: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiModport:
  \_modport: (memory), line:20:12, endln:20:18
    |vpiParent:
    \_interface_inst: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk), line:20:27, endln:20:30
      |vpiParent:
      \_modport: (memory), line:20:12, endln:20:18
      |vpiDirection:2
      |vpiName:clk
  |vpiModport:
  \_modport: (system), line:19:12, endln:19:18
    |vpiParent:
    \_interface_inst: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk), line:19:26, endln:19:29
      |vpiParent:
      \_modport: (system), line:19:12, endln:19:18
      |vpiDirection:1
      |vpiName:clk
  |vpiPort:
  \_port: (clk), line:17:30, endln:17:33
    |vpiParent:
    \_interface_inst: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@mem_if.clk.clk), line:17:30, endln:17:33
      |vpiParent:
      \_port: (clk), line:17:30, endln:17:33
      |vpiName:clk
      |vpiFullName:work@mem_if.clk.clk
      |vpiActual:
      \_logic_net: (work@mem_if.clk), line:17:30, endln:17:33
|uhdmallModules:
\_module_inst: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@memory_ctrl1
  |vpiDefName:work@memory_ctrl1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif1), line:25:29, endln:25:33
    |vpiParent:
    \_module_inst: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif1
    |vpiFullName:work@memory_ctrl1.sif1
  |vpiNet:
  \_logic_net: (work@memory_ctrl1.sif2), line:25:49, endln:25:53
    |vpiParent:
    \_module_inst: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif2
    |vpiFullName:work@memory_ctrl1.sif2
  |vpiPort:
  \_port: (sif1), line:25:29, endln:25:33
    |vpiParent:
    \_module_inst: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif1.sif1), line:25:29, endln:25:33
      |vpiParent:
      \_port: (sif1), line:25:29, endln:25:33
      |vpiName:sif1
      |vpiFullName:work@memory_ctrl1.sif1.sif1
      |vpiActual:
      \_logic_net: (work@memory_ctrl1.sif1), line:25:29, endln:25:33
    |vpiTypedef:
    \_ref_typespec: (work@memory_ctrl1.sif1)
      |vpiParent:
      \_port: (sif1), line:25:29, endln:25:33
      |vpiFullName:work@memory_ctrl1.sif1
      |vpiActual:
      \_interface_typespec: (mem_if), line:25:22, endln:25:28
  |vpiPort:
  \_port: (sif2), line:25:49, endln:25:53
    |vpiParent:
    \_module_inst: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@memory_ctrl1.sif2.sif2), line:25:49, endln:25:53
      |vpiParent:
      \_port: (sif2), line:25:49, endln:25:53
      |vpiName:sif2
      |vpiFullName:work@memory_ctrl1.sif2.sif2
      |vpiActual:
      \_logic_net: (work@memory_ctrl1.sif2), line:25:49, endln:25:53
    |vpiTypedef:
    \_ref_typespec: (work@memory_ctrl1.sif2)
      |vpiParent:
      \_port: (sif2), line:25:49, endln:25:53
      |vpiFullName:work@memory_ctrl1.sif2
      |vpiActual:
      \_interface_typespec: (system), line:25:42, endln:25:48
|uhdmallModules:
\_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.conn1), line:35:26, endln:35:31
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:conn1
    |vpiFullName:work@middle.conn1
  |vpiPort:
  \_port: (conn1), line:35:26, endln:35:31
    |vpiParent:
    \_module_inst: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:conn1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@middle.conn1.conn1), line:35:26, endln:35:31
      |vpiParent:
      \_port: (conn1), line:35:26, endln:35:31
      |vpiName:conn1
      |vpiFullName:work@middle.conn1.conn1
      |vpiActual:
      \_logic_net: (work@middle.conn1), line:35:26, endln:35:31
    |vpiTypedef:
    \_ref_typespec: (work@middle.conn1)
      |vpiParent:
      \_port: (conn1), line:35:26, endln:35:31
      |vpiFullName:work@middle.conn1
      |vpiActual:
      \_array_typespec: , line:35:16, endln:35:37
|uhdmallModules:
\_module_inst: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@range_itf_port
  |vpiDefName:work@range_itf_port
  |vpiNet:
  \_logic_net: (work@range_itf_port.my_port2), line:11:17, endln:11:25
    |vpiParent:
    \_module_inst: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port.my_port2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@range_itf_port.my_port1), line:10:27, endln:10:35
    |vpiParent:
    \_module_inst: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port1
    |vpiFullName:work@range_itf_port.my_port1
  |vpiPort:
  \_port: (my_port1), line:10:27, endln:10:35
    |vpiParent:
    \_module_inst: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port.my_port1.my_port1), line:10:27, endln:10:35
      |vpiParent:
      \_port: (my_port1), line:10:27, endln:10:35
      |vpiName:my_port1
      |vpiFullName:work@range_itf_port.my_port1.my_port1
      |vpiActual:
      \_logic_net: (work@range_itf_port.my_port1), line:10:27, endln:10:35
    |vpiTypedef:
    \_ref_typespec: (work@range_itf_port.my_port1)
      |vpiParent:
      \_port: (my_port1), line:10:27, endln:10:35
      |vpiFullName:work@range_itf_port.my_port1
      |vpiActual:
      \_array_typespec: , line:10:5, endln:10:40
  |vpiPort:
  \_port: (my_port2), line:11:17, endln:11:25
    |vpiParent:
    \_module_inst: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port.my_port2.my_port2), line:11:17, endln:11:25
      |vpiParent:
      \_port: (my_port2), line:11:17, endln:11:25
      |vpiName:my_port2
      |vpiFullName:work@range_itf_port.my_port2.my_port2
      |vpiActual:
      \_logic_net: (work@range_itf_port.my_port2), line:11:17, endln:11:25
    |vpiTypedef:
    \_ref_typespec: (work@range_itf_port.my_port2)
      |vpiParent:
      \_port: (my_port2), line:11:17, endln:11:25
      |vpiFullName:work@range_itf_port.my_port2
      |vpiActual:
      \_array_typespec: , line:11:11, endln:11:30
|uhdmallModules:
\_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@range_itf_port2
  |vpiDefName:work@range_itf_port2
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port1), line:40:27, endln:40:35
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port1
    |vpiFullName:work@range_itf_port2.my_port1
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port2), line:41:27, endln:41:35
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port2.my_port2
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port3), line:42:18, endln:42:26
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port3
    |vpiFullName:work@range_itf_port2.my_port3
  |vpiNet:
  \_logic_net: (work@range_itf_port2.my_port4), line:43:18, endln:43:26
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port4
    |vpiFullName:work@range_itf_port2.my_port4
  |vpiPort:
  \_port: (my_port1), line:40:27, endln:40:35
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port1.my_port1), line:40:27, endln:40:35
      |vpiParent:
      \_port: (my_port1), line:40:27, endln:40:35
      |vpiName:my_port1
      |vpiFullName:work@range_itf_port2.my_port1.my_port1
      |vpiActual:
      \_logic_net: (work@range_itf_port2.my_port1), line:40:27, endln:40:35
    |vpiTypedef:
    \_ref_typespec: (work@range_itf_port2.my_port1)
      |vpiParent:
      \_port: (my_port1), line:40:27, endln:40:35
      |vpiFullName:work@range_itf_port2.my_port1
      |vpiActual:
      \_interface_typespec: (MyModPort), line:40:17, endln:40:26
  |vpiPort:
  \_port: (my_port2), line:41:27, endln:41:35
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port2.my_port2), line:41:27, endln:41:35
      |vpiParent:
      \_port: (my_port2), line:41:27, endln:41:35
      |vpiName:my_port2
      |vpiFullName:work@range_itf_port2.my_port2.my_port2
      |vpiActual:
      \_logic_net: (work@range_itf_port2.my_port2), line:41:27, endln:41:35
    |vpiTypedef:
    \_ref_typespec: (work@range_itf_port2.my_port2)
      |vpiParent:
      \_port: (my_port2), line:41:27, endln:41:35
      |vpiFullName:work@range_itf_port2.my_port2
      |vpiActual:
      \_array_typespec: , line:41:5, endln:41:40
  |vpiPort:
  \_port: (my_port3), line:42:18, endln:42:26
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port3
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port3.my_port3), line:42:18, endln:42:26
      |vpiParent:
      \_port: (my_port3), line:42:18, endln:42:26
      |vpiName:my_port3
      |vpiFullName:work@range_itf_port2.my_port3.my_port3
      |vpiActual:
      \_logic_net: (work@range_itf_port2.my_port3), line:42:18, endln:42:26
    |vpiTypedef:
    \_ref_typespec: (work@range_itf_port2.my_port3)
      |vpiParent:
      \_port: (my_port3), line:42:18, endln:42:26
      |vpiFullName:work@range_itf_port2.my_port3
      |vpiActual:
      \_interface_typespec: (MyInterface), line:42:5, endln:42:16
  |vpiPort:
  \_port: (my_port4), line:43:18, endln:43:26
    |vpiParent:
    \_module_inst: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port4
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@range_itf_port2.my_port4.my_port4), line:43:18, endln:43:26
      |vpiParent:
      \_port: (my_port4), line:43:18, endln:43:26
      |vpiName:my_port4
      |vpiFullName:work@range_itf_port2.my_port4.my_port4
      |vpiActual:
      \_logic_net: (work@range_itf_port2.my_port4), line:43:18, endln:43:26
    |vpiTypedef:
    \_ref_typespec: (work@range_itf_port2.my_port4)
      |vpiParent:
      \_port: (my_port4), line:43:18, endln:43:26
      |vpiFullName:work@range_itf_port2.my_port4
      |vpiActual:
      \_array_typespec: , line:43:5, endln:43:31
\_weaklyReferenced:
\_logic_typespec: , line:2:4, endln:2:9
\_interface_typespec: (mem_if), line:25:22, endln:25:28
  |vpiName:mem_if
\_interface_typespec: (system), line:25:42, endln:25:48
  |vpiParent:
  \_interface_typespec: (mem_if), line:25:35, endln:25:41
  |vpiName:system
  |vpiIsModPort:1
\_interface_typespec: (mem_if), line:25:35, endln:25:41
  |vpiName:mem_if
\_array_typespec: , line:35:16, endln:35:37
  |vpiParent:
  \_port: (conn1), line:35:26, endln:35:31
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:35:32, endln:35:37
    |vpiParent:
    \_array_typespec: , line:35:16, endln:35:37
    |vpiLeftRange:
    \_constant: , line:35:33, endln:35:34
      |vpiParent:
      \_range: , line:35:32, endln:35:37
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:35, endln:35:36
      |vpiParent:
      \_range: , line:35:32, endln:35:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@middle.conn1)
    |vpiParent:
    \_array_typespec: , line:35:16, endln:35:37
    |vpiFullName:work@middle.conn1
    |vpiActual:
    \_interface_typespec: (ConnectTB), line:35:16, endln:35:25
\_interface_typespec: (ConnectTB), line:35:16, endln:35:25
  |vpiName:ConnectTB
\_array_typespec: , line:10:5, endln:10:40
  |vpiParent:
  \_port: (my_port1), line:10:27, endln:10:35
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:10:35, endln:10:40
    |vpiParent:
    \_array_typespec: , line:10:5, endln:10:40
    |vpiLeftRange:
    \_constant: , line:10:36, endln:10:37
      |vpiParent:
      \_range: , line:10:35, endln:10:40
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:38, endln:10:39
      |vpiParent:
      \_range: , line:10:35, endln:10:40
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@range_itf_port.my_port1)
    |vpiParent:
    \_array_typespec: , line:10:5, endln:10:40
    |vpiFullName:work@range_itf_port.my_port1
    |vpiActual:
    \_interface_typespec: (MyModPort), line:10:17, endln:10:26
\_interface_typespec: (MyModPort), line:10:17, endln:10:26
  |vpiParent:
  \_interface_typespec: (MyInterface), line:10:5, endln:10:16
  |vpiName:MyModPort
  |vpiIsModPort:1
\_interface_typespec: (MyInterface), line:10:5, endln:10:16
  |vpiName:MyInterface
\_array_typespec: , line:11:11, endln:11:30
  |vpiParent:
  \_port: (my_port2), line:11:17, endln:11:25
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:11:25, endln:11:30
    |vpiParent:
    \_array_typespec: , line:11:11, endln:11:30
    |vpiLeftRange:
    \_constant: , line:11:26, endln:11:27
      |vpiParent:
      \_range: , line:11:25, endln:11:30
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:28, endln:11:29
      |vpiParent:
      \_range: , line:11:25, endln:11:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@range_itf_port.my_port2)
    |vpiParent:
    \_array_typespec: , line:11:11, endln:11:30
    |vpiFullName:work@range_itf_port.my_port2
    |vpiActual:
    \_logic_typespec: , line:11:11, endln:11:16
\_logic_typespec: , line:11:11, endln:11:16
\_interface_typespec: (MyModPort), line:40:17, endln:40:26
  |vpiParent:
  \_interface_typespec: (MyInterface), line:40:5, endln:40:16
  |vpiName:MyModPort
  |vpiIsModPort:1
\_interface_typespec: (MyInterface), line:40:5, endln:40:16
  |vpiName:MyInterface
\_array_typespec: , line:41:5, endln:41:40
  |vpiParent:
  \_port: (my_port2), line:41:27, endln:41:35
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:41:35, endln:41:40
    |vpiParent:
    \_array_typespec: , line:41:5, endln:41:40
    |vpiLeftRange:
    \_constant: , line:41:36, endln:41:37
      |vpiParent:
      \_range: , line:41:35, endln:41:40
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:38, endln:41:39
      |vpiParent:
      \_range: , line:41:35, endln:41:40
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@range_itf_port2.my_port2)
    |vpiParent:
    \_array_typespec: , line:41:5, endln:41:40
    |vpiFullName:work@range_itf_port2.my_port2
    |vpiActual:
    \_interface_typespec: (MyModPort), line:41:17, endln:41:26
\_interface_typespec: (MyModPort), line:41:17, endln:41:26
  |vpiParent:
  \_interface_typespec: (MyInterface), line:41:5, endln:41:16
  |vpiName:MyModPort
  |vpiIsModPort:1
\_interface_typespec: (MyInterface), line:41:5, endln:41:16
  |vpiName:MyInterface
\_interface_typespec: (MyInterface), line:42:5, endln:42:16
  |vpiName:MyInterface
\_array_typespec: , line:43:5, endln:43:31
  |vpiParent:
  \_port: (my_port4), line:43:18, endln:43:26
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:43:26, endln:43:31
    |vpiParent:
    \_array_typespec: , line:43:5, endln:43:31
    |vpiLeftRange:
    \_constant: , line:43:27, endln:43:28
      |vpiParent:
      \_range: , line:43:26, endln:43:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:29, endln:43:30
      |vpiParent:
      \_range: , line:43:26, endln:43:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@range_itf_port2.my_port4)
    |vpiParent:
    \_array_typespec: , line:43:5, endln:43:31
    |vpiFullName:work@range_itf_port2.my_port4
    |vpiActual:
    \_interface_typespec: (MyInterface), line:43:5, endln:43:16
\_interface_typespec: (MyInterface), line:43:5, endln:43:16
  |vpiName:MyInterface
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ModPortRange/dut.sv | ${SURELOG_DIR}/build/regression/ModPortRange/roundtrip/dut_000.sv | 15 | 46 |
============================== End RoundTrip Results ==============================
